<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="reset_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="TDS_mode_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="enable_VIO[3]"/>
        <net name="enable_VIO[2]"/>
        <net name="enable_VIO[1]"/>
        <net name="enable_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="48"/>
      </probeOptions>
      <nets>
        <net name="D_MAC_add_VIO[47]"/>
        <net name="D_MAC_add_VIO[46]"/>
        <net name="D_MAC_add_VIO[45]"/>
        <net name="D_MAC_add_VIO[44]"/>
        <net name="D_MAC_add_VIO[43]"/>
        <net name="D_MAC_add_VIO[42]"/>
        <net name="D_MAC_add_VIO[41]"/>
        <net name="D_MAC_add_VIO[40]"/>
        <net name="D_MAC_add_VIO[39]"/>
        <net name="D_MAC_add_VIO[38]"/>
        <net name="D_MAC_add_VIO[37]"/>
        <net name="D_MAC_add_VIO[36]"/>
        <net name="D_MAC_add_VIO[35]"/>
        <net name="D_MAC_add_VIO[34]"/>
        <net name="D_MAC_add_VIO[33]"/>
        <net name="D_MAC_add_VIO[32]"/>
        <net name="D_MAC_add_VIO[31]"/>
        <net name="D_MAC_add_VIO[30]"/>
        <net name="D_MAC_add_VIO[29]"/>
        <net name="D_MAC_add_VIO[28]"/>
        <net name="D_MAC_add_VIO[27]"/>
        <net name="D_MAC_add_VIO[26]"/>
        <net name="D_MAC_add_VIO[25]"/>
        <net name="D_MAC_add_VIO[24]"/>
        <net name="D_MAC_add_VIO[23]"/>
        <net name="D_MAC_add_VIO[22]"/>
        <net name="D_MAC_add_VIO[21]"/>
        <net name="D_MAC_add_VIO[20]"/>
        <net name="D_MAC_add_VIO[19]"/>
        <net name="D_MAC_add_VIO[18]"/>
        <net name="D_MAC_add_VIO[17]"/>
        <net name="D_MAC_add_VIO[16]"/>
        <net name="D_MAC_add_VIO[15]"/>
        <net name="D_MAC_add_VIO[14]"/>
        <net name="D_MAC_add_VIO[13]"/>
        <net name="D_MAC_add_VIO[12]"/>
        <net name="D_MAC_add_VIO[11]"/>
        <net name="D_MAC_add_VIO[10]"/>
        <net name="D_MAC_add_VIO[9]"/>
        <net name="D_MAC_add_VIO[8]"/>
        <net name="D_MAC_add_VIO[7]"/>
        <net name="D_MAC_add_VIO[6]"/>
        <net name="D_MAC_add_VIO[5]"/>
        <net name="D_MAC_add_VIO[4]"/>
        <net name="D_MAC_add_VIO[3]"/>
        <net name="D_MAC_add_VIO[2]"/>
        <net name="D_MAC_add_VIO[1]"/>
        <net name="D_MAC_add_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="48"/>
      </probeOptions>
      <nets>
        <net name="S_MAC_add_VIO[47]"/>
        <net name="S_MAC_add_VIO[46]"/>
        <net name="S_MAC_add_VIO[45]"/>
        <net name="S_MAC_add_VIO[44]"/>
        <net name="S_MAC_add_VIO[43]"/>
        <net name="S_MAC_add_VIO[42]"/>
        <net name="S_MAC_add_VIO[41]"/>
        <net name="S_MAC_add_VIO[40]"/>
        <net name="S_MAC_add_VIO[39]"/>
        <net name="S_MAC_add_VIO[38]"/>
        <net name="S_MAC_add_VIO[37]"/>
        <net name="S_MAC_add_VIO[36]"/>
        <net name="S_MAC_add_VIO[35]"/>
        <net name="S_MAC_add_VIO[34]"/>
        <net name="S_MAC_add_VIO[33]"/>
        <net name="S_MAC_add_VIO[32]"/>
        <net name="S_MAC_add_VIO[31]"/>
        <net name="S_MAC_add_VIO[30]"/>
        <net name="S_MAC_add_VIO[29]"/>
        <net name="S_MAC_add_VIO[28]"/>
        <net name="S_MAC_add_VIO[27]"/>
        <net name="S_MAC_add_VIO[26]"/>
        <net name="S_MAC_add_VIO[25]"/>
        <net name="S_MAC_add_VIO[24]"/>
        <net name="S_MAC_add_VIO[23]"/>
        <net name="S_MAC_add_VIO[22]"/>
        <net name="S_MAC_add_VIO[21]"/>
        <net name="S_MAC_add_VIO[20]"/>
        <net name="S_MAC_add_VIO[19]"/>
        <net name="S_MAC_add_VIO[18]"/>
        <net name="S_MAC_add_VIO[17]"/>
        <net name="S_MAC_add_VIO[16]"/>
        <net name="S_MAC_add_VIO[15]"/>
        <net name="S_MAC_add_VIO[14]"/>
        <net name="S_MAC_add_VIO[13]"/>
        <net name="S_MAC_add_VIO[12]"/>
        <net name="S_MAC_add_VIO[11]"/>
        <net name="S_MAC_add_VIO[10]"/>
        <net name="S_MAC_add_VIO[9]"/>
        <net name="S_MAC_add_VIO[8]"/>
        <net name="S_MAC_add_VIO[7]"/>
        <net name="S_MAC_add_VIO[6]"/>
        <net name="S_MAC_add_VIO[5]"/>
        <net name="S_MAC_add_VIO[4]"/>
        <net name="S_MAC_add_VIO[3]"/>
        <net name="S_MAC_add_VIO[2]"/>
        <net name="S_MAC_add_VIO[1]"/>
        <net name="S_MAC_add_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="counter_th_VIO[11]"/>
        <net name="counter_th_VIO[10]"/>
        <net name="counter_th_VIO[9]"/>
        <net name="counter_th_VIO[8]"/>
        <net name="counter_th_VIO[7]"/>
        <net name="counter_th_VIO[6]"/>
        <net name="counter_th_VIO[5]"/>
        <net name="counter_th_VIO[4]"/>
        <net name="counter_th_VIO[3]"/>
        <net name="counter_th_VIO[2]"/>
        <net name="counter_th_VIO[1]"/>
        <net name="counter_th_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="idle_counter_number_th_VIO[15]"/>
        <net name="idle_counter_number_th_VIO[14]"/>
        <net name="idle_counter_number_th_VIO[13]"/>
        <net name="idle_counter_number_th_VIO[12]"/>
        <net name="idle_counter_number_th_VIO[11]"/>
        <net name="idle_counter_number_th_VIO[10]"/>
        <net name="idle_counter_number_th_VIO[9]"/>
        <net name="idle_counter_number_th_VIO[8]"/>
        <net name="idle_counter_number_th_VIO[7]"/>
        <net name="idle_counter_number_th_VIO[6]"/>
        <net name="idle_counter_number_th_VIO[5]"/>
        <net name="idle_counter_number_th_VIO[4]"/>
        <net name="idle_counter_number_th_VIO[3]"/>
        <net name="idle_counter_number_th_VIO[2]"/>
        <net name="idle_counter_number_th_VIO[1]"/>
        <net name="idle_counter_number_th_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="debug_enable_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="enbale_trigger_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="control_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="trigger_width_VIO[9]"/>
        <net name="trigger_width_VIO[8]"/>
        <net name="trigger_width_VIO[7]"/>
        <net name="trigger_width_VIO[6]"/>
        <net name="trigger_width_VIO[5]"/>
        <net name="trigger_width_VIO[4]"/>
        <net name="trigger_width_VIO[3]"/>
        <net name="trigger_width_VIO[2]"/>
        <net name="trigger_width_VIO[1]"/>
        <net name="trigger_width_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt0_cplllock_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt1_cplllock_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt2_cplllock_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt3_cplllock_out"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt0_cpllreset_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt1_cpllreset_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt2_cpllreset_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_CPLL4_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt3_cpllreset_in"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt0_rx_fsm_reset_done_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt1_rx_fsm_reset_done_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt2_rx_fsm_reset_done_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt3_rx_fsm_reset_done_out"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/softe_reset"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt0_data_valid_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt1_data_valid_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt2_data_valid_in"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="inst_channel_data_4/GTP_Wrapper_4_independent_inst/vio_GTX_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/GTP_Wrapper_4_independent_inst/gt3_data_valid_in"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_linked_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_valid_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/data_tran_stop"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_linked"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_fifo_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_read_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data_read"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/pad_data_inner[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/bridge_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[0]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[0]/channel_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_linked_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_valid_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/data_tran_stop"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_linked"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_fifo_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_read_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data_read"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/pad_data_inner[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/bridge_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[1]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[1]/channel_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_linked_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_valid_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/data_tran_stop"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_linked"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_fifo_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_read_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data_read"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/pad_data_inner[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/bridge_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[2]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[2]/channel_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_linked_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_valid_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/data_tran_stop"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_linked"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_fifo_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_read_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data_read"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="116"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/pad_data_inner[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/bridge_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="inst_channel_data_4/strip_pad_data_decoder_inst[3]/strip_pad_data_decoder_ila_inst"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[119]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[118]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[117]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[116]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[115]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[114]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[113]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[112]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[111]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[110]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[109]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[108]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[107]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[106]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[105]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[104]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[103]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[102]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[101]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[100]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[99]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[98]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[97]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[96]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[95]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[94]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[93]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[92]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[91]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[90]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[89]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[88]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[87]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[86]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[85]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[84]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[83]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[82]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[81]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[80]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[79]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[78]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[77]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[76]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[75]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[74]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[73]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[72]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[71]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[70]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[69]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[68]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[67]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[66]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[65]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[64]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[63]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[62]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[61]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[60]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[59]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[58]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[57]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[56]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[55]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[54]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[53]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[52]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[51]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[50]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[49]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[48]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[47]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[46]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[45]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[44]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[43]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[42]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[41]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[40]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[39]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[38]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[37]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[36]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[35]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[34]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[33]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[32]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[31]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[30]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[29]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[28]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[27]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[26]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[25]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[24]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[23]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[22]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[21]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[20]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[19]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[18]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[17]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[16]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[15]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[14]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[13]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[12]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[11]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[10]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[9]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[8]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[7]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[6]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[5]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[4]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[3]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[2]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[1]"/>
        <net name="inst_channel_data_4/strip_pad_data_decoder_inst[3]/channel_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/start_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/start_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/start_inner_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/counter_enbale"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/hit_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/count_out[19]"/>
        <net name="inst_hit_statistic_module/count_out[18]"/>
        <net name="inst_hit_statistic_module/count_out[17]"/>
        <net name="inst_hit_statistic_module/count_out[16]"/>
        <net name="inst_hit_statistic_module/count_out[15]"/>
        <net name="inst_hit_statistic_module/count_out[14]"/>
        <net name="inst_hit_statistic_module/count_out[13]"/>
        <net name="inst_hit_statistic_module/count_out[12]"/>
        <net name="inst_hit_statistic_module/count_out[11]"/>
        <net name="inst_hit_statistic_module/count_out[10]"/>
        <net name="inst_hit_statistic_module/count_out[9]"/>
        <net name="inst_hit_statistic_module/count_out[8]"/>
        <net name="inst_hit_statistic_module/count_out[7]"/>
        <net name="inst_hit_statistic_module/count_out[6]"/>
        <net name="inst_hit_statistic_module/count_out[5]"/>
        <net name="inst_hit_statistic_module/count_out[4]"/>
        <net name="inst_hit_statistic_module/count_out[3]"/>
        <net name="inst_hit_statistic_module/count_out[2]"/>
        <net name="inst_hit_statistic_module/count_out[1]"/>
        <net name="inst_hit_statistic_module/count_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/tick"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="HW_ILA" value="inst_hit_statistic_module/hit_stastic_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_hit_statistic_module/hit"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/cycle_counter[11]"/>
        <net name="inst_readout_control/cycle_counter[10]"/>
        <net name="inst_readout_control/cycle_counter[9]"/>
        <net name="inst_readout_control/cycle_counter[8]"/>
        <net name="inst_readout_control/cycle_counter[7]"/>
        <net name="inst_readout_control/cycle_counter[6]"/>
        <net name="inst_readout_control/cycle_counter[5]"/>
        <net name="inst_readout_control/cycle_counter[4]"/>
        <net name="inst_readout_control/cycle_counter[3]"/>
        <net name="inst_readout_control/cycle_counter[2]"/>
        <net name="inst_readout_control/cycle_counter[1]"/>
        <net name="inst_readout_control/cycle_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/sample_cycle_counter[11]"/>
        <net name="inst_readout_control/sample_cycle_counter[10]"/>
        <net name="inst_readout_control/sample_cycle_counter[9]"/>
        <net name="inst_readout_control/sample_cycle_counter[8]"/>
        <net name="inst_readout_control/sample_cycle_counter[7]"/>
        <net name="inst_readout_control/sample_cycle_counter[6]"/>
        <net name="inst_readout_control/sample_cycle_counter[5]"/>
        <net name="inst_readout_control/sample_cycle_counter[4]"/>
        <net name="inst_readout_control/sample_cycle_counter[3]"/>
        <net name="inst_readout_control/sample_cycle_counter[2]"/>
        <net name="inst_readout_control/sample_cycle_counter[1]"/>
        <net name="inst_readout_control/sample_cycle_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/cycle_counter_pasue"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/packet_count[7]"/>
        <net name="inst_readout_control/packet_count[6]"/>
        <net name="inst_readout_control/packet_count[5]"/>
        <net name="inst_readout_control/packet_count[4]"/>
        <net name="inst_readout_control/packet_count[3]"/>
        <net name="inst_readout_control/packet_count[2]"/>
        <net name="inst_readout_control/packet_count[1]"/>
        <net name="inst_readout_control/packet_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/counter_th[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/start_point_1[10]"/>
        <net name="inst_readout_control/start_point_1[9]"/>
        <net name="inst_readout_control/start_point_1[8]"/>
        <net name="inst_readout_control/start_point_1[7]"/>
        <net name="inst_readout_control/start_point_1[6]"/>
        <net name="inst_readout_control/start_point_1[5]"/>
        <net name="inst_readout_control/start_point_1[4]"/>
        <net name="inst_readout_control/start_point_1[3]"/>
        <net name="inst_readout_control/start_point_1[2]"/>
        <net name="inst_readout_control/start_point_1[1]"/>
        <net name="inst_readout_control/start_point_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/start_point[11]"/>
        <net name="inst_readout_control/start_point[10]"/>
        <net name="inst_readout_control/start_point[9]"/>
        <net name="inst_readout_control/start_point[8]"/>
        <net name="inst_readout_control/start_point[7]"/>
        <net name="inst_readout_control/start_point[6]"/>
        <net name="inst_readout_control/start_point[5]"/>
        <net name="inst_readout_control/start_point[4]"/>
        <net name="inst_readout_control/start_point[3]"/>
        <net name="inst_readout_control/start_point[2]"/>
        <net name="inst_readout_control/start_point[1]"/>
        <net name="inst_readout_control/start_point[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/readout_processing"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/channel_not_empty_r[7]"/>
        <net name="inst_readout_control/channel_not_empty_r[6]"/>
        <net name="inst_readout_control/channel_not_empty_r[5]"/>
        <net name="inst_readout_control/channel_not_empty_r[4]"/>
        <net name="inst_readout_control/channel_not_empty_r[3]"/>
        <net name="inst_readout_control/channel_not_empty_r[2]"/>
        <net name="inst_readout_control/channel_not_empty_r[1]"/>
        <net name="inst_readout_control/channel_not_empty_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/channel_not_empty[7]"/>
        <net name="inst_readout_control/channel_not_empty[6]"/>
        <net name="inst_readout_control/channel_not_empty[5]"/>
        <net name="inst_readout_control/channel_not_empty[4]"/>
        <net name="inst_readout_control/channel_not_empty[3]"/>
        <net name="inst_readout_control/channel_not_empty[2]"/>
        <net name="inst_readout_control/channel_not_empty[1]"/>
        <net name="inst_readout_control/channel_not_empty[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[7]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[6]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[5]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[4]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[3]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[2]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[1]"/>
        <net name="inst_readout_control/channel_not_empty_r_one_hot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/idle_cyle_num[15]"/>
        <net name="inst_readout_control/idle_cyle_num[14]"/>
        <net name="inst_readout_control/idle_cyle_num[13]"/>
        <net name="inst_readout_control/idle_cyle_num[12]"/>
        <net name="inst_readout_control/idle_cyle_num[11]"/>
        <net name="inst_readout_control/idle_cyle_num[10]"/>
        <net name="inst_readout_control/idle_cyle_num[9]"/>
        <net name="inst_readout_control/idle_cyle_num[8]"/>
        <net name="inst_readout_control/idle_cyle_num[7]"/>
        <net name="inst_readout_control/idle_cyle_num[6]"/>
        <net name="inst_readout_control/idle_cyle_num[5]"/>
        <net name="inst_readout_control/idle_cyle_num[4]"/>
        <net name="inst_readout_control/idle_cyle_num[3]"/>
        <net name="inst_readout_control/idle_cyle_num[2]"/>
        <net name="inst_readout_control/idle_cyle_num[1]"/>
        <net name="inst_readout_control/idle_cyle_num[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/idle_counter_number_th[15]"/>
        <net name="inst_readout_control/idle_counter_number_th[14]"/>
        <net name="inst_readout_control/idle_counter_number_th[13]"/>
        <net name="inst_readout_control/idle_counter_number_th[12]"/>
        <net name="inst_readout_control/idle_counter_number_th[11]"/>
        <net name="inst_readout_control/idle_counter_number_th[10]"/>
        <net name="inst_readout_control/idle_counter_number_th[9]"/>
        <net name="inst_readout_control/idle_counter_number_th[8]"/>
        <net name="inst_readout_control/idle_counter_number_th[7]"/>
        <net name="inst_readout_control/idle_counter_number_th[6]"/>
        <net name="inst_readout_control/idle_counter_number_th[5]"/>
        <net name="inst_readout_control/idle_counter_number_th[4]"/>
        <net name="inst_readout_control/idle_counter_number_th[3]"/>
        <net name="inst_readout_control/idle_counter_number_th[2]"/>
        <net name="inst_readout_control/idle_counter_number_th[1]"/>
        <net name="inst_readout_control/idle_counter_number_th[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/idle_cylce"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/idle_cylce_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_fifo_data[119]"/>
        <net name="inst_readout_control/eth_fifo_data[118]"/>
        <net name="inst_readout_control/eth_fifo_data[117]"/>
        <net name="inst_readout_control/eth_fifo_data[116]"/>
        <net name="inst_readout_control/eth_fifo_data[115]"/>
        <net name="inst_readout_control/eth_fifo_data[114]"/>
        <net name="inst_readout_control/eth_fifo_data[113]"/>
        <net name="inst_readout_control/eth_fifo_data[112]"/>
        <net name="inst_readout_control/eth_fifo_data[111]"/>
        <net name="inst_readout_control/eth_fifo_data[110]"/>
        <net name="inst_readout_control/eth_fifo_data[109]"/>
        <net name="inst_readout_control/eth_fifo_data[108]"/>
        <net name="inst_readout_control/eth_fifo_data[107]"/>
        <net name="inst_readout_control/eth_fifo_data[106]"/>
        <net name="inst_readout_control/eth_fifo_data[105]"/>
        <net name="inst_readout_control/eth_fifo_data[104]"/>
        <net name="inst_readout_control/eth_fifo_data[103]"/>
        <net name="inst_readout_control/eth_fifo_data[102]"/>
        <net name="inst_readout_control/eth_fifo_data[101]"/>
        <net name="inst_readout_control/eth_fifo_data[100]"/>
        <net name="inst_readout_control/eth_fifo_data[99]"/>
        <net name="inst_readout_control/eth_fifo_data[98]"/>
        <net name="inst_readout_control/eth_fifo_data[97]"/>
        <net name="inst_readout_control/eth_fifo_data[96]"/>
        <net name="inst_readout_control/eth_fifo_data[95]"/>
        <net name="inst_readout_control/eth_fifo_data[94]"/>
        <net name="inst_readout_control/eth_fifo_data[93]"/>
        <net name="inst_readout_control/eth_fifo_data[92]"/>
        <net name="inst_readout_control/eth_fifo_data[91]"/>
        <net name="inst_readout_control/eth_fifo_data[90]"/>
        <net name="inst_readout_control/eth_fifo_data[89]"/>
        <net name="inst_readout_control/eth_fifo_data[88]"/>
        <net name="inst_readout_control/eth_fifo_data[87]"/>
        <net name="inst_readout_control/eth_fifo_data[86]"/>
        <net name="inst_readout_control/eth_fifo_data[85]"/>
        <net name="inst_readout_control/eth_fifo_data[84]"/>
        <net name="inst_readout_control/eth_fifo_data[83]"/>
        <net name="inst_readout_control/eth_fifo_data[82]"/>
        <net name="inst_readout_control/eth_fifo_data[81]"/>
        <net name="inst_readout_control/eth_fifo_data[80]"/>
        <net name="inst_readout_control/eth_fifo_data[79]"/>
        <net name="inst_readout_control/eth_fifo_data[78]"/>
        <net name="inst_readout_control/eth_fifo_data[77]"/>
        <net name="inst_readout_control/eth_fifo_data[76]"/>
        <net name="inst_readout_control/eth_fifo_data[75]"/>
        <net name="inst_readout_control/eth_fifo_data[74]"/>
        <net name="inst_readout_control/eth_fifo_data[73]"/>
        <net name="inst_readout_control/eth_fifo_data[72]"/>
        <net name="inst_readout_control/eth_fifo_data[71]"/>
        <net name="inst_readout_control/eth_fifo_data[70]"/>
        <net name="inst_readout_control/eth_fifo_data[69]"/>
        <net name="inst_readout_control/eth_fifo_data[68]"/>
        <net name="inst_readout_control/eth_fifo_data[67]"/>
        <net name="inst_readout_control/eth_fifo_data[66]"/>
        <net name="inst_readout_control/eth_fifo_data[65]"/>
        <net name="inst_readout_control/eth_fifo_data[64]"/>
        <net name="inst_readout_control/eth_fifo_data[63]"/>
        <net name="inst_readout_control/eth_fifo_data[62]"/>
        <net name="inst_readout_control/eth_fifo_data[61]"/>
        <net name="inst_readout_control/eth_fifo_data[60]"/>
        <net name="inst_readout_control/eth_fifo_data[59]"/>
        <net name="inst_readout_control/eth_fifo_data[58]"/>
        <net name="inst_readout_control/eth_fifo_data[57]"/>
        <net name="inst_readout_control/eth_fifo_data[56]"/>
        <net name="inst_readout_control/eth_fifo_data[55]"/>
        <net name="inst_readout_control/eth_fifo_data[54]"/>
        <net name="inst_readout_control/eth_fifo_data[53]"/>
        <net name="inst_readout_control/eth_fifo_data[52]"/>
        <net name="inst_readout_control/eth_fifo_data[51]"/>
        <net name="inst_readout_control/eth_fifo_data[50]"/>
        <net name="inst_readout_control/eth_fifo_data[49]"/>
        <net name="inst_readout_control/eth_fifo_data[48]"/>
        <net name="inst_readout_control/eth_fifo_data[47]"/>
        <net name="inst_readout_control/eth_fifo_data[46]"/>
        <net name="inst_readout_control/eth_fifo_data[45]"/>
        <net name="inst_readout_control/eth_fifo_data[44]"/>
        <net name="inst_readout_control/eth_fifo_data[43]"/>
        <net name="inst_readout_control/eth_fifo_data[42]"/>
        <net name="inst_readout_control/eth_fifo_data[41]"/>
        <net name="inst_readout_control/eth_fifo_data[40]"/>
        <net name="inst_readout_control/eth_fifo_data[39]"/>
        <net name="inst_readout_control/eth_fifo_data[38]"/>
        <net name="inst_readout_control/eth_fifo_data[37]"/>
        <net name="inst_readout_control/eth_fifo_data[36]"/>
        <net name="inst_readout_control/eth_fifo_data[35]"/>
        <net name="inst_readout_control/eth_fifo_data[34]"/>
        <net name="inst_readout_control/eth_fifo_data[33]"/>
        <net name="inst_readout_control/eth_fifo_data[32]"/>
        <net name="inst_readout_control/eth_fifo_data[31]"/>
        <net name="inst_readout_control/eth_fifo_data[30]"/>
        <net name="inst_readout_control/eth_fifo_data[29]"/>
        <net name="inst_readout_control/eth_fifo_data[28]"/>
        <net name="inst_readout_control/eth_fifo_data[27]"/>
        <net name="inst_readout_control/eth_fifo_data[26]"/>
        <net name="inst_readout_control/eth_fifo_data[25]"/>
        <net name="inst_readout_control/eth_fifo_data[24]"/>
        <net name="inst_readout_control/eth_fifo_data[23]"/>
        <net name="inst_readout_control/eth_fifo_data[22]"/>
        <net name="inst_readout_control/eth_fifo_data[21]"/>
        <net name="inst_readout_control/eth_fifo_data[20]"/>
        <net name="inst_readout_control/eth_fifo_data[19]"/>
        <net name="inst_readout_control/eth_fifo_data[18]"/>
        <net name="inst_readout_control/eth_fifo_data[17]"/>
        <net name="inst_readout_control/eth_fifo_data[16]"/>
        <net name="inst_readout_control/eth_fifo_data[15]"/>
        <net name="inst_readout_control/eth_fifo_data[14]"/>
        <net name="inst_readout_control/eth_fifo_data[13]"/>
        <net name="inst_readout_control/eth_fifo_data[12]"/>
        <net name="inst_readout_control/eth_fifo_data[11]"/>
        <net name="inst_readout_control/eth_fifo_data[10]"/>
        <net name="inst_readout_control/eth_fifo_data[9]"/>
        <net name="inst_readout_control/eth_fifo_data[8]"/>
        <net name="inst_readout_control/eth_fifo_data[7]"/>
        <net name="inst_readout_control/eth_fifo_data[6]"/>
        <net name="inst_readout_control/eth_fifo_data[5]"/>
        <net name="inst_readout_control/eth_fifo_data[4]"/>
        <net name="inst_readout_control/eth_fifo_data[3]"/>
        <net name="inst_readout_control/eth_fifo_data[2]"/>
        <net name="inst_readout_control/eth_fifo_data[1]"/>
        <net name="inst_readout_control/eth_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_fifo_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/data_tran_stop"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_ila_inst"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/channel_fifo_s_reset"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/byte_set[9]"/>
        <net name="inst_readout_control/byte_set[8]"/>
        <net name="inst_readout_control/byte_set[7]"/>
        <net name="inst_readout_control/byte_set[6]"/>
        <net name="inst_readout_control/byte_set[5]"/>
        <net name="inst_readout_control/byte_set[4]"/>
        <net name="inst_readout_control/byte_set[3]"/>
        <net name="inst_readout_control/byte_set[2]"/>
        <net name="inst_readout_control/byte_set[1]"/>
        <net name="inst_readout_control/byte_set[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[119]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[118]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[117]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[116]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[115]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[114]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[113]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[112]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[111]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[110]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[109]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[108]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[107]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[106]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[105]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[104]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[103]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[102]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[101]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[100]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[99]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[98]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[97]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[96]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[95]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[94]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[93]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[92]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[91]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[90]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[89]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[88]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[87]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[86]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[85]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[84]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[83]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[82]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[81]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[80]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[79]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[78]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[77]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[76]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[75]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[74]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[73]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[72]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[71]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[70]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[69]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[68]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[67]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[66]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[65]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[64]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[63]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[62]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[61]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[60]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[59]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[58]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[57]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[56]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[55]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[54]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[53]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[52]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[51]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[50]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[49]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[48]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[47]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[46]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[45]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[44]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[43]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[42]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[41]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[40]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[39]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[38]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[37]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[36]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[35]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[34]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[33]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[32]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[31]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[30]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[29]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[28]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[27]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[26]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[25]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[24]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[23]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[22]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[21]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[20]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[19]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[18]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[17]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[16]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[15]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[14]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[13]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[12]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[11]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[10]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[9]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[8]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[7]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[6]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[5]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[4]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[3]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[2]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[1]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_bridge_fifo_rd"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/tx_axis_fifo_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/tx_axis_fifo_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="120"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[119]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[118]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[117]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[116]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[115]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[114]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[113]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[112]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[111]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[110]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[109]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[108]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[107]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[106]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[105]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[104]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[103]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[102]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[101]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[100]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[99]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[98]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[97]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[96]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[95]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[94]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[93]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[92]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[91]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[90]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[89]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[88]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[87]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[86]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[85]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[84]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[83]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[82]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[81]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[80]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[79]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[78]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[77]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[76]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[75]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[74]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[73]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[72]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[71]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[70]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[69]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[68]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[67]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[66]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[65]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[64]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[63]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[62]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[61]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[60]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[59]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[58]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[57]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[56]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[55]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[54]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[53]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[52]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[51]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[50]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[49]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[48]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[47]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[46]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[45]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[44]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[43]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[42]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[41]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[40]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[39]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[38]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[37]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[36]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[35]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[34]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[33]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[32]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[31]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[30]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[29]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[28]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[27]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[26]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[25]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[24]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[23]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[22]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[21]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[20]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[19]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[18]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[17]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[16]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[15]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[14]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[13]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[12]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[11]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[10]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[9]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[8]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[7]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[6]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[5]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[4]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[3]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[2]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[1]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/tx_axis_fifo_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[119]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[118]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[117]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[116]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[115]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[114]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[113]"/>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_r[112]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="HW_ILA" value="inst_readout_control/readout_control_mac_ila_inst"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_readout_control/eth_bridge_fifo_reg_data_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/start_r[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/start_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/busy_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/start_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[15]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[14]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[13]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[12]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[11]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[10]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[9]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[0]/data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:11"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/start_r[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/start_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:11"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/busy_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:11"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/start_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:11"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:11"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[15]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[14]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[13]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[12]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[11]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[10]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[9]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[1]/data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:12"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/start_r[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/start_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:12"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/busy_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:12"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/start_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:12"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:12"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[15]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[14]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[13]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[12]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[11]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[10]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[9]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[2]/data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:13"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/start_r[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/start_r[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:13"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/busy_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:13"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/start_inner"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:13"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:13"/>
        <Option Id="HW_ILA" value="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/ila_bram_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[15]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[14]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[13]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[12]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[11]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[10]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[9]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[8]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[7]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[6]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[5]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[4]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[3]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[2]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[1]"/>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst[3]/data_out[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:14"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/band_id_lut_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/wea_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:14"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/band_id_lut_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_data_in_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:14"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/band_id_lut_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_logic_pad_to_band_id/lut_addr_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:15"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_strip_trigger_gen/vio_strip_trigger_gen_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/enable_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:15"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_strip_trigger_gen/vio_strip_trigger_gen_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[11]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[10]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[9]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/trigger_content_BCID_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:15"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_strip_trigger_gen/vio_strip_trigger_gen_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/bandid_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:15"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_strip_trigger_gen/vio_strip_trigger_gen_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/phi_id_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/phi_id_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/phi_id_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/phi_id_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/phi_id_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:15"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_strip_trigger_gen/vio_strip_trigger_gen_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_strip_trigger_gen/load_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:16"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/inst_tds_link_latency_alignment/link_alignment_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/inst_tds_link_latency_alignment/ref_TDS_select_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/inst_tds_link_latency_alignment/ref_TDS_select_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:17"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/other_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bcid_select_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/bcid_select_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/bcid_select_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:17"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/other_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/phi_id_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/phi_id_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/phi_id_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/phi_id_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/phi_id_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:17"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/other_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/trigger_match_window_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:17"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/other_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[15]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[14]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[13]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[12]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[11]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[10]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[9]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_matched_map_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1032_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1031_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1030_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1029_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="4"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1028_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="5"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1027_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="6"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1026_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1025__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1_1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_1025_[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_16_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_15_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_14_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_13_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="4"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_12_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="5"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_11_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="6"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_10_[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_9__1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[1022]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[1021]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[1020]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[1019]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[1018]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[1017]"/>
        <net name="inst_strip_trigger_info_generator/pad_data_mask_1[1016]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/bram_data_serial_inst_n_9_[1]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/lut_ram_busy_0_VIO"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/lut_ram_busy_1_VIO"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/lut_ram_busy_2_VIO"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/lut_ram_busy_3_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/wea_0_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/addr_0_data_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_0_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/start_0_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/wea_1_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/addr_1_data_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_1_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/start_1_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/wea_2_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/addr_2_data_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_2_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/start_2_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/wea_3_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[8]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/addr_3_data_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[7]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[6]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[5]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[4]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[3]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[2]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[1]"/>
        <net name="inst_strip_trigger_info_generator/pad_mask_data_3_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:18"/>
        <Option Id="HW_VIO" value="inst_strip_trigger_info_generator/pad_mask_VIO_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_strip_trigger_info_generator/start_3_VIO"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/trigger_r0[2]"/>
        <net name="inst_trigger_process/trigger_r0[1]"/>
        <net name="inst_trigger_process/trigger_r0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/trigger_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/trigger_count[9]"/>
        <net name="inst_trigger_process/trigger_count[8]"/>
        <net name="inst_trigger_process/trigger_count[7]"/>
        <net name="inst_trigger_process/trigger_count[6]"/>
        <net name="inst_trigger_process/trigger_count[5]"/>
        <net name="inst_trigger_process/trigger_count[4]"/>
        <net name="inst_trigger_process/trigger_count[3]"/>
        <net name="inst_trigger_process/trigger_count[2]"/>
        <net name="inst_trigger_process/trigger_count[1]"/>
        <net name="inst_trigger_process/trigger_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/trigger"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/enbale_trigger"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/enable_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/enable"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/trigger_index[7]"/>
        <net name="inst_trigger_process/trigger_index[6]"/>
        <net name="inst_trigger_process/trigger_index[5]"/>
        <net name="inst_trigger_process/trigger_index[4]"/>
        <net name="inst_trigger_process/trigger_index[3]"/>
        <net name="inst_trigger_process/trigger_index[2]"/>
        <net name="inst_trigger_process/trigger_index[1]"/>
        <net name="inst_trigger_process/trigger_index[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:19"/>
        <Option Id="HW_ILA" value="inst_trigger_process/trigger_process_ila_inst"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="inst_trigger_process/cycle_tick"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="statistic_ready_VIO"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="count_out_VIO[19]"/>
        <net name="count_out_VIO[18]"/>
        <net name="count_out_VIO[17]"/>
        <net name="count_out_VIO[16]"/>
        <net name="count_out_VIO[15]"/>
        <net name="count_out_VIO[14]"/>
        <net name="count_out_VIO[13]"/>
        <net name="count_out_VIO[12]"/>
        <net name="count_out_VIO[11]"/>
        <net name="count_out_VIO[10]"/>
        <net name="count_out_VIO[9]"/>
        <net name="count_out_VIO[8]"/>
        <net name="count_out_VIO[7]"/>
        <net name="count_out_VIO[6]"/>
        <net name="count_out_VIO[5]"/>
        <net name="count_out_VIO[4]"/>
        <net name="count_out_VIO[3]"/>
        <net name="count_out_VIO[2]"/>
        <net name="count_out_VIO[1]"/>
        <net name="count_out_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="start_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="reset_40_VIO"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="windows_VIO[19]"/>
        <net name="windows_VIO[18]"/>
        <net name="windows_VIO[17]"/>
        <net name="windows_VIO[16]"/>
        <net name="windows_VIO[15]"/>
        <net name="windows_VIO[14]"/>
        <net name="windows_VIO[13]"/>
        <net name="windows_VIO[12]"/>
        <net name="windows_VIO[11]"/>
        <net name="windows_VIO[10]"/>
        <net name="windows_VIO[9]"/>
        <net name="windows_VIO[8]"/>
        <net name="windows_VIO[7]"/>
        <net name="windows_VIO[6]"/>
        <net name="windows_VIO[5]"/>
        <net name="windows_VIO[4]"/>
        <net name="windows_VIO[3]"/>
        <net name="windows_VIO[2]"/>
        <net name="windows_VIO[1]"/>
        <net name="windows_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="tds_select_VIO[3]"/>
        <net name="tds_select_VIO[2]"/>
        <net name="tds_select_VIO[1]"/>
        <net name="tds_select_VIO[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:20"/>
        <Option Id="HW_VIO" value="statistic_VIO_top"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="104"/>
      </probeOptions>
      <nets>
        <net name="channel_select_VIO[103]"/>
        <net name="channel_select_VIO[102]"/>
        <net name="channel_select_VIO[101]"/>
        <net name="channel_select_VIO[100]"/>
        <net name="channel_select_VIO[99]"/>
        <net name="channel_select_VIO[98]"/>
        <net name="channel_select_VIO[97]"/>
        <net name="channel_select_VIO[96]"/>
        <net name="channel_select_VIO[95]"/>
        <net name="channel_select_VIO[94]"/>
        <net name="channel_select_VIO[93]"/>
        <net name="channel_select_VIO[92]"/>
        <net name="channel_select_VIO[91]"/>
        <net name="channel_select_VIO[90]"/>
        <net name="channel_select_VIO[89]"/>
        <net name="channel_select_VIO[88]"/>
        <net name="channel_select_VIO[87]"/>
        <net name="channel_select_VIO[86]"/>
        <net name="channel_select_VIO[85]"/>
        <net name="channel_select_VIO[84]"/>
        <net name="channel_select_VIO[83]"/>
        <net name="channel_select_VIO[82]"/>
        <net name="channel_select_VIO[81]"/>
        <net name="channel_select_VIO[80]"/>
        <net name="channel_select_VIO[79]"/>
        <net name="channel_select_VIO[78]"/>
        <net name="channel_select_VIO[77]"/>
        <net name="channel_select_VIO[76]"/>
        <net name="channel_select_VIO[75]"/>
        <net name="channel_select_VIO[74]"/>
        <net name="channel_select_VIO[73]"/>
        <net name="channel_select_VIO[72]"/>
        <net name="channel_select_VIO[71]"/>
        <net name="channel_select_VIO[70]"/>
        <net name="channel_select_VIO[69]"/>
        <net name="channel_select_VIO[68]"/>
        <net name="channel_select_VIO[67]"/>
        <net name="channel_select_VIO[66]"/>
        <net name="channel_select_VIO[65]"/>
        <net name="channel_select_VIO[64]"/>
        <net name="channel_select_VIO[63]"/>
        <net name="channel_select_VIO[62]"/>
        <net name="channel_select_VIO[61]"/>
        <net name="channel_select_VIO[60]"/>
        <net name="channel_select_VIO[59]"/>
        <net name="channel_select_VIO[58]"/>
        <net name="channel_select_VIO[57]"/>
        <net name="channel_select_VIO[56]"/>
        <net name="channel_select_VIO[55]"/>
        <net name="channel_select_VIO[54]"/>
        <net name="channel_select_VIO[53]"/>
        <net name="channel_select_VIO[52]"/>
        <net name="channel_select_VIO[51]"/>
        <net name="channel_select_VIO[50]"/>
        <net name="channel_select_VIO[49]"/>
        <net name="channel_select_VIO[48]"/>
        <net name="channel_select_VIO[47]"/>
        <net name="channel_select_VIO[46]"/>
        <net name="channel_select_VIO[45]"/>
        <net name="channel_select_VIO[44]"/>
        <net name="channel_select_VIO[43]"/>
        <net name="channel_select_VIO[42]"/>
        <net name="channel_select_VIO[41]"/>
        <net name="channel_select_VIO[40]"/>
        <net name="channel_select_VIO[39]"/>
        <net name="channel_select_VIO[38]"/>
        <net name="channel_select_VIO[37]"/>
        <net name="channel_select_VIO[36]"/>
        <net name="channel_select_VIO[35]"/>
        <net name="channel_select_VIO[34]"/>
        <net name="channel_select_VIO[33]"/>
        <net name="channel_select_VIO[32]"/>
        <net name="channel_select_VIO[31]"/>
        <net name="channel_select_VIO[30]"/>
        <net name="channel_select_VIO[29]"/>
        <net name="channel_select_VIO[28]"/>
        <net name="channel_select_VIO[27]"/>
        <net name="channel_select_VIO[26]"/>
        <net name="channel_select_VIO[25]"/>
        <net name="channel_select_VIO[24]"/>
        <net name="channel_select_VIO[23]"/>
        <net name="channel_select_VIO[22]"/>
        <net name="channel_select_VIO[21]"/>
        <net name="channel_select_VIO[20]"/>
        <net name="channel_select_VIO[19]"/>
        <net name="channel_select_VIO[18]"/>
        <net name="channel_select_VIO[17]"/>
        <net name="channel_select_VIO[16]"/>
        <net name="channel_select_VIO[15]"/>
        <net name="channel_select_VIO[14]"/>
        <net name="channel_select_VIO[13]"/>
        <net name="channel_select_VIO[12]"/>
        <net name="channel_select_VIO[11]"/>
        <net name="channel_select_VIO[10]"/>
        <net name="channel_select_VIO[9]"/>
        <net name="channel_select_VIO[8]"/>
        <net name="channel_select_VIO[7]"/>
        <net name="channel_select_VIO[6]"/>
        <net name="channel_select_VIO[5]"/>
        <net name="channel_select_VIO[4]"/>
        <net name="channel_select_VIO[3]"/>
        <net name="channel_select_VIO[2]"/>
        <net name="channel_select_VIO[1]"/>
        <net name="channel_select_VIO[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:21"/>
        <Option Id="HW_ILA" value="trigger_match_monitor_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="trigger"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:21"/>
        <Option Id="HW_ILA" value="trigger_match_monitor_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="data_valid_flag[3]"/>
        <net name="data_valid_flag[2]"/>
        <net name="data_valid_flag[1]"/>
        <net name="data_valid_flag[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
