---
chips:
  # 48 MHz clock (default), 120 MHz max.
  # See p. 46 for a power domain block diagram.
  atsamd51x20:
    architecture: armv7e-m+fp
    cpu: cortex-m4
    jlink: [ATSAMD51P20A]
    uf2_family: SAMD51
    linker:
      symbols:
        # Memory Map (Data Sheet sect. 9.2 p. 53):
        # - Embedded Flash      0x 0000 0000 (  1 Mb)
        # - Embedded SRAM       0x 2000 0000 (256 Kb)
        # - Peripheral Bridge A 0x 4000 0000 ( 16 Kb)
        # - Peripheral Bridge B 0x 4100 0000 ( 16 Kb)
        # - Peripheral Bridge C 0x 4200 0000 ( 16 Kb)
        # - Peripheral Bridge D 0x 4300 0000 ( 16 Kb)
        # - Backup SRAM         0x 4700 0000 (  8 Kb)
        # - NVM User Row        0x 0080 4000 (512  b)
        __flash: "0x00000000"
        __flash_size: "0x00100000"
        __ram: "0x20000000"
        __ram_size: "0x00040000"
        __stack_size: "1k"
