g++ emuRiscv.c -o ./my.out -fpermissive -w -std=c++11 -g -O0
./my.out
----------------------------------------------------------------------
BUILDING INSTRUCTIONS: 

imm: 1
rd:     1
opcode: 37
U instruction generated:  10b7

imm: 1
rd:     2
opcode: 37
U instruction generated:  1137

imm: 4
rs2:    2
rs1:    1
funct3: 1
opcode: 63
SB instruction generated:  209463

imm: fff
rd:     1
opcode: 37
U instruction generated:  fff0b7

imm: aaa
rd:     1
opcode: 37
U instruction generated:  aaa0b7

----------------------------------------------------------------------
DUMPING ALL REGISTERS:

x0:0
x1:0
x2:0
x3:0
x4:0
x5:0
x6:0
x7:0
x8:0
x9:0
xa:0
xb:0
xc:0
xd:0
xe:0
xf:0
x10:0
x11:0
x12:0
x13:0
x14:0
x15:0
x16:0
x17:0
x18:0
x19:0
x1a:0
x1b:0
x1c:0
x1d:0
x1e:0
----------------------------------------------------------------------
BEGINING EXECUTION LOG:

At cycle 0: PC [0] Inst [10b7] Instruction [LUI]
x0:0
x1:1000
x2:0
----------------------------------------------------------------------
At cycle 1: PC [4] Inst [1137] Instruction [LUI]
x0:0
x1:1000
x2:1000
----------------------------------------------------------------------
At cycle 2: PC [8] Inst [209463] Instruction [BNE]
x0:0
x1:1000
x2:1000
----------------------------------------------------------------------
At cycle 3: PC [c] Inst [fff0b7] Instruction [LUI]
x0:0
x1:fff000
x2:1000
----------------------------------------------------------------------
