
##########################
##	Bank 72
##########################
set_property -dict { PACKAGE_PIN E17 IOSTANDARD LVCMOS18} [get_ports {adcMonSpiClk}]
set_property -dict { PACKAGE_PIN E18 IOSTANDARD LVCMOS18} [get_ports {adcSpiData}]
set_property -dict { PACKAGE_PIN D16 IOSTANDARD LVCMOS18} [get_ports {adcMonClkP}]
set_property -dict { PACKAGE_PIN E16 IOSTANDARD LVCMOS18} [get_ports {adcMonClkM}]
set_property -dict { PACKAGE_PIN D18 IOSTANDARD LVCMOS18} [get_ports {adcMonPdwn}]
set_property -dict { PACKAGE_PIN D19 IOSTANDARD LVCMOS18} [get_ports {adcMonSpiCsb}]
set_property -dict { PACKAGE_PIN B19 IOSTANDARD LVCMOS18} [get_ports {slowAdcDout}]
set_property -dict { PACKAGE_PIN B15 IOSTANDARD LVCMOS18} [get_ports {slowAdcDrdyL}]
set_property -dict { PACKAGE_PIN A15 IOSTANDARD LVCMOS18} [get_ports {slowAdcRefClk}]
set_property -dict { PACKAGE_PIN A19 IOSTANDARD LVCMOS18} [get_ports {slowAdcSyncL}]
set_property -dict { PACKAGE_PIN A18 IOSTANDARD LVCMOS18} [get_ports {slowAdcSclk}]
set_property -dict { PACKAGE_PIN A14 IOSTANDARD LVCMOS18} [get_ports {slowAdcCsb}]
set_property -dict { PACKAGE_PIN B14 IOSTANDARD LVCMOS18} [get_ports {slowAdcDin}]


##########################
##	Bank 71
##########################
set_property -dict { PACKAGE_PIN H21 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[23]}]
set_property -dict { PACKAGE_PIN G21 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[23]}]

set_property -dict { PACKAGE_PIN G22 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[22]}]
set_property -dict { PACKAGE_PIN F22 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[22]}]

set_property -dict { PACKAGE_PIN G20 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[21]}]
set_property -dict { PACKAGE_PIN F20 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[21]}]

set_property -dict { PACKAGE_PIN F23 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[20]}]
set_property -dict { PACKAGE_PIN F24 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[20]}]

set_property -dict { PACKAGE_PIN E20 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[19]}]
set_property -dict { PACKAGE_PIN E21 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[19]}]

set_property -dict { PACKAGE_PIN G24 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[18]}]
set_property -dict { PACKAGE_PIN F25 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[18]}]

set_property -dict { PACKAGE_PIN D20 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[17]}]
set_property -dict { PACKAGE_PIN D21 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[17]}]

set_property -dict { PACKAGE_PIN B20 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[16]}]
set_property -dict { PACKAGE_PIN A20 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[16]}]

set_property -dict { PACKAGE_PIN C21 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[15]}]
set_property -dict { PACKAGE_PIN C22 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[15]}]

set_property -dict { PACKAGE_PIN B21 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[14]}]
set_property -dict { PACKAGE_PIN B22 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[14]}]

set_property -dict { PACKAGE_PIN E22 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[13]}]
set_property -dict { PACKAGE_PIN E23 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[13]}]

set_property -dict { PACKAGE_PIN D23 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[12]}]
set_property -dict { PACKAGE_PIN C23 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[12]}]

set_property -dict { PACKAGE_PIN D24 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[11]}]
set_property -dict { PACKAGE_PIN C24 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[11]}]

set_property -dict { PACKAGE_PIN E25 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[10]}]
set_property -dict { PACKAGE_PIN D25 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[10]}]

set_property -dict { PACKAGE_PIN B24 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[9]}]
set_property -dict { PACKAGE_PIN A24 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[9]}]

set_property -dict { PACKAGE_PIN C26 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[8]}]
set_property -dict { PACKAGE_PIN B26 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[8]}]

set_property -dict { PACKAGE_PIN B25 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[7]}]
set_property -dict { PACKAGE_PIN A25 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[7]}]

set_property -dict { PACKAGE_PIN E26 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[6]}]
set_property -dict { PACKAGE_PIN D26 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[6]}]

set_property -dict { PACKAGE_PIN A27 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[5]}]
set_property -dict { PACKAGE_PIN A28 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[5]}]

set_property -dict { PACKAGE_PIN D28 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[4]}]
set_property -dict { PACKAGE_PIN C28 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[4]}]

set_property -dict { PACKAGE_PIN B29 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[3]}]
set_property -dict { PACKAGE_PIN A29 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[3]}]

set_property -dict { PACKAGE_PIN E28 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[2]}]
set_property -dict { PACKAGE_PIN D29 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[2]}]

set_property -dict { PACKAGE_PIN C27 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[1]}]
set_property -dict { PACKAGE_PIN B27 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[1]}]

set_property -dict { PACKAGE_PIN F27 IOSTANDARD LVCMOS18} [get_ports {asic3DoutP[0]}]
set_property -dict { PACKAGE_PIN E27 IOSTANDARD LVCMOS18} [get_ports {asic3DoutM[0]}]


##########################
##	Bank 70
##########################
set_property -dict { PACKAGE_PIN V31 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[23]}]
set_property -dict { PACKAGE_PIN W31 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[23]}]

set_property -dict { PACKAGE_PIN U34 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[22]}]
set_property -dict { PACKAGE_PIN V34 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[22]}]

set_property -dict { PACKAGE_PIN Y31 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[21]}]
set_property -dict { PACKAGE_PIN Y32 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[21]}]

set_property -dict { PACKAGE_PIN V33 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[20]}]
set_property -dict { PACKAGE_PIN W34 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[20]}]

set_property -dict { PACKAGE_PIN W30 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[19]}]
set_property -dict { PACKAGE_PIN Y30 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[19]}]

set_property -dict { PACKAGE_PIN W33 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[18]}]
set_property -dict { PACKAGE_PIN Y33 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[18]}]

set_property -dict { PACKAGE_PIN AC33 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[17]}]
set_property -dict { PACKAGE_PIN AD33 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[17]}]

set_property -dict { PACKAGE_PIN AA34 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[16]}]
set_property -dict { PACKAGE_PIN AB34 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[16]}]

set_property -dict { PACKAGE_PIN AA29 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[15]}]
set_property -dict { PACKAGE_PIN AB29 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[15]}]

set_property -dict { PACKAGE_PIN AC34 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[14]}]
set_property -dict { PACKAGE_PIN AD34 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[14]}]

set_property -dict { PACKAGE_PIN AB30 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[13]}]
set_property -dict { PACKAGE_PIN AB31 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[13]}]

set_property -dict { PACKAGE_PIN AA32 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[12]}]
set_property -dict { PACKAGE_PIN AB32 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[12]}]

set_property -dict { PACKAGE_PIN AC31 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[11]}]
set_property -dict { PACKAGE_PIN AC32 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[11]}]

set_property -dict { PACKAGE_PIN AD30 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[10]}]
set_property -dict { PACKAGE_PIN AD31 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[10]}]

set_property -dict { PACKAGE_PIN AE33 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[9]}]
set_property -dict { PACKAGE_PIN AF34 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[9]}]

set_property -dict { PACKAGE_PIN AE32 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[8]}]
set_property -dict { PACKAGE_PIN AF32 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[8]}]

set_property -dict { PACKAGE_PIN AF33 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[7]}]
set_property -dict { PACKAGE_PIN AG34 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[7]}]

set_property -dict { PACKAGE_PIN AG32 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[6]}]
set_property -dict { PACKAGE_PIN AG31 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[6]}]

set_property -dict { PACKAGE_PIN AG30 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[5]}]
set_property -dict { PACKAGE_PIN AF30 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[5]}]

set_property -dict { PACKAGE_PIN AE30 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[4]}]
set_property -dict { PACKAGE_PIN AD29 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[4]}]

set_property -dict { PACKAGE_PIN AG29 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[3]}]
set_property -dict { PACKAGE_PIN AF29 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[3]}]

set_property -dict { PACKAGE_PIN AD28 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[2]}]
set_property -dict { PACKAGE_PIN AC28 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[2]}]

set_property -dict { PACKAGE_PIN AF28 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[1]}]
set_property -dict { PACKAGE_PIN AE28 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[1]}]

set_property -dict { PACKAGE_PIN AE27 IOSTANDARD LVCMOS18} [get_ports {asic2DoutM[0]}]
set_property -dict { PACKAGE_PIN AF27 IOSTANDARD LVCMOS18} [get_ports {asic2DoutP[0]}]


##########################
##	Bank 69
##########################
set_property -dict { PACKAGE_PIN AA20 IOSTANDARD LVCMOS18} [get_ports {pcbSync}]
set_property -dict { PACKAGE_PIN AB20 IOSTANDARD LVCMOS18} [get_ports {dcdcSync}]
set_property -dict { PACKAGE_PIN AC22 IOSTANDARD LVCMOS18} [get_ports {pcbAdcDrdyL}]
set_property -dict { PACKAGE_PIN AC23 IOSTANDARD LVCMOS18} [get_ports {pcbAdcDout}]


set_property -dict { PACKAGE_PIN AA22 IOSTANDARD LVCMOS18} [get_ports {runToFpga}]
set_property -dict { PACKAGE_PIN AB22 IOSTANDARD LVCMOS18} [get_ports {daqToFpga}]
set_property -dict { PACKAGE_PIN AB25 IOSTANDARD LVCMOS18} [get_ports {ttlToFpga}]

set_property -dict { PACKAGE_PIN AB26 IOSTANDARD LVCMOS18} [get_ports {pcbSpare[5]}]
set_property -dict { PACKAGE_PIN AA27 IOSTANDARD LVCMOS18} [get_ports {pcbSpare[4]}]
set_property -dict { PACKAGE_PIN AB27 IOSTANDARD LVCMOS18} [get_ports {pcbSpare[3]}]
set_property -dict { PACKAGE_PIN AC26 IOSTANDARD LVCMOS18} [get_ports {pcbSpare[2]}]
set_property -dict { PACKAGE_PIN AC27 IOSTANDARD LVCMOS18} [get_ports {pcbSpare[1]}]
set_property -dict { PACKAGE_PIN AB24 IOSTANDARD LVCMOS18} [get_ports {pcbSpare[0]}]

set_property -dict { PACKAGE_PIN AC24 IOSTANDARD LVCMOS18} [get_ports {pcbAdcCsb}]
set_property -dict { PACKAGE_PIN AD25 IOSTANDARD LVCMOS18} [get_ports {pcbAdcSclk}]
set_property -dict { PACKAGE_PIN AD26 IOSTANDARD LVCMOS18} [get_ports {pcbAdcDin}]

set_property -dict { PACKAGE_PIN Y26 IOSTANDARD LVCMOS18} [get_ports {pcbAdcSyncL}]
set_property -dict { PACKAGE_PIN Y27 IOSTANDARD LVCMOS18} [get_ports {pcbAdcRefClk}]



##########################
##	Bank 68
##########################
set_property -dict { PACKAGE_PIN AL34 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[23]}]
set_property -dict { PACKAGE_PIN AM34 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[23]}]

set_property -dict { PACKAGE_PIN AM32 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[22]}]
set_property -dict { PACKAGE_PIN AN32 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[22]}]

set_property -dict { PACKAGE_PIN AN34 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[21]}]
set_property -dict { PACKAGE_PIN AP34 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[21]}]

set_property -dict { PACKAGE_PIN AN31 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[20]}]
set_property -dict { PACKAGE_PIN AP31 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[20]}]

set_property -dict { PACKAGE_PIN AN33 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[19]}]
set_property -dict { PACKAGE_PIN AP33 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[19]}]

set_property -dict { PACKAGE_PIN AL32 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[18]}]
set_property -dict { PACKAGE_PIN AL33 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[18]}]

set_property -dict { PACKAGE_PIN AH34 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[17]}]
set_property -dict { PACKAGE_PIN AJ34 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[17]}]

set_property -dict { PACKAGE_PIN AH31 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[16]}]
set_property -dict { PACKAGE_PIN AH32 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[16]}]

set_property -dict { PACKAGE_PIN AH33 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[15]}]
set_property -dict { PACKAGE_PIN AJ33 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[15]}]

set_property -dict { PACKAGE_PIN AJ30 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[14]}]
set_property -dict { PACKAGE_PIN AJ31 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[14]}]

set_property -dict { PACKAGE_PIN AK31 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[13]}]
set_property -dict { PACKAGE_PIN AK32 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[13]}]

set_property -dict { PACKAGE_PIN AJ29 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[12]}]
set_property -dict { PACKAGE_PIN AK30 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[12]}]

set_property -dict { PACKAGE_PIN AL30 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[11]}]
set_property -dict { PACKAGE_PIN AM30 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[11]}]

set_property -dict { PACKAGE_PIN AL29 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[10]}]
set_property -dict { PACKAGE_PIN AM29 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[10]}]

set_property -dict { PACKAGE_PIN AN29 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[9]}]
set_property -dict { PACKAGE_PIN AP30 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[9]}]

set_property -dict { PACKAGE_PIN AN27 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[8]}]
set_property -dict { PACKAGE_PIN AN28 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[8]}]

set_property -dict { PACKAGE_PIN AP28 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[7]}]
set_property -dict { PACKAGE_PIN AP29 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[7]}]

set_property -dict { PACKAGE_PIN AN26 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[6]}]
set_property -dict { PACKAGE_PIN AP26 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[6]}]

set_property -dict { PACKAGE_PIN AJ28 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[5]}]
set_property -dict { PACKAGE_PIN AK28 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[5]}]

set_property -dict { PACKAGE_PIN AH27 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[4]}]
set_property -dict { PACKAGE_PIN AH28 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[4]}]

set_property -dict { PACKAGE_PIN AL27 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[3]}]
set_property -dict { PACKAGE_PIN AL28 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[3]}]

set_property -dict { PACKAGE_PIN AK26 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[2]}]
set_property -dict { PACKAGE_PIN AK27 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[2]}]

set_property -dict { PACKAGE_PIN AM26 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[1]}]
set_property -dict { PACKAGE_PIN AM27 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[1]}]

set_property -dict { PACKAGE_PIN AH26 IOSTANDARD LVCMOS18} [get_ports {asic1DoutP[0]}]
set_property -dict { PACKAGE_PIN AJ26 IOSTANDARD LVCMOS18} [get_ports {asic1DoutM[0]}]


##########################
##	Bank 67
##########################
set_property -dict { PACKAGE_PIN AN23 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[23]}]
set_property -dict { PACKAGE_PIN AP23 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[23]}]

set_property -dict { PACKAGE_PIN AP24 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[22]}]
set_property -dict { PACKAGE_PIN AP25 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[22]}]

set_property -dict { PACKAGE_PIN AP20 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[21]}]
set_property -dict { PACKAGE_PIN AP21 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[21]}]

set_property -dict { PACKAGE_PIN AM24 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[20]}]
set_property -dict { PACKAGE_PIN AN24 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[20]}]

set_property -dict { PACKAGE_PIN AM22 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[19]}]
set_property -dict { PACKAGE_PIN AN22 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[19]}]

set_property -dict { PACKAGE_PIN AM21 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[18]}]
set_property -dict { PACKAGE_PIN AN21 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[18]}]

set_property -dict { PACKAGE_PIN AL24 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[17]}]
set_property -dict { PACKAGE_PIN AL25 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[17]}]

set_property -dict { PACKAGE_PIN AL22 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[16]}]
set_property -dict { PACKAGE_PIN AL23 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[16]}]

set_property -dict { PACKAGE_PIN AJ20 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[15]}]
set_property -dict { PACKAGE_PIN AK20 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[15]}]

set_property -dict { PACKAGE_PIN AL20 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[14]}]
set_property -dict { PACKAGE_PIN AM20 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[14]}]

set_property -dict { PACKAGE_PIN AK22 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[13]}]
set_property -dict { PACKAGE_PIN AK23 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[13]}]

set_property -dict { PACKAGE_PIN AJ21 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[12]}]
set_property -dict { PACKAGE_PIN AK21 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[12]}]

set_property -dict { PACKAGE_PIN AH22 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[11]}]
set_property -dict { PACKAGE_PIN AH23 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[11]}]

set_property -dict { PACKAGE_PIN AJ23 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[10]}]
set_property -dict { PACKAGE_PIN AJ24 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[10]}]

set_property -dict { PACKAGE_PIN AH24 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[9]}]
set_property -dict { PACKAGE_PIN AJ25 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[9]}]

set_property -dict { PACKAGE_PIN AG24 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[8]}]
set_property -dict { PACKAGE_PIN AG25 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[8]}]

set_property -dict { PACKAGE_PIN AF23 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[7]}]
set_property -dict { PACKAGE_PIN AF24 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[7]}]

set_property -dict { PACKAGE_PIN AE25 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[6]}]
set_property -dict { PACKAGE_PIN AE26 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[6]}]

set_property -dict { PACKAGE_PIN AF22 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[5]}]
set_property -dict { PACKAGE_PIN AG22 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[5]}]

set_property -dict { PACKAGE_PIN AE23 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[4]}]
set_property -dict { PACKAGE_PIN AF22 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[4]}]

set_property -dict { PACKAGE_PIN AG21 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[3]}]
set_property -dict { PACKAGE_PIN AH21 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[3]}]

set_property -dict { PACKAGE_PIN AD20 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[2]}]
set_property -dict { PACKAGE_PIN AE20 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[2]}]

set_property -dict { PACKAGE_PIN AF20 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[1]}]
set_property -dict { PACKAGE_PIN AG20 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[1]}]

set_property -dict { PACKAGE_PIN AD21 IOSTANDARD LVCMOS18} [get_ports {asic0DoutP[0]}]
set_property -dict { PACKAGE_PIN AE21 IOSTANDARD LVCMOS18} [get_ports {asic0DoutM[0]}]

##########################
##	Bank 66
##########################
set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutP[11]}]
set_property -dict { PACKAGE_PIN H13 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[11]}]

set_property -dict { PACKAGE_PIN L12 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutP[10]}]
set_property -dict { PACKAGE_PIN K12 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[10]}]

set_property -dict { PACKAGE_PIN L13 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutP[9]}]
set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[9]}]

set_property -dict { PACKAGE_PIN K11 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutP[8]}]
set_property -dict { PACKAGE_PIN J11 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[8]}]

set_property -dict { PACKAGE_PIN H12 IOSTANDARD LVCMOS18} [get_ports {adcDoClkP[1]}]
set_property -dict { PACKAGE_PIN G12 IOSTANDARD LVCMOS18} [get_ports {adcDoClkM[1]}]

set_property -dict { PACKAGE_PIN H11 IOSTANDARD LVCMOS18} [get_ports {adcFrameClkP[1]}]
set_property -dict { PACKAGE_PIN G11 IOSTANDARD LVCMOS18} [get_ports {adcFrameClkM[1]}]

set_property -dict { PACKAGE_PIN G10 IOSTANDARD LVCMOS18} [get_ports {adcDoClkP[0]}]
set_property -dict { PACKAGE_PIN F10 IOSTANDARD LVCMOS18} [get_ports {adcDoClkM[0]}]

set_property -dict { PACKAGE_PIN G9  IOSTANDARD LVCMOS18} [get_ports {adcFrameClkP[0]}]
set_property -dict { PACKAGE_PIN F9  IOSTANDARD LVCMOS18} [get_ports {adcFrameClkM[0]}]

set_property -dict { PACKAGE_PIN J9  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[7]}]
set_property -dict { PACKAGE_PIN H9  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutP[7]}]

set_property -dict { PACKAGE_PIN L8  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[6]}]
set_property -dict { PACKAGE_PIN K8  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutP[6]}]

set_property -dict { PACKAGE_PIN E10 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[5]}]
set_property -dict { PACKAGE_PIN D10 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutP[5]}]

set_property -dict { PACKAGE_PIN D9  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[4]}]
set_property -dict { PACKAGE_PIN C9  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutP[4]}]

set_property -dict { PACKAGE_PIN B10 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[3]}]
set_property -dict { PACKAGE_PIN A10 IOSTANDARD LVCMOS18} [get_ports {adcMonDoutP[3]}]

set_property -dict { PACKAGE_PIN D8  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[2]}]
set_property -dict { PACKAGE_PIN C8  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutP[2]]

set_property -dict { PACKAGE_PIN B9  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[1]}]
set_property -dict { PACKAGE_PIN A9  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[1]}]

set_property -dict { PACKAGE_PIN F8  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[0]}]
set_property -dict { PACKAGE_PIN E8  IOSTANDARD LVCMOS18} [get_ports {adcMonDoutM[0]}]

##########################
##	Bank 65
##########################
set_property -dict { PACKAGE_PIN N22 IOSTANDARD LVCMOS18} [get_ports {spareM[1]}]
set_property -dict { PACKAGE_PIN M22 IOSTANDARD LVCMOS18} [get_ports {spareP[1]}]

set_property -dict { PACKAGE_PIN R23 IOSTANDARD LVCMOS18} [get_ports {spareM[0]}]
set_property -dict { PACKAGE_PIN P23 IOSTANDARD LVCMOS18} [get_ports {spareP[0]}]

set_property -dict { PACKAGE_PIN R26 IOSTANDARD LVCMOS18} [get_ports {serialNumber[2]}]
set_property -dict { PACKAGE_PIN T24 IOSTANDARD LVCMOS18} [get_ports {serialNumber[1]}]
set_property -dict { PACKAGE_PIN T25 IOSTANDARD LVCMOS18} [get_ports {serialNumber[0]}]

set_property -dict { PACKAGE_PIN M25 IOSTANDARD LVCMOS18} [get_ports {fpgaRdClkP}]
set_property -dict { PACKAGE_PIN M26 IOSTANDARD LVCMOS18} [get_ports {fpgaRdClkM}]

set_property -dict { PACKAGE_PIN K25 IOSTANDARD LVCMOS18} [get_ports {rdClkSel}]
set_property -dict { PACKAGE_PIN L23 IOSTANDARD LVCMOS18} [get_ports {digMon[1]}]
set_property -dict { PACKAGE_PIN L24 IOSTANDARD LVCMOS18} [get_ports {digMon[2]}]

set_property -dict { PACKAGE_PIN M27 IOSTANDARD LVCMOS18} [get_ports {sRo}]
set_property -dict { PACKAGE_PIN L27 IOSTANDARD LVCMOS18} [get_ports {clkEn}]
set_property -dict { PACKAGE_PIN J23 IOSTANDARD LVCMOS18} [get_ports {gRst}]
set_property -dict { PACKAGE_PIN H24 IOSTANDARD LVCMOS18} [get_ports {r0}]

set_property -dict { PACKAGE_PIN J26 IOSTANDARD LVCMOS18} [get_ports {acq}]
set_property -dict { PACKAGE_PIN H26 IOSTANDARD LVCMOS18} [get_ports {sync}]
set_property -dict { PACKAGE_PIN J25 IOSTANDARD LVCMOS18} [get_ports {saciRsp}]

set_property -dict { PACKAGE_PIN K26 IOSTANDARD LVCMOS18} [get_ports {saciSel[3]}]
set_property -dict { PACKAGE_PIN K27 IOSTANDARD LVCMOS18} [get_ports {saciSel[2]}]
set_property -dict { PACKAGE_PIN G25 IOSTANDARD LVCMOS18} [get_ports {saciSel[1]}]
set_property -dict { PACKAGE_PIN G26 IOSTANDARD LVCMOS18} [get_ports {saciSel[0]}]

set_property -dict { PACKAGE_PIN H27 IOSTANDARD LVCMOS18} [get_ports {saciCmd}]
set_property -dict { PACKAGE_PIN G27 IOSTANDARD LVCMOS18} [get_ports {saciClk}]


##########################
##	Bank 64
##########################
set_property -dict { PACKAGE_PIN AF14 IOSTANDARD LVCMOS18} [get_ports {ldoShtdnL[1]}]
set_property -dict { PACKAGE_PIN AD19 IOSTANDARD LVCMOS18} [get_ports {ldoShtdnL[0]}]

set_property -dict { PACKAGE_PIN AD18 IOSTANDARD LVCMOS18} [get_ports {syncDcdc[6]}]
set_property -dict { PACKAGE_PIN AG15 IOSTANDARD LVCMOS18} [get_ports {syncDcdc[5]}]
set_property -dict { PACKAGE_PIN AG14 IOSTANDARD LVCMOS18} [get_ports {syncDcdc[4]}]
set_property -dict { PACKAGE_PIN AG19 IOSTANDARD LVCMOS18} [get_ports {syncDcdc[3]}]
set_property -dict { PACKAGE_PIN AH19 IOSTANDARD LVCMOS18} [get_ports {syncDcdc[2]}]
set_property -dict { PACKAGE_PIN AJ15 IOSTANDARD LVCMOS18} [get_ports {syncDcdc[1]}]
set_property -dict { PACKAGE_PIN AJ14 IOSTANDARD LVCMOS18} [get_ports {syncDcdc[0]}]

set_property -dict { PACKAGE_PIN AH16 IOSTANDARD LVCMOS18} [get_ports {fpgaClkInP}]
set_property -dict { PACKAGE_PIN AJ16 IOSTANDARD LVCMOS18} [get_ports {fpgaClkInM}]

set_property -dict { PACKAGE_PIN AH18 IOSTANDARD LVCMOS18} [get_ports {fpgaClkOutP}]
set_property -dict { PACKAGE_PIN AH17 IOSTANDARD LVCMOS18} [get_ports {fpgaClkOutM}]

set_property -dict { PACKAGE_PIN AL18 IOSTANDARD LVCMOS18} [get_ports {biasDacDin}]
set_property -dict { PACKAGE_PIN AL17 IOSTANDARD LVCMOS18} [get_ports {biasDacSclk}]
set_property -dict { PACKAGE_PIN AK15 IOSTANDARD LVCMOS18} [get_ports {biasDacCsb}]
set_property -dict { PACKAGE_PIN AL15 IOSTANDARD LVCMOS18} [get_ports {biasDacClrb}]

set_property -dict { PACKAGE_PIN AL19 IOSTANDARD LVCMOS18} [get_ports {hsDacSclk}]
set_property -dict { PACKAGE_PIN AM19 IOSTANDARD LVCMOS18} [get_ports {hsDacDin}]
set_property -dict { PACKAGE_PIN AL14 IOSTANDARD LVCMOS18} [get_ports {hsCsb}]
set_property -dict { PACKAGE_PIN AM14 IOSTANDARD LVCMOS18} [get_ports {hsLdacb}]

set_property -dict { PACKAGE_PIN AP16 IOSTANDARD LVCMOS18} [get_ports {jclnCsL}]
set_property -dict { PACKAGE_PIN AP15 IOSTANDARD LVCMOS18} [get_ports {jclnIntrL}]
set_property -dict { PACKAGE_PIN AM16 IOSTANDARD LVCMOS18} [get_ports {jclnLolL}]
set_property -dict { PACKAGE_PIN AM15 IOSTANDARD LVCMOS18} [get_ports {jclnOeL}]
set_property -dict { PACKAGE_PIN AN18 IOSTANDARD LVCMOS18} [get_ports {jclnRstL}]
set_property -dict { PACKAGE_PIN AN17 IOSTANDARD LVCMOS18} [get_ports {jclnSclk}]
set_property -dict { PACKAGE_PIN AM17 IOSTANDARD LVCMOS18} [get_ports {jclnSdio}]
set_property -dict { PACKAGE_PIN AN16 IOSTANDARD LVCMOS18} [get_ports {jclnSdo}]

set_property -dict { PACKAGE_PIN AN19 IOSTANDARD LVCMOS18} [get_ports {jclnSel[1]}]
set_property -dict { PACKAGE_PIN AP18 IOSTANDARD LVCMOS18} [get_ports {jclnSel[0]}]

set_property -dict { PACKAGE_PIN AN14 IOSTANDARD LVCMOS18} [get_ports {clkScl}]
set_property -dict { PACKAGE_PIN AP14 IOSTANDARD LVCMOS18} [get_ports {clkSda}]

##########################
##	Bank 91
##########################
set_property -dict { PACKAGE_PIN AL8 IOSTANDARD LVCMOS33} [get_ports {OB_TRANS_SCL}]
set_property -dict { PACKAGE_PIN AK8 IOSTANDARD LVCMOS33} [get_ports {OB_TRANS_RESET_L}]
set_property -dict { PACKAGE_PIN AJ8 IOSTANDARD LVCMOS33} [get_ports {MGT_VAUX}]
set_property -dict { PACKAGE_PIN AJ9 IOSTANDARD LVCMOS33} [get_ports {OB_TRANS_INT_L}]
set_property -dict { PACKAGE_PIN AN8 IOSTANDARD LVCMOS33} [get_ports {pcbADC_SYNC_L}]

##########################
##	Bank 90
##########################
set_property -dict { PACKAGE_PIN AK13 IOSTANDARD LVCMOS33} [get_ports {LVCMOS33}]
set_property -dict { PACKAGE_PIN AP13 IOSTANDARD LVCMOS33} [get_ports {FPGA_TG}]
set_property -dict { PACKAGE_PIN AN13 IOSTANDARD LVCMOS33} [get_ports {LVCMOS33}]
set_property -dict { PACKAGE_PIN AP10 IOSTANDARD LVCMOS33} [get_ports {FPGA_IN_OB_TRANS_OUT9]}]
set_property -dict { PACKAGE_PIN AP11 IOSTANDARD LVCMOS33} [get_ports {FPGA_POR}]

##########################
##	Bank 129
##########################
# NO PINS CONNECTED

##########################
##	Bank 130
##########################
# NO PINS CONNECTED 

##########################
##	Bank 224
##########################
# NO PINS CONNECTED

##########################
##	Bank 225
##########################
# NO PINS CONNECTED

##########################
##	Bank 226
##########################


set_property -dict { PACKAGE_PIN AA4 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[4]}]
set_property -dict { PACKAGE_PIN AA3 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInM[4]}]
set_property -dict { PACKAGE_PIN Y2  IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[4]}]
set_property -dict { PACKAGE_PIN Y1  IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[4]}]

set_property -dict { PACKAGE_PIN W4  IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[5]}]
set_property -dict { PACKAGE_PIN W3  IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInM[5]}]
set_property -dict { PACKAGE_PIN V2  IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[5]}]
set_property -dict { PACKAGE_PIN V1  IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[5]}]

set_property -dict { PACKAGE_PIN U4  IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[6]}]
set_property -dict { PACKAGE_PIN U3  IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInM[6]}]
set_property -dict { PACKAGE_PIN T2  IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[6]}]
set_property -dict { PACKAGE_PIN T1  IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[6]}]

set_property -dict { PACKAGE_PIN R4  IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[7]}]
set_property -dict { PACKAGE_PIN R3  IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInM[7]}]
set_property -dict { PACKAGE_PIN P2  IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[7]}]
set_property -dict { PACKAGE_PIN P1  IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[7]}]

set_property -dict { PACKAGE_PIN V6  IOSTANDARD LVCMOS18} [get_ports {pllClkP[1]]}]
set_property -dict { PACKAGE_PIN V5  IOSTANDARD LVCMOS18} [get_ports {pllClkM[1]]}]

set_property -dict { PACKAGE_PIN T6  IOSTANDARD LVCMOS18} [get_ports {refClkP[1]}]
set_property -dict { PACKAGE_PIN T5  IOSTANDARD LVCMOS18} [get_ports {refClkM[1]}]

##########################
##	Bank 227
##########################

set_property -dict { PACKAGE_PIN N4 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[8]}]
set_property -dict { PACKAGE_PIN N3 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInM[8]}]
set_property -dict { PACKAGE_PIN M2 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[8]}]
set_property -dict { PACKAGE_PIN M1 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[8]}]

set_property -dict { PACKAGE_PIN L4 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[9]}]
set_property -dict { PACKAGE_PIN L3 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInM[9]}]
set_property -dict { PACKAGE_PIN K2 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[9]}]
set_property -dict { PACKAGE_PIN K1 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[9]}]

set_property -dict { PACKAGE_PIN J4 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[10]}]
set_property -dict { PACKAGE_PIN J3 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInM[10]}]
set_property -dict { PACKAGE_PIN H2 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[10]}]
set_property -dict { PACKAGE_PIN H1 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[10]}]

set_property -dict { PACKAGE_PIN G4 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[11]}]
set_property -dict { PACKAGE_PIN G3 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInM[11]}]
set_property -dict { PACKAGE_PIN F2 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[11]}]
set_property -dict { PACKAGE_PIN F1 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[11]}]

set_property -dict { PACKAGE_PIN P6 IOSTANDARD LVCMOS18} [get_ports {altTimingClkP}]
set_property -dict { PACKAGE_PIN P5 IOSTANDARD LVCMOS18} [get_ports {altTimingClkM}]

set_property -dict { PACKAGE_PIN M6 IOSTANDARD LVCMOS18} [get_ports {lcls2TimingClkP}]
set_property -dict { PACKAGE_PIN M5 IOSTANDARD LVCMOS18} [get_ports {lcls2TimingClkM}]


##########################
##	Bank 228
##########################
set_property -dict { PACKAGE_PIN F6 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[0]}]
set_property -dict { PACKAGE_PIN F5 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInM[0]}]
set_property -dict { PACKAGE_PIN E4 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[0]}]
set_property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[0]}]

set_property -dict { PACKAGE_PIN D6 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[1]}]
set_property -dict { PACKAGE_PIN D5 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInM[1]}]
set_property -dict { PACKAGE_PIN D2 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[1]}]
set_property -dict { PACKAGE_PIN D1 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[1]}]

set_property -dict { PACKAGE_PIN C4 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[2]}]
set_property -dict { PACKAGE_PIN B3 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[2]}]
set_property -dict { PACKAGE_PIN B2 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[2]}]
set_property -dict { PACKAGE_PIN B1 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[2]}]

set_property -dict { PACKAGE_PIN B6 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInP[3]}]
set_property -dict { PACKAGE_PIN B5 IOSTANDARD LVCMOS18} [get_ports {fpgaOutObTransInM[3]}]
set_property -dict { PACKAGE_PIN A4 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutP[3]}]
set_property -dict { PACKAGE_PIN A3 IOSTANDARD LVCMOS18} [get_ports {fpgaInObTransOutM[3]}]

set_property -dict { PACKAGE_PIN K6 IOSTANDARD LVCMOS18} [get_ports {pllClkP[0]}]
set_property -dict { PACKAGE_PIN K5 IOSTANDARD LVCMOS18} [get_ports {pllClkM[0]}]

set_property -dict { PACKAGE_PIN H6 IOSTANDARD LVCMOS18} [get_ports {refClkP[0]}]
set_property -dict { PACKAGE_PIN H5 IOSTANDARD LVCMOS18} [get_ports {refClkM[0]}]
