{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677780380929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677780380929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 19:06:20 2023 " "Processing started: Thu Mar  2 19:06:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677780380929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780380929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0Board -c de0Board " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0Board -c de0Board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780380929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677780381567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677780381567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0Board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0Board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0Board-wrapper " "Found design unit 1: de0Board-wrapper" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392223 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0Board " "Found entity 1: de0Board" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cDisplay/cDispPkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cDisplay/cDispPkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cDispPkg " "Found design unit 1: cDispPkg" {  } { { "cDisplay/cDispPkg.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/cDispPkg.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cDisplay/cDisp14x6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cDisplay/cDisp14x6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cDisp14x6-pcd8544 " "Found design unit 1: cDisp14x6-pcd8544" {  } { { "cDisplay/cDisp14x6.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/cDisp14x6.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392224 ""} { "Info" "ISGN_ENTITY_NAME" "1 cDisp14x6 " "Found entity 1: cDisp14x6" {  } { { "cDisplay/cDisp14x6.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/cDisp14x6.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/procPkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/procPkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procPkg " "Found design unit 1: procPkg" {  } { { "src/procPkg.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/procPkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392224 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/pipeProc.vhd " "Can't analyze file -- file src/pipeProc.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1677780392225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipeline/pipe_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/pipeline/pipe_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_constants " "Found design unit 1: pipe_constants" {  } { { "src/pipeline/pipe_constants.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_simple " "Found design unit 1: alu-alu_simple" {  } { { "src/general/alu.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/general/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392226 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/general/alu.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/general/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipeline/pipe_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pipeline/pipe_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_fetch-pipe_fetch_dummy " "Found design unit 1: pipe_fetch-pipe_fetch_dummy" {  } { { "src/pipeline/pipe_fetch.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_fetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392226 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_fetch " "Found entity 1: pipe_fetch" {  } { { "src/pipeline/pipe_fetch.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_fetch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipeline/pipe_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pipeline/pipe_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_decoder-pipe_decoder_dummy " "Found design unit 1: pipe_decoder-pipe_decoder_dummy" {  } { { "src/pipeline/pipe_decoder.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_decoder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392227 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_decoder " "Found entity 1: pipe_decoder" {  } { { "src/pipeline/pipe_decoder.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_decoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipeline/pipe_reg_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pipeline/pipe_reg_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_register_select-pipe_register_select_simple " "Found design unit 1: pipe_register_select-pipe_register_select_simple" {  } { { "src/pipeline/pipe_reg_select.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_reg_select.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392227 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_register_select " "Found entity 1: pipe_register_select" {  } { { "src/pipeline/pipe_reg_select.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_reg_select.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipeline/pipe_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pipeline/pipe_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_execute-pipe_execute_simple " "Found design unit 1: pipe_execute-pipe_execute_simple" {  } { { "src/pipeline/pipe_execute.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_execute.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392228 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_execute " "Found entity 1: pipe_execute" {  } { { "src/pipeline/pipe_execute.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_execute.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipeline/pipe_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pipeline/pipe_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_memory-pipe_memory_simple " "Found design unit 1: pipe_memory-pipe_memory_simple" {  } { { "src/pipeline/pipe_memory.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_memory.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392228 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_memory " "Found entity 1: pipe_memory" {  } { { "src/pipeline/pipe_memory.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipeline/pipe_write_back.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pipeline/pipe_write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_write_back-pipe_write_back_simple " "Found design unit 1: pipe_write_back-pipe_write_back_simple" {  } { { "src/pipeline/pipe_write_back.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_write_back.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392229 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_write_back " "Found entity 1: pipe_write_back" {  } { { "src/pipeline/pipe_write_back.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_write_back.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipeline/pipeline_collection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pipeline/pipeline_collection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-pipeline_collection " "Found design unit 1: pipeline-pipeline_collection" {  } { { "src/pipeline/pipeline_collection.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipeline_collection.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392229 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "src/pipeline/pipeline_collection.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipeline_collection.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram10x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory/ram10x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram10x32-SYN " "Found design unit 1: ram10x32-SYN" {  } { { "memory/ram10x32.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/memory/ram10x32.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392230 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram10x32 " "Found entity 1: ram10x32" {  } { { "memory/ram10x32.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/memory/ram10x32.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/rom10x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory/rom10x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom10x32-SYN " "Found design unit 1: rom10x32-SYN" {  } { { "memory/rom10x32.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/memory/rom10x32.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392230 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom10x32 " "Found entity 1: rom10x32" {  } { { "memory/rom10x32.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/memory/rom10x32.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cDisplay/pll/pllClk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cDisplay/pll/pllClk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllclk-SYN " "Found design unit 1: pllclk-SYN" {  } { { "cDisplay/pll/pllClk.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/pll/pllClk.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392231 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllClk " "Found entity 1: pllClk" {  } { { "cDisplay/pll/pllClk.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/pll/pllClk.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cDisplay/rom/charROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cDisplay/rom/charROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 charrom-SYN " "Found design unit 1: charrom-SYN" {  } { { "cDisplay/rom/charROM.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/rom/charROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392231 ""} { "Info" "ISGN_ENTITY_NAME" "1 charROM " "Found entity 1: charROM" {  } { { "cDisplay/rom/charROM.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/rom/charROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0Board " "Elaborating entity \"de0Board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677780392687 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "invC de0Board.vhd(214) " "VHDL Process Statement warning at de0Board.vhd(214): inferring latch(es) for signal or variable \"invC\", which holds its previous value in one or more paths through the process" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 214 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677780392701 "|de0Board"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xPos de0Board.vhd(214) " "VHDL Process Statement warning at de0Board.vhd(214): inferring latch(es) for signal or variable \"xPos\", which holds its previous value in one or more paths through the process" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 214 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677780392702 "|de0Board"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yPos de0Board.vhd(214) " "VHDL Process Statement warning at de0Board.vhd(214): inferring latch(es) for signal or variable \"yPos\", which holds its previous value in one or more paths through the process" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 214 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677780392702 "|de0Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yPos\[0\] de0Board.vhd(214) " "Inferred latch for \"yPos\[0\]\" at de0Board.vhd(214)" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392707 "|de0Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yPos\[1\] de0Board.vhd(214) " "Inferred latch for \"yPos\[1\]\" at de0Board.vhd(214)" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392707 "|de0Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yPos\[2\] de0Board.vhd(214) " "Inferred latch for \"yPos\[2\]\" at de0Board.vhd(214)" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392707 "|de0Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xPos\[0\] de0Board.vhd(214) " "Inferred latch for \"xPos\[0\]\" at de0Board.vhd(214)" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392708 "|de0Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xPos\[1\] de0Board.vhd(214) " "Inferred latch for \"xPos\[1\]\" at de0Board.vhd(214)" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392708 "|de0Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xPos\[2\] de0Board.vhd(214) " "Inferred latch for \"xPos\[2\]\" at de0Board.vhd(214)" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392708 "|de0Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xPos\[3\] de0Board.vhd(214) " "Inferred latch for \"xPos\[3\]\" at de0Board.vhd(214)" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392708 "|de0Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invC de0Board.vhd(214) " "Inferred latch for \"invC\" at de0Board.vhd(214)" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392708 "|de0Board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllClk pllClk:pllI " "Elaborating entity \"pllClk\" for hierarchy \"pllClk:pllI\"" {  } { { "de0Board.vhd" "pllI" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780392737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pllClk:pllI\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pllClk:pllI\|altpll:altpll_component\"" {  } { { "cDisplay/pll/pllClk.vhd" "altpll_component" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/pll/pllClk.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780392857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pllClk:pllI\|altpll:altpll_component " "Elaborated megafunction instantiation \"pllClk:pllI\|altpll:altpll_component\"" {  } { { "cDisplay/pll/pllClk.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/pll/pllClk.vhd" 158 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780392859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pllClk:pllI\|altpll:altpll_component " "Instantiated megafunction \"pllClk:pllI\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250000 " "Parameter \"clk1_phase_shift\" = \"250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 50 " "Parameter \"clk3_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 500000 " "Parameter \"clk3_phase_shift\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pllClk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pllClk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392859 ""}  } { { "cDisplay/pll/pllClk.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/pll/pllClk.vhd" 158 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677780392859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pllClk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pllClk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllClk_altpll " "Found entity 1: pllClk_altpll" {  } { { "db/pllClk_altpll.v" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780392895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780392895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllClk_altpll pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated " "Elaborating entity \"pllClk_altpll\" for hierarchy \"pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/informatik2/tams/software/altera/qua-22.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780392895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram10x32 ram10x32:dataMemI " "Elaborating entity \"ram10x32\" for hierarchy \"ram10x32:dataMemI\"" {  } { { "de0Board.vhd" "dataMemI" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780392901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram10x32:dataMemI\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram10x32:dataMemI\|altsyncram:altsyncram_component\"" {  } { { "memory/ram10x32.vhd" "altsyncram_component" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/memory/ram10x32.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780392967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram10x32:dataMemI\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram10x32:dataMemI\|altsyncram:altsyncram_component\"" {  } { { "memory/ram10x32.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/memory/ram10x32.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780392989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram10x32:dataMemI\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram10x32:dataMemI\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memory/ram10x32.mif " "Parameter \"init_file\" = \"./memory/ram10x32.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780392990 ""}  } { { "memory/ram10x32.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/memory/ram10x32.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677780392990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2rr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2rr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2rr3 " "Found entity 1: altsyncram_2rr3" {  } { { "db/altsyncram_2rr3.tdf" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/altsyncram_2rr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780393028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780393028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2rr3 ram10x32:dataMemI\|altsyncram:altsyncram_component\|altsyncram_2rr3:auto_generated " "Elaborating entity \"altsyncram_2rr3\" for hierarchy \"ram10x32:dataMemI\|altsyncram:altsyncram_component\|altsyncram_2rr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/informatik2/tams/software/altera/qua-22.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom10x32 rom10x32:instMemI " "Elaborating entity \"rom10x32\" for hierarchy \"rom10x32:instMemI\"" {  } { { "de0Board.vhd" "instMemI" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom10x32:instMemI\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom10x32:instMemI\|altsyncram:altsyncram_component\"" {  } { { "memory/rom10x32.vhd" "altsyncram_component" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/memory/rom10x32.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom10x32:instMemI\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom10x32:instMemI\|altsyncram:altsyncram_component\"" {  } { { "memory/rom10x32.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/memory/rom10x32.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom10x32:instMemI\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom10x32:instMemI\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memory/rom10x32.mif " "Parameter \"init_file\" = \"./memory/rom10x32.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393058 ""}  } { { "memory/rom10x32.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/memory/rom10x32.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677780393058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pqs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqs3 " "Found entity 1: altsyncram_pqs3" {  } { { "db/altsyncram_pqs3.tdf" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/altsyncram_pqs3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780393091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780393091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pqs3 rom10x32:instMemI\|altsyncram:altsyncram_component\|altsyncram_pqs3:auto_generated " "Elaborating entity \"altsyncram_pqs3\" for hierarchy \"rom10x32:instMemI\|altsyncram:altsyncram_component\|altsyncram_pqs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/informatik2/tams/software/altera/qua-22.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:procI " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:procI\"" {  } { { "de0Board.vhd" "procI" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_fetch pipeline:procI\|pipe_fetch:pipe_fetch_inst " "Elaborating entity \"pipe_fetch\" for hierarchy \"pipeline:procI\|pipe_fetch:pipe_fetch_inst\"" {  } { { "src/pipeline/pipeline_collection.vhd" "pipe_fetch_inst" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipeline_collection.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_decoder pipeline:procI\|pipe_decoder:pipe_decoder_inst " "Elaborating entity \"pipe_decoder\" for hierarchy \"pipeline:procI\|pipe_decoder:pipe_decoder_inst\"" {  } { { "src/pipeline/pipeline_collection.vhd" "pipe_decoder_inst" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipeline_collection.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_register_select pipeline:procI\|pipe_register_select:pipe_register_select_inst " "Elaborating entity \"pipe_register_select\" for hierarchy \"pipeline:procI\|pipe_register_select:pipe_register_select_inst\"" {  } { { "src/pipeline/pipeline_collection.vhd" "pipe_register_select_inst" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipeline_collection.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_execute pipeline:procI\|pipe_execute:pipe_execute_inst " "Elaborating entity \"pipe_execute\" for hierarchy \"pipeline:procI\|pipe_execute:pipe_execute_inst\"" {  } { { "src/pipeline/pipeline_collection.vhd" "pipe_execute_inst" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipeline_collection.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu pipeline:procI\|pipe_execute:pipe_execute_inst\|alu:alu_inst A:alu_simple " "Elaborating entity \"alu\" using architecture \"A:alu_simple\" for hierarchy \"pipeline:procI\|pipe_execute:pipe_execute_inst\|alu:alu_inst\"" {  } { { "src/pipeline/pipe_execute.vhd" "alu_inst" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_execute.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_memory pipeline:procI\|pipe_memory:pipe_memory_inst " "Elaborating entity \"pipe_memory\" for hierarchy \"pipeline:procI\|pipe_memory:pipe_memory_inst\"" {  } { { "src/pipeline/pipeline_collection.vhd" "pipe_memory_inst" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipeline_collection.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393106 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_in_memory_addr pipe_memory.vhd(31) " "VHDL Process Statement warning at pipe_memory.vhd(31): signal \"m_in_memory_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/pipeline/pipe_memory.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_memory.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677780393106 "|de0Board|pipeline:procI|pipe_memory:pipe_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_write_back pipeline:procI\|pipe_write_back:pipe_write_back_inst " "Elaborating entity \"pipe_write_back\" for hierarchy \"pipeline:procI\|pipe_write_back:pipe_write_back_inst\"" {  } { { "src/pipeline/pipeline_collection.vhd" "pipe_write_back_inst" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipeline_collection.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cDisp14x6 cDisp14x6:dispI " "Elaborating entity \"cDisp14x6\" for hierarchy \"cDisp14x6:dispI\"" {  } { { "de0Board.vhd" "dispI" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charROM cDisp14x6:dispI\|charROM:romI " "Elaborating entity \"charROM\" for hierarchy \"cDisp14x6:dispI\|charROM:romI\"" {  } { { "cDisplay/cDisp14x6.vhd" "romI" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/cDisp14x6.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cDisp14x6:dispI\|charROM:romI\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cDisp14x6:dispI\|charROM:romI\|altsyncram:altsyncram_component\"" {  } { { "cDisplay/rom/charROM.vhd" "altsyncram_component" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/rom/charROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cDisp14x6:dispI\|charROM:romI\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cDisp14x6:dispI\|charROM:romI\|altsyncram:altsyncram_component\"" {  } { { "cDisplay/rom/charROM.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/rom/charROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cDisp14x6:dispI\|charROM:romI\|altsyncram:altsyncram_component " "Instantiated megafunction \"cDisp14x6:dispI\|charROM:romI\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./cDisplay/rom/char5x8.mif " "Parameter \"init_file\" = \"./cDisplay/rom/char5x8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780393139 ""}  } { { "cDisplay/rom/charROM.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/rom/charROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677780393139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9t3 " "Found entity 1: altsyncram_m9t3" {  } { { "db/altsyncram_m9t3.tdf" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/altsyncram_m9t3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780393173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780393173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9t3 cDisp14x6:dispI\|charROM:romI\|altsyncram:altsyncram_component\|altsyncram_m9t3:auto_generated " "Elaborating entity \"altsyncram_m9t3\" for hierarchy \"cDisp14x6:dispI\|charROM:romI\|altsyncram:altsyncram_component\|altsyncram_m9t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/informatik2/tams/software/altera/qua-22.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780393173 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "pipeline:procI\|pipe_fetch:pipe_fetch_inst\|f_out_pc_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"pipeline:procI\|pipe_fetch:pipe_fetch_inst\|f_out_pc_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677780394377 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677780394377 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677780394377 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780394377 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1677780394377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:procI\|pipe_fetch:pipe_fetch_inst\|altshift_taps:f_out_pc_rtl_0 " "Elaborated megafunction instantiation \"pipeline:procI\|pipe_fetch:pipe_fetch_inst\|altshift_taps:f_out_pc_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780394487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:procI\|pipe_fetch:pipe_fetch_inst\|altshift_taps:f_out_pc_rtl_0 " "Instantiated megafunction \"pipeline:procI\|pipe_fetch:pipe_fetch_inst\|altshift_taps:f_out_pc_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780394487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780394487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677780394487 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677780394487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ckm " "Found entity 1: shift_taps_ckm" {  } { { "db/shift_taps_ckm.tdf" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/shift_taps_ckm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780394519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780394519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t861 " "Found entity 1: altsyncram_t861" {  } { { "db/altsyncram_t861.tdf" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/altsyncram_t861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780394553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780394553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780394583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780394583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780394613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780394613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780394643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780394643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780394673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780394673 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/pipeline/pipe_reg_select.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_reg_select.vhd" 46 -1 0 } } { "cDisplay/cDisp14x6.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/cDisp14x6.vhd" 75 -1 0 } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 239 -1 0 } } { "src/pipeline/pipe_memory.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_memory.vhd" 22 -1 0 } } { "src/pipeline/pipe_memory.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_memory.vhd" 20 -1 0 } } { "src/pipeline/pipe_fetch.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/src/pipeline/pipe_fetch.vhd" 26 -1 0 } } { "db/shift_taps_ckm.tdf" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/shift_taps_ckm.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1677780395095 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1677780395095 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dramCsN VCC " "Pin \"dramCsN\" is stuck at VCC" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780396103 "|de0Board|dramCsN"} { "Warning" "WMLS_MLS_STUCK_PIN" "epcsCsN VCC " "Pin \"epcsCsN\" is stuck at VCC" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780396103 "|de0Board|epcsCsN"} { "Warning" "WMLS_MLS_STUCK_PIN" "gSensorCs GND " "Pin \"gSensorCs\" is stuck at GND" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780396103 "|de0Board|gSensorCs"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcCsN VCC " "Pin \"adcCsN\" is stuck at VCC" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780396103 "|de0Board|adcCsN"} { "Warning" "WMLS_MLS_STUCK_PIN" "bgLed GND " "Pin \"bgLed\" is stuck at GND" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780396103 "|de0Board|bgLed"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677780396103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677780396261 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "char\[6\] High " "Register char\[6\] will power up to High" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 239 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1677780396413 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "char\[4\] High " "Register char\[4\] will power up to High" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 239 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1677780396413 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "char\[3\] High " "Register char\[3\] will power up to High" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 239 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1677780396413 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1677780396413 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "rom10x32:instMemI\|altsyncram:altsyncram_component\|altsyncram_pqs3:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"rom10x32:instMemI\|altsyncram:altsyncram_component\|altsyncram_pqs3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_pqs3.tdf" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/altsyncram_pqs3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/informatik2/tams/software/altera/qua-22.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/rom10x32.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/memory/rom10x32.vhd" 60 0 0 } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 153 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780399192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677780399470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780399470 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pllClk_altpll.v" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/informatik2/tams/software/altera/qua-22.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cDisplay/pll/pllClk.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/pll/pllClk.vhd" 158 0 0 } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 148 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1677780399571 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butWh\[8\] " "No output dependent on input pin \"butWh\[8\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butWh[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butWh\[7\] " "No output dependent on input pin \"butWh\[7\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butWh[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butWh\[6\] " "No output dependent on input pin \"butWh\[6\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butWh[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butWh\[5\] " "No output dependent on input pin \"butWh\[5\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butWh[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butWh\[4\] " "No output dependent on input pin \"butWh\[4\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butWh[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butWh\[3\] " "No output dependent on input pin \"butWh\[3\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butWh[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butWh\[2\] " "No output dependent on input pin \"butWh\[2\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butWh[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butWh\[1\] " "No output dependent on input pin \"butWh\[1\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butWh[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butBk\[2\] " "No output dependent on input pin \"butBk\[2\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butBk[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butBk\[1\] " "No output dependent on input pin \"butBk\[1\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butBk[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butRd\[2\] " "No output dependent on input pin \"butRd\[2\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butRd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butRd\[1\] " "No output dependent on input pin \"butRd\[1\]\"" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780399693 "|de0Board|butRd[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1677780399693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4190 " "Implemented 4190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677780399694 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677780399694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4020 " "Implemented 4020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677780399694 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1677780399694 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1677780399694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677780399694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677780399711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  2 19:06:39 2023 " "Processing ended: Thu Mar  2 19:06:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677780399711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677780399711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677780399711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780399711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1677780402181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677780402181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 19:06:41 2023 " "Processing started: Thu Mar  2 19:06:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677780402181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677780402181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0Board -c de0Board " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0Board -c de0Board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677780402181 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677780404011 ""}
{ "Info" "0" "" "Project  = de0Board" {  } {  } 0 0 "Project  = de0Board" 0 0 "Fitter" 0 0 1677780404013 ""}
{ "Info" "0" "" "Revision = de0Board" {  } {  } 0 0 "Revision = de0Board" 0 0 "Fitter" 0 0 1677780404013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1677780404114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1677780404114 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0Board EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0Board\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677780404137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677780404202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677780404202 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllClk_altpll.v" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v" 44 -1 0 } } { "" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 2213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1677780404264 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 180 250000 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 180 degrees (250000 ps) for pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pllClk_altpll.v" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v" 44 -1 0 } } { "" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 2214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1677780404264 ""}  } { { "db/pllClk_altpll.v" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v" 44 -1 0 } } { "" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 2213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1677780404264 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677780404377 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677780404466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677780404466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677780404466 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677780404466 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677780404473 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677780404473 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677780404473 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677780404473 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677780404474 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1677780404590 ""}
{ "Info" "ISTA_SDC_FOUND" "de0Board.sdc " "Reading SDC File: 'de0Board.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1677780405349 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllI\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pllI\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1677780405359 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllI\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 180.00 -duty_cycle 50.00 -name \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pllI\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 180.00 -duty_cycle 50.00 -name \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1677780405359 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1677780405359 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1677780405360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1677780405379 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1677780405380 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677780405380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677780405380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677780405380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 500.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677780405380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 500.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677780405380 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2000.000      slowClk " "2000.000      slowClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677780405380 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1677780405380 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677780405792 ""}  } { { "db/pllClk_altpll.v" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 2213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677780405792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677780405793 ""}  } { { "db/pllClk_altpll.v" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 2213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677780405793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slowClk  " "Automatically promoted node slowClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677780405793 ""}  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 2263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677780405793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstN  " "Automatically promoted node rstN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677780405793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cDisp14x6:dispI\|ackL " "Destination node cDisp14x6:dispI\|ackL" {  } { { "cDisplay/cDisp14x6.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/cDisp14x6.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677780405793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmd.dispReset " "Destination node cmd.dispReset" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 2336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677780405793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cDisp14x6:dispI\|charBit\[0\]~8 " "Destination node cDisp14x6:dispI\|charBit\[0\]~8" {  } { { "cDisplay/cDisp14x6.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/cDisp14x6.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 2543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677780405793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cDisp14x6:dispI\|charBit\[11\]~13 " "Destination node cDisp14x6:dispI\|charBit\[11\]~13" {  } { { "cDisplay/cDisp14x6.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/cDisp14x6.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 2570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677780405793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmd.dispClear~4 " "Destination node cmd.dispClear~4" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 2603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677780405793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmd.dispNormal~0 " "Destination node cmd.dispNormal~0" {  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 5243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677780405793 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1677780405793 ""}  } { { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 2323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677780405793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677780406148 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677780406151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677780406151 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677780406156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677780406162 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677780406168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677780406168 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677780406171 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677780406323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677780406327 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677780406327 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|pll1 clk\[0\] s_clk~output " "PLL \"pllClk:pllI\|altpll:altpll_component\|pllClk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"s_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pllClk_altpll.v" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/db/pllClk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/informatik2/tams/software/altera/qua-22.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cDisplay/pll/pllClk.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/cDisplay/pll/pllClk.vhd" 158 0 0 } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 148 0 0 } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 107 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1677780406372 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adcSAddr " "Node \"adcSAddr\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adcSAddr" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adcSClk " "Node \"adcSClk\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adcSClk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adcSData " "Node \"adcSData\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adcSData" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[0\] " "Node \"dramAddr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[10\] " "Node \"dramAddr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[11\] " "Node \"dramAddr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[12\] " "Node \"dramAddr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[1\] " "Node \"dramAddr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[2\] " "Node \"dramAddr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[3\] " "Node \"dramAddr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[4\] " "Node \"dramAddr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[5\] " "Node \"dramAddr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[6\] " "Node \"dramAddr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[7\] " "Node \"dramAddr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[8\] " "Node \"dramAddr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramAddr\[9\] " "Node \"dramAddr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramAddr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramBa\[0\] " "Node \"dramBa\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramBa\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramBa\[1\] " "Node \"dramBa\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramBa\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramCasN " "Node \"dramCasN\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramCasN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramCke " "Node \"dramCke\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramCke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramClk " "Node \"dramClk\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramClk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[0\] " "Node \"dramDq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[10\] " "Node \"dramDq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[11\] " "Node \"dramDq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[12\] " "Node \"dramDq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[13\] " "Node \"dramDq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[14\] " "Node \"dramDq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[15\] " "Node \"dramDq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[1\] " "Node \"dramDq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[2\] " "Node \"dramDq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[3\] " "Node \"dramDq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[4\] " "Node \"dramDq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[5\] " "Node \"dramDq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[6\] " "Node \"dramDq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[7\] " "Node \"dramDq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[8\] " "Node \"dramDq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDq\[9\] " "Node \"dramDq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDqm\[0\] " "Node \"dramDqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramDqm\[1\] " "Node \"dramDqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramDqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramRasN " "Node \"dramRasN\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramRasN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dramWeN " "Node \"dramWeN\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dramWeN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "epcsAsd " "Node \"epcsAsd\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "epcsAsd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "epcsDClk " "Node \"epcsDClk\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "epcsDClk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "epcsData " "Node \"epcsData\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "epcsData" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gSensorInt " "Node \"gSensorInt\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gSensorInt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0In\[0\] " "Node \"gpio0In\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0In\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0In\[1\] " "Node \"gpio0In\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0In\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[0\] " "Node \"gpio0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[10\] " "Node \"gpio0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[11\] " "Node \"gpio0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[12\] " "Node \"gpio0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[13\] " "Node \"gpio0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[14\] " "Node \"gpio0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[15\] " "Node \"gpio0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[16\] " "Node \"gpio0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[17\] " "Node \"gpio0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[18\] " "Node \"gpio0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[19\] " "Node \"gpio0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[1\] " "Node \"gpio0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[20\] " "Node \"gpio0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[21\] " "Node \"gpio0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[22\] " "Node \"gpio0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[23\] " "Node \"gpio0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[24\] " "Node \"gpio0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[25\] " "Node \"gpio0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[26\] " "Node \"gpio0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[27\] " "Node \"gpio0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[28\] " "Node \"gpio0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[29\] " "Node \"gpio0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[2\] " "Node \"gpio0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[30\] " "Node \"gpio0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[31\] " "Node \"gpio0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[32\] " "Node \"gpio0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[33\] " "Node \"gpio0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[3\] " "Node \"gpio0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[4\] " "Node \"gpio0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[5\] " "Node \"gpio0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[6\] " "Node \"gpio0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[7\] " "Node \"gpio0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[8\] " "Node \"gpio0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0\[9\] " "Node \"gpio0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1In\[0\] " "Node \"gpio1In\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1In\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1In\[1\] " "Node \"gpio1In\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1In\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[10\] " "Node \"gpio1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[11\] " "Node \"gpio1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[12\] " "Node \"gpio1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[13\] " "Node \"gpio1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[14\] " "Node \"gpio1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[15\] " "Node \"gpio1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[18\] " "Node \"gpio1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[21\] " "Node \"gpio1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[22\] " "Node \"gpio1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[23\] " "Node \"gpio1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[32\] " "Node \"gpio1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[33\] " "Node \"gpio1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[6\] " "Node \"gpio1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[7\] " "Node \"gpio1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[8\] " "Node \"gpio1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1\[9\] " "Node \"gpio1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2In\[0\] " "Node \"gpio2In\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2In\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2In\[1\] " "Node \"gpio2In\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2In\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2In\[2\] " "Node \"gpio2In\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2In\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[0\] " "Node \"gpio2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[10\] " "Node \"gpio2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[11\] " "Node \"gpio2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[12\] " "Node \"gpio2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[1\] " "Node \"gpio2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[2\] " "Node \"gpio2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[3\] " "Node \"gpio2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[4\] " "Node \"gpio2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[5\] " "Node \"gpio2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[6\] " "Node \"gpio2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[7\] " "Node \"gpio2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[8\] " "Node \"gpio2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio2\[9\] " "Node \"gpio2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2cSClk " "Node \"i2cSClk\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2cSClk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2cSDat " "Node \"i2cSDat\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2cSDat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[0\] " "Node \"switch\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[1\] " "Node \"switch\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[2\] " "Node \"switch\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[3\] " "Node \"switch\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677780406519 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1677780406519 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677780406521 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1677780406526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677780407120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677780407603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677780407635 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677780408399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677780408399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677780408902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677780410776 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677780410776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677780411280 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1677780411280 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677780411280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677780411281 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677780411438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677780411464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677780411785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677780411787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677780412205 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677780413267 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1677780413693 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone IV E " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVTTL E1 " "Pin key\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { key[1] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butWh\[8\] 3.3-V LVTTL K15 " "Pin butWh\[8\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butWh[8] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butWh\[8\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butWh\[7\] 3.3-V LVTTL J16 " "Pin butWh\[7\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butWh[7] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butWh\[7\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butWh\[6\] 3.3-V LVTTL L13 " "Pin butWh\[6\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butWh[6] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butWh\[6\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butWh\[5\] 3.3-V LVTTL M10 " "Pin butWh\[5\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butWh[5] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butWh\[5\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butWh\[4\] 3.3-V LVTTL N14 " "Pin butWh\[4\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butWh[4] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butWh\[4\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butWh\[3\] 3.3-V LVTTL L14 " "Pin butWh\[3\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butWh[3] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butWh\[3\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butWh\[2\] 3.3-V LVTTL P14 " "Pin butWh\[2\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butWh[2] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butWh\[2\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butWh\[1\] 3.3-V LVTTL N15 " "Pin butWh\[1\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butWh[1] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butWh\[1\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butBk\[2\] 3.3-V LVTTL K16 " "Pin butBk\[2\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butBk[2] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butBk\[2\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 96 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butBk\[1\] 3.3-V LVTTL L16 " "Pin butBk\[1\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butBk[1] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butBk\[1\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 96 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butRd\[2\] 3.3-V LVTTL P15 " "Pin butRd\[2\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butRd[2] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butRd\[2\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 97 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "butRd\[1\] 3.3-V LVTTL L15 " "Pin butRd\[1\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { butRd[1] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "butRd\[1\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 97 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL R8 " "Pin clk50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { clk50 } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVTTL J15 " "Pin key\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/pin_planner.ppl" { key[0] } } } { "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/informatik2/tams/software/altera/qua-22.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "de0Board.vhd" "" { Text "/homeL/0junge/Mikrorechner/DemonCore/FPGA/de0Board.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/homeL/0junge/Mikrorechner/DemonCore/FPGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677780413702 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1677780413702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homeL/0junge/Mikrorechner/DemonCore/FPGA/qOutput/de0Board.fit.smsg " "Generated suppressed messages file /homeL/0junge/Mikrorechner/DemonCore/FPGA/qOutput/de0Board.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677780413887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 127 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1172 " "Peak virtual memory: 1172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677780414371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  2 19:06:54 2023 " "Processing ended: Thu Mar  2 19:06:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677780414371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677780414371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677780414371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677780414371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677780416226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677780416226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 19:06:56 2023 " "Processing started: Thu Mar  2 19:06:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677780416226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677780416226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de0Board -c de0Board " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de0Board -c de0Board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677780416226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1677780416695 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1677780417200 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677780417219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677780417307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  2 19:06:57 2023 " "Processing ended: Thu Mar  2 19:06:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677780417307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677780417307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677780417307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677780417307 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677780417970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677780419030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677780419030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 19:06:58 2023 " "Processing started: Thu Mar  2 19:06:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677780419030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1677780419030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0Board -c de0Board " "Command: quartus_sta de0Board -c de0Board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1677780419030 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1677780419501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1677780419626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1677780419626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677780419692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677780419692 ""}
{ "Info" "ISTA_SDC_FOUND" "de0Board.sdc " "Reading SDC File: 'de0Board.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1677780420007 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllI\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pllI\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1677780420018 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllI\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 180.00 -duty_cycle 50.00 -name \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pllI\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 180.00 -duty_cycle 50.00 -name \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1677780420018 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677780420018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1677780420018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677780420032 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1677780420033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 235.458 " "Worst-case setup slack is 235.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  235.458               0.000 slowClk  " "  235.458               0.000 slowClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  238.333               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  238.333               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.867               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.867               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677780420083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 slowClk  " "    0.307               0.000 slowClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.357               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677780420092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 246.900 " "Worst-case recovery slack is 246.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  246.900               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  246.900               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.768               0.000 slowClk  " "  248.768               0.000 slowClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  496.993               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  496.993               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677780420096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.270 " "Worst-case removal slack is 1.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.270               0.000 slowClk  " "    1.270               0.000 slowClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.480               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.480               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  252.383               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  252.383               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677780420099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.747 " "Worst-case minimum pulse width slack is 9.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 clk50  " "    9.747               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.741               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.741               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.744               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  249.744               0.000 pllI\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  999.671               0.000 slowClk  " "  999.671               0.000 slowClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677780420101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677780420101 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677780420298 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677780420298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677780420339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  2 19:07:00 2023 " "Processing ended: Thu Mar  2 19:07:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677780420339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677780420339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677780420339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677780420339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1677780422031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677780422031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 19:07:01 2023 " "Processing started: Thu Mar  2 19:07:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677780422031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677780422031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off de0Board -c de0Board " "Command: quartus_eda --read_settings_files=off --write_settings_files=off de0Board -c de0Board" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677780422031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1677780422624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0Board_6_1200mv_85c_slow.vo /homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/ simulation " "Generated file de0Board_6_1200mv_85c_slow.vo in folder \"/homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677780423053 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0Board_min_1200mv_0c_fast.vo /homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/ simulation " "Generated file de0Board_min_1200mv_0c_fast.vo in folder \"/homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677780423355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0Board.vo /homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/ simulation " "Generated file de0Board.vo in folder \"/homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677780423655 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0Board_6_1200mv_85c_v_slow.sdo /homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/ simulation " "Generated file de0Board_6_1200mv_85c_v_slow.sdo in folder \"/homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677780423876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0Board_min_1200mv_0c_v_fast.sdo /homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/ simulation " "Generated file de0Board_min_1200mv_0c_v_fast.sdo in folder \"/homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677780424093 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0Board_v.sdo /homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/ simulation " "Generated file de0Board_v.sdo in folder \"/homeL/0junge/Mikrorechner/DemonCore/FPGA/sim/xcelium/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677780424314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677780424358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  2 19:07:04 2023 " "Processing ended: Thu Mar  2 19:07:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677780424358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677780424358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677780424358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677780424358 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 161 s " "Quartus Prime Full Compilation was successful. 0 errors, 161 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677780424976 ""}
