$date
	Tue Sep 14 17:03:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module func_tb $end
$var wire 1 ! max $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var reg 1 ! max $end
$scope task bitwise_op $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & max $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1!
1&
1%
1#
#20
0%
1$
0#
1"
#30
1%
1#
