{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 12:07:40 2013 " "Info: Processing started: Sat Apr 27 12:07:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[1\] " "Info: Assuming node \"CNTR\[1\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[3\] " "Info: Assuming node \"ADDR\[3\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[2\] " "Info: Assuming node \"ADDR\[2\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[5\] " "Info: Assuming node \"ADDR\[5\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[4\] " "Info: Assuming node \"ADDR\[4\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[5\] " "Info: Assuming node \"CNTR\[5\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[4\] " "Info: Assuming node \"CNTR\[4\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[3\] " "Info: Assuming node \"CNTR\[3\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[2\] " "Info: Assuming node \"CNTR\[2\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[0\] " "Info: Assuming node \"CNTR\[0\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SetString " "Info: Assuming node \"SetString\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 112 -752 -584 128 "SetString" "" } { 104 -584 -533 120 "setString" "" } { -24 -376 -324 -12 "setString" "" } { 504 -800 -784 550 "setString" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetString" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "GetSring " "Info: Assuming node \"GetSring\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 88 -752 -584 104 "GetSring" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GetSring" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[0\] " "Info: Assuming node \"ADDR\[0\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[1\] " "Info: Assuming node \"ADDR\[1\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WRITE_CMD " "Info: Assuming node \"WRITE_CMD\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -8 -752 -584 8 "WRITE_CMD" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WRITE_CMD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst50 " "Info: Detected gated clock \"inst50\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 488 584 648 536 "inst50" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst97 " "Info: Detected gated clock \"inst97\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 512 2088 2152 560 "inst97" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst81 " "Info: Detected gated clock \"inst81\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 504 1584 1648 552 "inst81" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst65 " "Info: Detected gated clock \"inst65\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 496 1088 1152 544 "inst65" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 280 584 648 328 "inst48" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst94 " "Info: Detected gated clock \"inst94\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 200 2088 2152 248 "inst94" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst78 " "Info: Detected gated clock \"inst78\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 192 1584 1648 240 "inst78" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst62 " "Info: Detected gated clock \"inst62\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst47 " "Info: Detected gated clock \"inst47\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 176 584 648 224 "inst47" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst24~2 " "Info: Detected gated clock \"inst24~2\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1280 -360 -296 1328 "inst24" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst24~1 " "Info: Detected gated clock \"inst24~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1280 -360 -296 1328 "inst24" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst24~0 " "Info: Detected gated clock \"inst24~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1280 -360 -296 1328 "inst24" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst23~2 " "Info: Detected gated clock \"inst23~2\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1232 -360 -296 1280 "inst23" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst23~1 " "Info: Detected gated clock \"inst23~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1232 -360 -296 1280 "inst23" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22~1 " "Info: Detected gated clock \"inst22~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1184 -360 -296 1232 "inst22" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22~0 " "Info: Detected gated clock \"inst22~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1184 -360 -296 1232 "inst22" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst207~0 " "Info: Detected gated clock \"inst207~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 592 -648 -584 640 "inst207" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst207~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21~0 " "Info: Detected gated clock \"inst21~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1136 -360 -296 1184 "inst21" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\] " "Info: Detected gated clock \"lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst207 " "Info: Detected gated clock \"inst207\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 592 -648 -584 640 "inst207" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst207" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst194~0 " "Info: Detected gated clock \"inst194~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 640 -528 -464 688 "inst194" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst194~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst23~0 " "Info: Detected gated clock \"inst23~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1232 -360 -296 1280 "inst23" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[1\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[3\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[2\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[5\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[4\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[5\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[4\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[3\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[2\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[0\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SetString " "Info: No valid register-to-register data paths exist for clock \"SetString\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GetSring " "Info: No valid register-to-register data paths exist for clock \"GetSring\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[0\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[1\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "WRITE_CMD " "Info: No valid register-to-register data paths exist for clock \"WRITE_CMD\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff_8bit:inst85\|lpm_ff:lpm_ff_component\|dffs\[1\] DATA_IN\[1\] WRITE_CMD 1.459 ns register " "Info: tsu for register \"lpm_dff_8bit:inst85\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"DATA_IN\[1\]\", clock pin = \"WRITE_CMD\") is 1.459 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.384 ns + Longest pin register " "Info: + Longest pin to register delay is 6.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DATA_IN\[1\] 1 PIN PIN_V22 9 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V22; Fanout = 9; PIN Node = 'DATA_IN\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[1] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.245 ns) + CELL(0.309 ns) 6.384 ns lpm_dff_8bit:inst85\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LCFF_X29_Y15_N31 1 " "Info: 2: + IC(5.245 ns) + CELL(0.309 ns) = 6.384 ns; Loc. = LCFF_X29_Y15_N31; Fanout = 1; REG Node = 'lpm_dff_8bit:inst85\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { DATA_IN[1] lpm_dff_8bit:inst85|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 17.84 % ) " "Info: Total cell delay = 1.139 ns ( 17.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.245 ns ( 82.16 % ) " "Info: Total interconnect delay = 5.245 ns ( 82.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.384 ns" { DATA_IN[1] lpm_dff_8bit:inst85|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.384 ns" { DATA_IN[1] {} DATA_IN[1]~combout {} lpm_dff_8bit:inst85|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 5.245ns } { 0.000ns 0.830ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WRITE_CMD destination 5.015 ns - Shortest register " "Info: - Shortest clock path from clock \"WRITE_CMD\" to destination register is 5.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns WRITE_CMD 1 CLK PIN_AB10 9 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 9; CLK Node = 'WRITE_CMD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE_CMD } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -8 -752 -584 8 "WRITE_CMD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.225 ns) 2.099 ns inst97 2 COMB LCCOMB_X29_Y7_N30 1 " "Info: 2: + IC(1.102 ns) + CELL(0.225 ns) = 2.099 ns; Loc. = LCCOMB_X29_Y7_N30; Fanout = 1; COMB Node = 'inst97'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { WRITE_CMD inst97 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 512 2088 2152 560 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.000 ns) 3.743 ns inst97~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.644 ns) + CELL(0.000 ns) = 3.743 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst97~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { inst97 inst97~clkctrl } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 512 2088 2152 560 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 5.015 ns lpm_dff_8bit:inst85\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X29_Y15_N31 1 " "Info: 4: + IC(0.654 ns) + CELL(0.618 ns) = 5.015 ns; Loc. = LCFF_X29_Y15_N31; Fanout = 1; REG Node = 'lpm_dff_8bit:inst85\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst97~clkctrl lpm_dff_8bit:inst85|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.615 ns ( 32.20 % ) " "Info: Total cell delay = 1.615 ns ( 32.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 67.80 % ) " "Info: Total interconnect delay = 3.400 ns ( 67.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { WRITE_CMD inst97 inst97~clkctrl lpm_dff_8bit:inst85|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { WRITE_CMD {} WRITE_CMD~combout {} inst97 {} inst97~clkctrl {} lpm_dff_8bit:inst85|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.102ns 1.644ns 0.654ns } { 0.000ns 0.772ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.384 ns" { DATA_IN[1] lpm_dff_8bit:inst85|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.384 ns" { DATA_IN[1] {} DATA_IN[1]~combout {} lpm_dff_8bit:inst85|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 5.245ns } { 0.000ns 0.830ns 0.309ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { WRITE_CMD inst97 inst97~clkctrl lpm_dff_8bit:inst85|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { WRITE_CMD {} WRITE_CMD~combout {} inst97 {} inst97~clkctrl {} lpm_dff_8bit:inst85|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.102ns 1.644ns 0.654ns } { 0.000ns 0.772ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SetString DATA_OUT\[5\] lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\] 15.066 ns register " "Info: tco from clock \"SetString\" to destination pin \"DATA_OUT\[5\]\" through register \"lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is 15.066 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SetString source 7.261 ns + Longest register " "Info: + Longest clock path from clock \"SetString\" to source register is 7.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns SetString 1 CLK PIN_P17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P17; Fanout = 14; CLK Node = 'SetString'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetString } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 112 -752 -584 128 "SetString" "" } { 104 -584 -533 120 "setString" "" } { -24 -376 -324 -12 "setString" "" } { 504 -800 -784 550 "setString" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(0.228 ns) 2.630 ns inst23~0 2 COMB LCCOMB_X37_Y7_N18 2 " "Info: 2: + IC(1.612 ns) + CELL(0.228 ns) = 2.630 ns; Loc. = LCCOMB_X37_Y7_N18; Fanout = 2; COMB Node = 'inst23~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { SetString inst23~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1232 -360 -296 1280 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.346 ns) 3.257 ns inst21~0 3 COMB LCCOMB_X37_Y7_N12 13 " "Info: 3: + IC(0.281 ns) + CELL(0.346 ns) = 3.257 ns; Loc. = LCCOMB_X37_Y7_N12; Fanout = 13; COMB Node = 'inst21~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { inst23~0 inst21~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1136 -360 -296 1184 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.053 ns) 4.042 ns inst50 4 COMB LCCOMB_X29_Y7_N28 1 " "Info: 4: + IC(0.732 ns) + CELL(0.053 ns) = 4.042 ns; Loc. = LCCOMB_X29_Y7_N28; Fanout = 1; COMB Node = 'inst50'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { inst21~0 inst50 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 488 584 648 536 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.000 ns) 5.991 ns inst50~clkctrl 5 COMB CLKCTRL_G15 8 " "Info: 5: + IC(1.949 ns) + CELL(0.000 ns) = 5.991 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst50~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { inst50 inst50~clkctrl } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 488 584 648 536 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 7.261 ns lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\] 6 REG LCFF_X22_Y15_N25 1 " "Info: 6: + IC(0.652 ns) + CELL(0.618 ns) = 7.261 ns; Loc. = LCFF_X22_Y15_N25; Fanout = 1; REG Node = 'lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { inst50~clkctrl lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.035 ns ( 28.03 % ) " "Info: Total cell delay = 2.035 ns ( 28.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.226 ns ( 71.97 % ) " "Info: Total interconnect delay = 5.226 ns ( 71.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.261 ns" { SetString inst23~0 inst21~0 inst50 inst50~clkctrl lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.261 ns" { SetString {} SetString~combout {} inst23~0 {} inst21~0 {} inst50 {} inst50~clkctrl {} lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.612ns 0.281ns 0.732ns 1.949ns 0.652ns } { 0.000ns 0.790ns 0.228ns 0.346ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.711 ns + Longest register pin " "Info: + Longest register to pin delay is 7.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LCFF_X22_Y15_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N25; Fanout = 1; REG Node = 'lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.228 ns) 1.534 ns lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[5\]~5 2 COMB LCCOMB_X29_Y7_N22 1 " "Info: 2: + IC(1.306 ns) + CELL(0.228 ns) = 1.534 ns; Loc. = LCCOMB_X29_Y7_N22; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[5\]~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.357 ns) 3.123 ns lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[5\]~6 3 COMB LCCOMB_X30_Y17_N18 1 " "Info: 3: + IC(1.232 ns) + CELL(0.357 ns) = 3.123 ns; Loc. = LCCOMB_X30_Y17_N18; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[5\]~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~5 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.636 ns) + CELL(1.952 ns) 7.711 ns DATA_OUT\[5\] 4 PIN PIN_D15 0 " "Info: 4: + IC(2.636 ns) + CELL(1.952 ns) = 7.711 ns; Loc. = PIN_D15; Fanout = 0; PIN Node = 'DATA_OUT\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~6 DATA_OUT[5] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.537 ns ( 32.90 % ) " "Info: Total cell delay = 2.537 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.174 ns ( 67.10 % ) " "Info: Total interconnect delay = 5.174 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~5 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~6 DATA_OUT[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[5] {} lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~5 {} lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~6 {} DATA_OUT[5] {} } { 0.000ns 1.306ns 1.232ns 2.636ns } { 0.000ns 0.228ns 0.357ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.261 ns" { SetString inst23~0 inst21~0 inst50 inst50~clkctrl lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.261 ns" { SetString {} SetString~combout {} inst23~0 {} inst21~0 {} inst50 {} inst50~clkctrl {} lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.612ns 0.281ns 0.732ns 1.949ns 0.652ns } { 0.000ns 0.790ns 0.228ns 0.346ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~5 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~6 DATA_OUT[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[5] {} lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~5 {} lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[5]~6 {} DATA_OUT[5] {} } { 0.000ns 1.306ns 1.232ns 2.636ns } { 0.000ns 0.228ns 0.357ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SetString DATA_OUT\[0\] 11.226 ns Longest " "Info: Longest tpd from source pin \"SetString\" to destination pin \"DATA_OUT\[0\]\" is 11.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns SetString 1 CLK PIN_P17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P17; Fanout = 14; CLK Node = 'SetString'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetString } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 112 -752 -584 128 "SetString" "" } { 104 -584 -533 120 "setString" "" } { -24 -376 -324 -12 "setString" "" } { 504 -800 -784 550 "setString" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.366 ns) 2.782 ns inst24~0 2 COMB LCCOMB_X37_Y7_N22 1 " "Info: 2: + IC(1.626 ns) + CELL(0.366 ns) = 2.782 ns; Loc. = LCCOMB_X37_Y7_N22; Fanout = 1; COMB Node = 'inst24~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { SetString inst24~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1280 -360 -296 1328 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.272 ns) 3.307 ns inst24~2 3 COMB LCCOMB_X37_Y7_N0 12 " "Info: 3: + IC(0.253 ns) + CELL(0.272 ns) = 3.307 ns; Loc. = LCCOMB_X37_Y7_N0; Fanout = 12; COMB Node = 'inst24~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { inst24~0 inst24~2 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1280 -360 -296 1328 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.378 ns) 5.421 ns lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[0\]~15 4 COMB LCCOMB_X29_Y15_N18 1 " "Info: 4: + IC(1.736 ns) + CELL(0.378 ns) = 5.421 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[0\]~15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { inst24~2 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[0]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.272 ns) 6.513 ns lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16 5 COMB LCCOMB_X30_Y17_N6 1 " "Info: 5: + IC(0.820 ns) + CELL(0.272 ns) = 6.513 ns; Loc. = LCCOMB_X30_Y17_N6; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[0]~15 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[0]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.569 ns) + CELL(2.144 ns) 11.226 ns DATA_OUT\[0\] 6 PIN PIN_N22 0 " "Info: 6: + IC(2.569 ns) + CELL(2.144 ns) = 11.226 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'DATA_OUT\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.713 ns" { lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[0]~16 DATA_OUT[0] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.222 ns ( 37.61 % ) " "Info: Total cell delay = 4.222 ns ( 37.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.004 ns ( 62.39 % ) " "Info: Total interconnect delay = 7.004 ns ( 62.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.226 ns" { SetString inst24~0 inst24~2 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[0]~15 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[0]~16 DATA_OUT[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.226 ns" { SetString {} SetString~combout {} inst24~0 {} inst24~2 {} lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[0]~15 {} lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[0]~16 {} DATA_OUT[0] {} } { 0.000ns 0.000ns 1.626ns 0.253ns 1.736ns 0.820ns 2.569ns } { 0.000ns 0.790ns 0.366ns 0.272ns 0.378ns 0.272ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[0\] DATA_IN\[0\] SetString 2.625 ns register " "Info: th for register \"lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"DATA_IN\[0\]\", clock pin = \"SetString\") is 2.625 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SetString destination 7.553 ns + Longest register " "Info: + Longest clock path from clock \"SetString\" to destination register is 7.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns SetString 1 CLK PIN_P17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P17; Fanout = 14; CLK Node = 'SetString'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetString } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 112 -752 -584 128 "SetString" "" } { 104 -584 -533 120 "setString" "" } { -24 -376 -324 -12 "setString" "" } { 504 -800 -784 550 "setString" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.366 ns) 2.788 ns inst22~0 2 COMB LCCOMB_X37_Y7_N4 1 " "Info: 2: + IC(1.632 ns) + CELL(0.366 ns) = 2.788 ns; Loc. = LCCOMB_X37_Y7_N4; Fanout = 1; COMB Node = 'inst22~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { SetString inst22~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1184 -360 -296 1232 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.272 ns) 3.298 ns inst22~1 3 COMB LCCOMB_X37_Y7_N28 12 " "Info: 3: + IC(0.238 ns) + CELL(0.272 ns) = 3.298 ns; Loc. = LCCOMB_X37_Y7_N28; Fanout = 12; COMB Node = 'inst22~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { inst22~0 inst22~1 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1184 -360 -296 1232 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.053 ns) 4.073 ns inst62 4 COMB LCCOMB_X29_Y7_N14 1 " "Info: 4: + IC(0.722 ns) + CELL(0.053 ns) = 4.073 ns; Loc. = LCCOMB_X29_Y7_N14; Fanout = 1; COMB Node = 'inst62'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { inst22~1 inst62 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.000 ns) 6.290 ns inst62~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.217 ns) + CELL(0.000 ns) = 6.290 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst62~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { inst62 inst62~clkctrl } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.618 ns) 7.553 ns lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[0\] 6 REG LCFF_X17_Y2_N19 1 " "Info: 6: + IC(0.645 ns) + CELL(0.618 ns) = 7.553 ns; Loc. = LCFF_X17_Y2_N19; Fanout = 1; REG Node = 'lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { inst62~clkctrl lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.099 ns ( 27.79 % ) " "Info: Total cell delay = 2.099 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.454 ns ( 72.21 % ) " "Info: Total interconnect delay = 5.454 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.553 ns" { SetString inst22~0 inst22~1 inst62 inst62~clkctrl lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.553 ns" { SetString {} SetString~combout {} inst22~0 {} inst22~1 {} inst62 {} inst62~clkctrl {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.632ns 0.238ns 0.722ns 2.217ns 0.645ns } { 0.000ns 0.790ns 0.366ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.077 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns DATA_IN\[0\] 1 PIN PIN_AA13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 9; PIN Node = 'DATA_IN\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[0] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.767 ns) + CELL(0.346 ns) 4.922 ns lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X17_Y2_N18 1 " "Info: 2: + IC(3.767 ns) + CELL(0.346 ns) = 4.922 ns; Loc. = LCCOMB_X17_Y2_N18; Fanout = 1; COMB Node = 'lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.113 ns" { DATA_IN[0] lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.077 ns lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y2_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.077 ns; Loc. = LCFF_X17_Y2_N19; Fanout = 1; REG Node = 'lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0]~feeder lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns ( 25.80 % ) " "Info: Total cell delay = 1.310 ns ( 25.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.767 ns ( 74.20 % ) " "Info: Total interconnect delay = 3.767 ns ( 74.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { DATA_IN[0] lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0]~feeder lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.077 ns" { DATA_IN[0] {} DATA_IN[0]~combout {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0]~feeder {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.767ns 0.000ns } { 0.000ns 0.809ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.553 ns" { SetString inst22~0 inst22~1 inst62 inst62~clkctrl lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.553 ns" { SetString {} SetString~combout {} inst22~0 {} inst22~1 {} inst62 {} inst62~clkctrl {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.632ns 0.238ns 0.722ns 2.217ns 0.645ns } { 0.000ns 0.790ns 0.366ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { DATA_IN[0] lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0]~feeder lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.077 ns" { DATA_IN[0] {} DATA_IN[0]~combout {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0]~feeder {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.767ns 0.000ns } { 0.000ns 0.809ns 0.346ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 12:07:41 2013 " "Info: Processing ended: Sat Apr 27 12:07:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
