read -sv run_verilog_mid/adder_32b_8_81_afa3cac7e77e33fd6e987107292da182.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_81_afa3cac7e77e33fd6e987107292da182_yosys.v
