<h1 align="center">ğŸŒŸ RISC-V SoC Tapeout â€“ Week 1ï¸âƒ£</h1>
<br><br>

<h2 align="center">ğŸš€ Day 2 - Timing libs, hierarchical vs flat synthesis and efficient flop coding styles</h2>
<br>

##  Introduction to timing .libs
### ğŸ‘‰ SKY130RTL D2SK1 L1 Lab4 Introduction to .Lib part1

### ğŸ“Œ What is a `.lib` file?

- **`.lib` (Liberty format)** â†’ Text-based file describing the timing, power, and functional characteristics of standard cells. â€Itâ€™â€™s like  a DNA tha contanins all the informationâ€
- Used by synthesis tools (like **Yosys**) and STA tools to **map RTL â†’ gates**.
- Contains:
    - ğŸ— **Functionality** â†’ What the cell does (e.g., AND, OR, DFF).
    - âš¡ **Timing** â†’ Delay, setup, hold, slew.
    - ğŸ”‹ **Power** â†’ Switching & leakage power.
    - ğŸ“ **Area** â†’ How much silicon it occupies.

ğŸ“‚ **Example library file :**

```
sky130_fd_sc_hd__tt_025C_1v80.lib

```

---

### ğŸ•µï¸ 2. Decoding the Library Name

| Segment | Meaning |
| --- | --- |
| `sky130` | SkyWater 130nm technology |
| `fd` | Foundry Design |
| `sc` | Standard Cells |
| `hd` | High Density (area-optimized) |
| `tt` | Process corner â†’ Typical NMOS, Typical PMOS |
| `025C` | Temperature â†’ 25 Â°C |
| `1v80` | Supply voltage = 1.80 V |

ğŸ‘‰ Itâ€™s like a **passport for your cells** âœˆï¸ â€” process, flavor, environment, all inside one name!

### 3. Library Flavors

Not all chips are built equal â€” you choose your **cell diet** ğŸ”:

- ğŸŸ¦ **HD (High Density)** â†’ Small, power-efficient, area-friendly.
- ğŸŸ¥ **HS (High Speed)** â†’ Bigger, faster, more power-hungry.
- ğŸŸ© **LP (Low Power)** â†’ Minimum leakage, battery-friendly

---

### ğŸŒ 4. Corners (PVT) = Different Worlds

 ğŸ“Œ Your chip must **survive all environments** ğŸŒ¦.

### P â†’ Power

â€¢ During fabrication, NMOS and PMOS may turn out **faster or slower** than expected.

| Corner | NMOS | PMOS | Behavior |
| --- | --- | --- | --- |
| **TT** | Typical | Typical | Nominal case |
| **FF** | Fast | Fast | Low delay âš¡ (risk: hold issues) |
| **SS** | Slow | Slow | High delay ğŸ¢ (risk: setup issues) |
| **FS** | Fast | Slow | Skewed condition |
| **SF** | Slow | Fast | Skewed condition |

### V â†’ Voltage

â€¢ Supply voltage may not always be exactly **1.8 V** (in your SKY130 example).

### T â†’ Temperature

â€¢ Transistors behave differently at **-40 Â°C, 25 Â°C, 125 Â°C**, etc.

---

> ğŸ’¡ **Rule of Thumb:**
> 
> Worst delay â†’ SS, low V, high T ğŸŒ¡
> Best delay â†’ FF, high V, low T â„ï¸

---

### ğŸ‘‰ SKY130RTL D2SK1 L2 Lab4 Introduction to  .Lib part2

### ğŸ“Œ What is inside the `sky130_fd_sc_hd_tt_025C_1v80`?

### 1ï¸âƒ£ General Library Info

- **Library Name:** `sky130_fd_sc_hd_tt_025C_1v80` ğŸ·ï¸
- **Technology:** CMOS (130â€¯nm) âš¡
- **Delay Model:** Table Lookup â±ï¸
- **Bus Naming Style:** `%s[%d]` ğŸ›£ï¸
- **Revision:** 1.0 ğŸ“„Operating Conditions
- **Corner:** Typical-Typical (TT) âœ…
- Voltage: 1.8â€¯V âš¡
- Temperature: 25â€¯Â°C ğŸŒ¤ï¸
- Process: 1.0 ğŸ­
- Tree type: balanced ğŸŒ³

![image1](./IMAGES/1.png)

---

### 2ï¸âƒ£ Cells & Gates ğŸ§©

- **Timing Type:** Combinational 
- **Timing Sense:** Positive Unate â•
- **Example Function:** `(A1 & A2) | (B1) | (C1) | (D1)`
- **Leakage Power:** Defined per logical condition ğŸ’§ (e.g., `0.0021893 nW for IA1 & !A2 & !B1 & !C18D1`)

![image2](./IMAGES/2.png)
---

### 3ï¸âƒ£ Power Info â±ï¸

- **Max Capacitance:** 0.175â€¯pF 
- **Max Transition:** 1.499â€¯ns
- **Power Down Function:** `(IVPWR + VGND)` 
![image3](./IMAGES/3.png)
--- 
### 4ï¸âƒ£ Timing Tables ğŸ“Š

- **Cell Rise/Fall Delays:** Indexed per input/output condition
- **Fall Transition:** Values for STA 
- **Purpose:** Enables **Static Timing Analysis (STA)** 

![image4](./IMAGES/4.png)
---

### ğŸ‘‰ SKY130RTL D2SK1 L2 Lab4 Introduction to  .Lib part2

### ğŸ“Œ Wider Cells & PDK Characterization ğŸ› ï¸

In standard cell libraries, **wider cells** are cells with larger transistor sizes designed to provide higher **drive strength**. Cell width directly impacts key parameters such as **area, speed, and power consumption**.

- âš¡ **Performance:** Wider cells drive larger loads faster â†’ lower propagation delay.
- ğŸ“ **Area:** Larger transistors â†’ wider cells â†’ more silicon usage.
- ğŸ”‹ **Power:** Both dynamic and leakage power increase with transistor size.

ğŸŸ¡  The different types of STD Cells will have different area, power,performance like we can see that via below image 

![image5](./IMAGES/5.png)

ğŸŸ¡  Comparing the different kinda STD Cells 

![image6](./IMAGES/6.png)

--- 
## **ğŸ—ï¸ Hierarchical vs Flat Synthesis â€“ SKY130 RTL Design**

### **ğŸ‘‰ SKY130RTL D2SK2 L1 Lab05 Hier synthesis flat synthesis part1**

### **1ï¸âƒ£ Hierarchical SynthesisğŸŒ³**

- **Definition:**Â The design is synthesizedÂ **module by module**, respecting the hierarchy of RTL.
- **Pros:**
    - Easier toÂ **debug and manage**Â large designs
    - **Faster incremental synthesis**Â when small modules change
    - KeepsÂ **design hierarchy intact**Â â†’ good for IP reuse
- **Cons:**
    - May lead toÂ **suboptimal timing**Â across module boundaries
    - Slightly largerÂ **area**Â due to isolated optimization per module

---

**ğŸ”´ Step 1: The RTL File we gona use**

```
module sub_module2 (input a, input b, output y);
    assign y = a | b;
endmodule

module sub_module1 (input a, input b, output y);
    assign y = a & b;
endmodule

module multiple_modules (input a, input b, input c, output y);
    wire net1;
    sub_module1 u1(.a(a), .b(b), .y(net1));  // net1 = a & b
    sub_module2 u2(.a(net1), .b(c), .y(y));  // y = net1 | c, i.e., y = a&b + c
endmodule

```

ğŸ“‚Â **Files:**Â `multiple_modules.v`

![image7](./IMAGES/7.png)

ğŸ”µ Visuaizing the RTL code

![image8](./IMAGES/8.png)

---

ğŸ”´ Open yosys and follow the commands

```
yosys
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog multiple_modules.v
synth -top multiple_modules
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

```

ğŸ”µ We could able to see the Report of this RTL module

![image9](./IMAGES/9.png)

![image10](./IMAGES/10.png)

```
show multiple_modules.v
```

âš ï¸Â **Observation:**

- Hierarchical design preservesÂ **module names (U1, U2)**.
- Gates inside sub-modules (AND, OR) are abstracted in the hierarchy.

![image11](./IMAGES/11.png)

ğŸ”´ Export Hierarchical Verilog

```
write_verilog -noattr multiple_modules_hier.v
nano multiple_modules_hier.v
```

![image12](./IMAGES/12.png)

ğŸ”´ multiple_modules_hier.v ğŸ“‚

```
/* Generated by Yosys 0.57+148 (git sha1 259bd6fb3, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3) */

module multiple_modules(a, b, c, y);
  input a;
  wire a;
  input b;
  wire b;
  input c;
  wire c;
  output y;
  wire y;
  wire net1;
  sub_module1 u1 (
    .a(a),
    .b(b),
    .y(net1)
  );
  sub_module2 u2 (
    .a(net1),
    .b(c),
    .y(y)
  );
endmodule

module sub_module1(a, b, y);
  input a;
  wire a;
  input b;
  wire b;
  output y;
  wire y;
  wire _0_;
  wire _1_;
  wire _2_;
  sky130_fd_sc_hd__and2_0 _3_ (
    .A(_1_),
    .B(_0_),
    .X(_2_)
  );
  assign _1_ = b;
  assign _0_ = a;
  assign y = _2_;
endmodule

module sub_module2(a, b, y);
  input a;
  wire a;
  input b;
  wire b;
  output y;
  wire y;
  wire _0_;
  wire _1_;
  wire _2_;
  sky130_fd_sc_hd__or2_0 _3_ (
    .A(_1_),
    .B(_0_),
    .X(_2_)
  );
  assign _1_ = b;
  assign _0_ = a;
  assign y = _2_;
endmodule
```

---

**ğŸ”µ Understanding the Netlist Behavior ğŸ’»**

- **Expected:**Â OR gate forÂ `sub_module2`Â â¡ï¸Â `y = a | b`
- **Observed:**Â NAND + NOT gates âŒğŸ”„
- **Reason:**
    - PMOS transistors stacked in OR implementations haveÂ **slow mobility**Â ğŸ¢ â†’ slower performance.
    - To improve timing and drive strength, synthesis toolsÂ **replace OR with NAND+NOT**Â ğŸ”§ â†’ creates aÂ **wider cell**Â .

ğŸ’¡Â **Concept:**

- Wider cells ğŸ“ â†’ bigger transistors â†’ faster âš¡ but occupyÂ **more area**Â ğŸ—ï¸ andÂ **consume more power**Â ğŸ”‹.
- Example ofÂ **tech-aware optimization**Â during synthesis ğŸ› ï¸.

---

## **2ï¸âƒ£ Flat SynthesisğŸŒ**

- **Definition:**Â The entire design isÂ **flattened into a single module**Â before synthesis.
- **Pros:**
    - **Global optimization**Â â†’ better timing and power efficiency âš¡ğŸ”‹
    - **Smaller area**Â since all modules are optimized together ğŸ“
- **Cons:**
    - **Slower synthesis**Â for large designs ğŸ¢
    - Harder toÂ **debug and manage**Â due to loss of hierarchy
    - Incremental changes requireÂ **resynthesizing the whole design**Â ğŸ”„

---

ğŸ”´ Open yosys and follow the commands

```bash
yosys
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog multiple_modules.v
flatten multiple_modules       # Remove hierarchy
synth -top multiple_modules
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog multiple_modules_flat.v
show multiple_modules_flat.v
```

![image13](./IMAGES/13.png)

---

ğŸ”´ Open the top_module_flat.v to see the chnages 

```bash
nano multiple_modules_flat.v
```

![image14](./IMAGES/14.png)

---

## **3ï¸âƒ£ Sub module Synthesis ğŸ§©**

### ğŸ”¹ what is it ?

- Synthesizes **each submodule independently**, keeping hierarchy intact.
- Submodules produce **modular netlists**, which are later integrated into top-level design.

### âš¡ Key Features

- Maintains **hierarchical boundaries**.
- Allows **module-specific optimizations** without affecting top-level design.
- Helps in **reuse of IPs** and easier verification.

### ğŸ”´ Example

- `sub_module1` synthesized â†’ AND gates
- `sub_module2` synthesized â†’ OR gates
- `top_module` integrates them hierarchically.

### ğŸ’¡ Pros & Cons

| Pros | Cons |
| --- | --- |
| Preserves hierarchy | May not achieve global optimal timing |
| Easier verification & debugging | Area/power may be slightly higher than fully flat synthesis |
| Supports reusable IPs | Requires multiple synthesis runs |

---

ğŸ”´ Open yosys and follow the commandsfor sub_module1

```bash
yosys
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog sub_module1.v
synth -top sub_module1
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog sub_module1_synth.v
```

![Image15](./IMAGES/15.png)

---

ğŸ”´ Open yosys and follow the commands for sub_module2

```bash
# Synthesize sub_module2 similarly
read_verilog sub_module2.v
synth -top sub_module2
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog sub_module2_synth.v
```

---

## **âš–ï¸**Â  **Summary Table**: Hierarchical vs Flat vs Submodule

| Feature | Hierarchical | Flat | Submodule-Level |
| --- | --- | --- | --- |
| Hierarchy | Preserved | Removed | Preserved |
| Optimization Scope | Module-level | Global | Module-level |
| Readability | High | Low | High |
| Debugging | Easy | Hard | Easy |
| Reusability | Yes | No | Yes |
| Area/Performance | Moderate | Best | Moderate |

