<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Nov 26 13:09:53 2024" VIVADOVERSION="2024.1.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z007s" NAME="design_2" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="3" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adder_0" PORT="A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adder_0" PORT="B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CA" SIGIS="undef" SIGNAME="display_decoder_0_CA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="display_decoder_0" PORT="CA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CB" SIGIS="undef" SIGNAME="display_decoder_0_CB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="display_decoder_0" PORT="CB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CC" SIGIS="undef" SIGNAME="display_decoder_0_CC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="display_decoder_0" PORT="CC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CD" SIGIS="undef" SIGNAME="display_decoder_0_CD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="display_decoder_0" PORT="CD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CE" SIGIS="undef" SIGNAME="display_decoder_0_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="display_decoder_0" PORT="CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CF" SIGIS="undef" SIGNAME="display_decoder_0_CF">
      <CONNECTIONS>
        <CONNECTION INSTANCE="display_decoder_0" PORT="CF"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CG" SIGIS="undef" SIGNAME="display_decoder_0_CG">
      <CONNECTIONS>
        <CONNECTION INSTANCE="display_decoder_0" PORT="CG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Cin" SIGIS="undef" SIGNAME="External_Ports_Cin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adder_0" PORT="Cin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_divider_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_divider_0" PORT="rst"/>
        <CONNECTION INSTANCE="encoder_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="seg_an" RIGHT="0" SIGIS="undef" SIGNAME="encoder_0_Y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_0" PORT="Y"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/adder_0" HWVERSION="1.0" INSTANCE="adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:module_ref:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_adder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Cin" SIGIS="undef" SIGNAME="External_Ports_Cin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Cin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="S" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_divider_0" HWVERSION="1.0" INSTANCE="clock_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_divider" VLNV="xilinx.com:module_ref:clock_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_clock_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="terminalcount" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/counter_0" HWVERSION="1.0" INSTANCE="counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="counter" VLNV="xilinx.com:module_ref:counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="Y" RIGHT="0" SIGIS="undef" SIGNAME="counter_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="S"/>
            <CONNECTION INSTANCE="encoder_0" PORT="I"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/display_decoder_0" HWVERSION="1.0" INSTANCE="display_decoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="display_decoder" VLNV="xilinx.com:module_ref:display_decoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_display_decoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="Y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CA" SIGIS="undef" SIGNAME="display_decoder_0_CA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CB" SIGIS="undef" SIGNAME="display_decoder_0_CB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CC" SIGIS="undef" SIGNAME="display_decoder_0_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CD" SIGIS="undef" SIGNAME="display_decoder_0_CD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CE" SIGIS="undef" SIGNAME="display_decoder_0_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CF" SIGIS="undef" SIGNAME="display_decoder_0_CF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CG" SIGIS="undef" SIGNAME="display_decoder_0_CG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CG"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/encoder_0" HWVERSION="1.0" INSTANCE="encoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="encoder" VLNV="xilinx.com:module_ref:encoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_encoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="I" RIGHT="0" SIGIS="undef" SIGNAME="counter_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_0" PORT="Y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Y" RIGHT="0" SIGIS="undef" SIGNAME="encoder_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_an"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_0" HWVERSION="1.0" INSTANCE="mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="I0" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="I1" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="I2" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="I3" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S" RIGHT="0" SIGIS="undef" SIGNAME="counter_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_0" PORT="Y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Y" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="display_decoder_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0xF"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="I3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0xF"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="I2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/xlconstant_2" HWVERSION="1.1" INSTANCE="xlconstant_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x30D3F"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xlconstant_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="19" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_0" PORT="terminalcount"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="I0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="4"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="I1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
