--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/home/parallels/Desktop/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr
Nexys3v6.pcf -ucf Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.249ns.
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_3 (SLICE_X17Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.774ns (Levels of Logic = 0)
  Clock Path Skew:      -0.150ns (1.641 - 1.791)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.AQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    SLICE_X17Y51.SR      net (fanout=110)      3.070   reset_Homade
    SLICE_X17Y51.CLK     Trck                  0.313   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (0.704ns logic, 3.070ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_2 (SLICE_X17Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 0)
  Clock Path Skew:      -0.150ns (1.641 - 1.791)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.AQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    SLICE_X17Y51.SR      net (fanout=110)      3.070   reset_Homade
    SLICE_X17Y51.CLK     Trck                  0.289   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (0.680ns logic, 3.070ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_1 (SLICE_X17Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 0)
  Clock Path Skew:      -0.150ns (1.641 - 1.791)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.AQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    SLICE_X17Y51.SR      net (fanout=110)      3.070   reset_Homade
    SLICE_X17Y51.CLK     Trck                  0.269   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (0.660ns logic, 3.070ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               D7seg_display/XLXI_34/XLXI_3 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: D7seg_display/XLXI_34/XLXI_3 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.BQ      Tcko                  0.200   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    SLICE_X36Y14.B5      net (fanout=2)        0.076   an_2_OBUF
    SLICE_X36Y14.CLK     Tah         (-Th)    -0.121   an_2_OBUF
                                                       an_2_OBUF_rt
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X21Y44.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.CQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X21Y44.C5      net (fanout=2)        0.057   Inst_debounce4/delay2<2>
    SLICE_X21Y44.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X35Y41.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.BQ      Tcko                  0.198   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X35Y41.B5      net (fanout=1)        0.067   My_E190/XLXI_29/COUNT<1>
    SLICE_X35Y41.CLK     Tah         (-Th)    -0.155   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Result<2>1
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_0/CK
  Location pin: SLICE_X36Y42.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_1/CK
  Location pin: SLICE_X36Y42.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 758256970 paths analyzed, 4955 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.630ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2_2 (SLICE_X34Y23.BX), 6608 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.605ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.461 - 0.486)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X31Y33.A2      net (fanout=10)       0.997   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X31Y33.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X30Y31.B1      net (fanout=4)        1.002   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X30Y31.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y22.A5      net (fanout=2)        1.024   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y22.A       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1463
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X33Y26.A2      net (fanout=1)        1.055   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X33Y26.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<4>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X34Y23.BX      net (fanout=3)        1.012   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X34Y23.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.605ns (1.515ns logic, 5.090ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.582ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.461 - 0.486)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X31Y33.A2      net (fanout=10)       0.997   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X31Y33.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X30Y31.B1      net (fanout=4)        1.002   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X30Y31.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X32Y24.B3      net (fanout=2)        0.981   my_Master/HCU_Master/retbus<2>
    SLICE_X32Y24.B       Tilo                  0.205   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
    SLICE_X32Y24.D1      net (fanout=1)        0.443   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT146
    SLICE_X32Y24.D       Tilo                  0.205   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1462
    SLICE_X33Y26.A3      net (fanout=1)        0.481   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
    SLICE_X33Y26.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<4>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X34Y23.BX      net (fanout=3)        1.012   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X34Y23.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.582ns (1.666ns logic, 4.916ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.429ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.461 - 0.486)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 to my_Master/HCU_Master/PC_adr_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.AQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    SLICE_X31Y33.A3      net (fanout=10)       0.821   my_Master/HCU_Master/Inst_returnstack/stack_ptr<0>
    SLICE_X31Y33.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X30Y31.B1      net (fanout=4)        1.002   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X30Y31.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y22.A5      net (fanout=2)        1.024   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y22.A       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1463
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X33Y26.A2      net (fanout=1)        1.055   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X33Y26.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<4>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X34Y23.BX      net (fanout=3)        1.012   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X34Y23.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.429ns (1.515ns logic, 4.914ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2_3 (SLICE_X34Y23.CX), 6608 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.536ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.461 - 0.486)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X31Y33.A2      net (fanout=10)       0.997   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X31Y33.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X30Y31.B1      net (fanout=4)        1.002   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X30Y31.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y22.A5      net (fanout=2)        1.024   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y22.A       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1463
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X33Y26.A2      net (fanout=1)        1.055   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X33Y26.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<4>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X34Y23.CX      net (fanout=3)        0.943   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X34Y23.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.536ns (1.515ns logic, 5.021ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.513ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.461 - 0.486)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X31Y33.A2      net (fanout=10)       0.997   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X31Y33.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X30Y31.B1      net (fanout=4)        1.002   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X30Y31.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X32Y24.B3      net (fanout=2)        0.981   my_Master/HCU_Master/retbus<2>
    SLICE_X32Y24.B       Tilo                  0.205   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
    SLICE_X32Y24.D1      net (fanout=1)        0.443   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT146
    SLICE_X32Y24.D       Tilo                  0.205   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1462
    SLICE_X33Y26.A3      net (fanout=1)        0.481   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
    SLICE_X33Y26.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<4>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X34Y23.CX      net (fanout=3)        0.943   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X34Y23.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.513ns (1.666ns logic, 4.847ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.461 - 0.486)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.AQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    SLICE_X31Y33.A3      net (fanout=10)       0.821   my_Master/HCU_Master/Inst_returnstack/stack_ptr<0>
    SLICE_X31Y33.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X30Y31.B1      net (fanout=4)        1.002   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X30Y31.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y22.A5      net (fanout=2)        1.024   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y22.A       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1463
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X33Y26.A2      net (fanout=1)        1.055   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X33Y26.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<4>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X34Y23.CX      net (fanout=3)        0.943   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X34Y23.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.360ns (1.515ns logic, 4.845ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2_1 (SLICE_X34Y23.AX), 6608 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.379ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.461 - 0.486)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X31Y33.A2      net (fanout=10)       0.997   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X31Y33.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X30Y31.B1      net (fanout=4)        1.002   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X30Y31.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y22.A5      net (fanout=2)        1.024   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y22.A       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1463
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X33Y26.A2      net (fanout=1)        1.055   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X33Y26.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<4>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X34Y23.AX      net (fanout=3)        0.786   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X34Y23.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.379ns (1.515ns logic, 4.864ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.356ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.461 - 0.486)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X31Y33.A2      net (fanout=10)       0.997   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X31Y33.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X30Y31.B1      net (fanout=4)        1.002   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X30Y31.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X32Y24.B3      net (fanout=2)        0.981   my_Master/HCU_Master/retbus<2>
    SLICE_X32Y24.B       Tilo                  0.205   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
    SLICE_X32Y24.D1      net (fanout=1)        0.443   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT146
    SLICE_X32Y24.D       Tilo                  0.205   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1462
    SLICE_X33Y26.A3      net (fanout=1)        0.481   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1461
    SLICE_X33Y26.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<4>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X34Y23.AX      net (fanout=3)        0.786   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X34Y23.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.356ns (1.666ns logic, 4.690ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.461 - 0.486)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.AQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    SLICE_X31Y33.A3      net (fanout=10)       0.821   my_Master/HCU_Master/Inst_returnstack/stack_ptr<0>
    SLICE_X31Y33.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X30Y31.B1      net (fanout=4)        1.002   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X30Y31.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y22.A5      net (fanout=2)        1.024   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y22.A       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1463
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X33Y26.A2      net (fanout=1)        1.055   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X33Y26.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<4>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X34Y23.AX      net (fanout=3)        0.786   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X34Y23.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.515ns logic, 4.688ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (SLICE_X21Y43.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_1 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.224ns (0.955 - 0.731)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_1 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.BMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_1
    SLICE_X21Y43.A5      net (fanout=1)        0.163   Inst_debounce4/delay3<1>
    SLICE_X21Y43.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXN_6
                                                       Inst_debounce4/outp<1>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.459ns logic, 0.163ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (SLICE_X23Y44.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_2 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (0.962 - 0.731)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_2 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.CMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_2
    SLICE_X23Y44.A5      net (fanout=1)        0.174   Inst_debounce4/delay3<2>
    SLICE_X23Y44.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXN_6
                                                       Inst_debounce4/outp<2>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.459ns logic, 0.174ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1 (SLICE_X27Y38.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_4 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.232ns (0.966 - 0.734)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_4 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.DQ      Tcko                  0.198   Inst_debounce4/delay3<4>
                                                       Inst_debounce4/delay3_4
    SLICE_X27Y38.A4      net (fanout=2)        0.221   Inst_debounce4/delay3<4>
    SLICE_X27Y38.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXN_6
                                                       Inst_debounce4/outp<4>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.413ns logic, 0.221ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_17<7>/CLK
  Logical resource: my_Master/Stack_Master/ram0/Mram_ram2/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_17<7>/CLK
  Logical resource: my_Master/Stack_Master/ram0/Mram_ram1/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      6.815ns|            0|            0|            0|    758257445|
| TS_clk_gen_clk0               |     10.000ns|      4.249ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     13.630ns|          N/A|            0|            0|    758256970|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   14.760|    6.815|    6.400|    6.895|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758257445 paths, 0 nets, and 14152 connections

Design statistics:
   Minimum period:  13.630ns{1}   (Maximum frequency:  73.368MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  5 16:51:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 337 MB



