// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [31:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [31:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
wire   [0:0] icmp_ln249_fu_312_p2;
wire   [0:0] icmp_ln253_fu_324_p2;
reg    ap_predicate_op56_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
reg   [0:0] icmp_ln249_reg_1673;
reg   [0:0] icmp_ln249_reg_1673_pp0_iter2_reg;
reg   [0:0] icmp_ln290_reg_1854;
reg   [0:0] icmp_ln290_reg_1854_pp0_iter2_reg;
reg    ap_predicate_op268_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_state4_io;
wire    ap_CS_iter3_fsm_state4;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
wire   [0:0] icmp_ln249_reg_1673_pp0_iter0_reg;
reg   [0:0] icmp_ln249_reg_1673_pp0_iter1_reg;
wire   [31:0] tmp_fu_361_p11;
wire   [3:0] trunc_ln257_fu_385_p1;
wire   [0:0] icmp_ln272_fu_434_p2;
reg   [0:0] icmp_ln272_reg_1703;
reg   [0:0] icmp_ln272_reg_1703_pp0_iter1_reg;
wire   [0:0] local_temp_V_fu_440_p1;
reg   [0:0] local_temp_V_reg_1714;
reg   [0:0] local_temp_V_1_reg_1719;
reg   [0:0] local_temp_V_1_reg_1719_pp0_iter1_reg;
reg   [0:0] local_temp_V_2_reg_1724;
reg   [0:0] local_temp_V_3_reg_1729;
reg   [0:0] local_temp_V_4_reg_1734;
reg   [0:0] local_temp_V_5_reg_1739;
reg   [0:0] local_temp_V_5_reg_1739_pp0_iter1_reg;
reg   [0:0] local_temp_V_6_reg_1744;
reg   [0:0] local_temp_V_7_reg_1749;
reg   [0:0] local_temp_V_8_reg_1754;
reg   [0:0] local_temp_V_9_reg_1759;
reg   [0:0] local_temp_V_9_reg_1759_pp0_iter1_reg;
reg   [0:0] local_temp_V_10_reg_1764;
reg   [0:0] local_temp_V_11_reg_1769;
reg   [0:0] local_temp_V_12_reg_1774;
reg   [0:0] local_temp_V_13_reg_1779;
reg   [0:0] local_temp_V_13_reg_1779_pp0_iter1_reg;
reg   [0:0] local_temp_V_14_reg_1784;
reg   [0:0] local_temp_V_15_reg_1789;
reg   [0:0] local_temp_V_16_reg_1794;
reg   [0:0] local_temp_V_17_reg_1799;
reg   [0:0] local_temp_V_17_reg_1799_pp0_iter1_reg;
reg   [0:0] local_temp_V_18_reg_1804;
reg   [0:0] local_temp_V_19_reg_1809;
reg   [0:0] local_temp_V_20_reg_1814;
reg   [0:0] local_temp_V_21_reg_1819;
reg   [0:0] local_temp_V_21_reg_1819_pp0_iter1_reg;
reg   [0:0] local_temp_V_22_reg_1824;
reg   [0:0] local_temp_V_23_reg_1829;
reg   [0:0] local_temp_V_24_reg_1834;
reg   [0:0] local_temp_V_25_reg_1839;
reg   [0:0] local_temp_V_25_reg_1839_pp0_iter1_reg;
reg   [0:0] local_temp_V_26_reg_1844;
reg   [0:0] local_temp_V_27_reg_1849;
wire   [0:0] icmp_ln290_fu_666_p2;
reg   [0:0] icmp_ln290_reg_1854_pp0_iter1_reg;
wire   [1:0] trunc_ln218_fu_677_p1;
reg   [1:0] trunc_ln218_reg_1858;
reg   [1:0] trunc_ln218_reg_1858_pp0_iter1_reg;
wire  signed [8:0] sext_ln186_fu_751_p1;
reg  signed [8:0] sext_ln186_reg_1869;
wire   [8:0] ret_V_1_fu_755_p2;
reg   [8:0] ret_V_1_reg_1880;
wire   [9:0] add_ln840_2_fu_829_p2;
reg   [9:0] add_ln840_2_reg_1891;
wire   [9:0] add_ln840_6_fu_874_p2;
reg   [9:0] add_ln840_6_reg_1896;
wire   [9:0] add_ln840_10_fu_919_p2;
reg   [9:0] add_ln840_10_reg_1901;
wire   [9:0] add_ln840_14_fu_964_p2;
reg   [9:0] add_ln840_14_reg_1906;
wire   [9:0] add_ln840_18_fu_1009_p2;
reg   [9:0] add_ln840_18_reg_1911;
wire   [9:0] add_ln840_22_fu_1054_p2;
reg   [9:0] add_ln840_22_reg_1916;
wire   [9:0] add_ln840_26_fu_1099_p2;
reg   [9:0] add_ln840_26_reg_1921;
wire   [0:0] icmp_ln1039_fu_1354_p2;
reg   [0:0] icmp_ln1039_reg_1926;
wire   [0:0] icmp_ln1039_1_fu_1371_p2;
reg   [0:0] icmp_ln1039_1_reg_1931;
wire   [0:0] icmp_ln1039_2_fu_1388_p2;
reg   [0:0] icmp_ln1039_2_reg_1936;
wire   [0:0] icmp_ln1039_3_fu_1405_p2;
reg   [0:0] icmp_ln1039_3_reg_1941;
wire   [0:0] icmp_ln1039_4_fu_1422_p2;
reg   [0:0] icmp_ln1039_4_reg_1946;
wire   [0:0] icmp_ln1039_5_fu_1439_p2;
reg   [0:0] icmp_ln1039_5_reg_1951;
wire   [0:0] icmp_ln1039_6_fu_1456_p2;
reg   [0:0] icmp_ln1039_6_reg_1956;
wire   [31:0] ap_phi_reg_pp0_iter0_inElem_1_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter1_inElem_1_reg_263;
reg   [31:0] sf_fu_168;
wire   [31:0] sf_2_fu_660_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_1;
reg   [12:0] i_fu_172;
wire   [12:0] i_2_fu_318_p2;
reg   [12:0] ap_sig_allocacmp_i_1;
reg   [13:0] add_i9_i3_372138_fu_176;
wire   [13:0] add_ln840_3_fu_1193_p2;
reg   [13:0] add_i9_i3_1_3140_fu_180;
wire   [13:0] add_ln840_7_fu_1217_p2;
reg   [13:0] add_i9_i3_2_3142_fu_184;
wire   [13:0] add_ln840_11_fu_1241_p2;
reg   [13:0] add_i9_i3_3_3144_fu_188;
wire   [13:0] add_ln840_15_fu_1265_p2;
reg   [13:0] add_i9_i3_4_3146_fu_192;
wire   [13:0] add_ln840_19_fu_1289_p2;
reg   [13:0] add_i9_i3_5_3148_fu_196;
wire   [13:0] add_ln840_23_fu_1313_p2;
reg   [13:0] add_i9_i3_6_3150_fu_200;
wire   [13:0] add_ln840_27_fu_1337_p2;
reg   [31:0] inputBuf_V_fu_204;
reg   [31:0] inputBuf_V_1_fu_208;
reg   [31:0] inputBuf_V_2_fu_212;
reg   [31:0] inputBuf_V_3_fu_216;
reg   [31:0] inputBuf_V_4_fu_220;
reg   [31:0] inputBuf_V_5_fu_224;
reg   [31:0] inputBuf_V_6_fu_228;
reg   [31:0] inputBuf_V_7_fu_232;
reg   [31:0] inputBuf_V_8_fu_236;
reg   [31:0] nf_1_fu_240;
wire   [31:0] nf_3_fu_693_p3;
reg   [31:0] ap_sig_allocacmp_nf_2;
wire   [3:0] tmp_fu_361_p10;
wire   [31:0] nf_fu_681_p2;
wire   [0:0] icmp_ln302_fu_687_p2;
wire   [7:0] r_V_fu_716_p1;
wire  signed [8:0] sext_ln90_fu_720_p1;
wire   [8:0] ret_V_fu_724_p2;
wire   [8:0] select_ln90_fu_730_p3;
wire   [7:0] r_V_1_fu_741_p4;
wire   [7:0] r_V_2_fu_761_p4;
wire  signed [8:0] sext_ln186_1_fu_771_p1;
wire   [8:0] ret_V_2_fu_775_p2;
wire   [8:0] select_ln90_2_fu_781_p3;
wire   [7:0] r_V_3_fu_792_p4;
wire  signed [8:0] sext_ln186_2_fu_802_p1;
wire   [8:0] ret_V_3_fu_806_p2;
wire   [8:0] select_ln90_3_fu_812_p3;
wire  signed [9:0] sext_ln628_1_fu_788_p1;
wire  signed [9:0] sext_ln840_1_fu_819_p1;
wire   [9:0] add_ln840_1_fu_823_p2;
wire  signed [9:0] sext_ln628_fu_737_p1;
wire   [8:0] select_ln90_4_fu_835_p3;
wire   [8:0] select_ln90_6_fu_846_p3;
wire   [8:0] select_ln90_7_fu_857_p3;
wire  signed [9:0] sext_ln90_2_fu_853_p1;
wire  signed [9:0] sext_ln840_4_fu_864_p1;
wire   [9:0] add_ln840_5_fu_868_p2;
wire  signed [9:0] sext_ln90_1_fu_842_p1;
wire   [8:0] select_ln90_8_fu_880_p3;
wire   [8:0] select_ln90_10_fu_891_p3;
wire   [8:0] select_ln90_11_fu_902_p3;
wire  signed [9:0] sext_ln90_4_fu_898_p1;
wire  signed [9:0] sext_ln840_7_fu_909_p1;
wire   [9:0] add_ln840_9_fu_913_p2;
wire  signed [9:0] sext_ln90_3_fu_887_p1;
wire   [8:0] select_ln90_12_fu_925_p3;
wire   [8:0] select_ln90_14_fu_936_p3;
wire   [8:0] select_ln90_15_fu_947_p3;
wire  signed [9:0] sext_ln90_6_fu_943_p1;
wire  signed [9:0] sext_ln840_10_fu_954_p1;
wire   [9:0] add_ln840_13_fu_958_p2;
wire  signed [9:0] sext_ln90_5_fu_932_p1;
wire   [8:0] select_ln90_16_fu_970_p3;
wire   [8:0] select_ln90_18_fu_981_p3;
wire   [8:0] select_ln90_19_fu_992_p3;
wire  signed [9:0] sext_ln90_8_fu_988_p1;
wire  signed [9:0] sext_ln840_13_fu_999_p1;
wire   [9:0] add_ln840_17_fu_1003_p2;
wire  signed [9:0] sext_ln90_7_fu_977_p1;
wire   [8:0] select_ln90_20_fu_1015_p3;
wire   [8:0] select_ln90_22_fu_1026_p3;
wire   [8:0] select_ln90_23_fu_1037_p3;
wire  signed [9:0] sext_ln90_10_fu_1033_p1;
wire  signed [9:0] sext_ln840_16_fu_1044_p1;
wire   [9:0] add_ln840_21_fu_1048_p2;
wire  signed [9:0] sext_ln90_9_fu_1022_p1;
wire   [8:0] select_ln90_24_fu_1060_p3;
wire   [8:0] select_ln90_26_fu_1071_p3;
wire   [8:0] select_ln90_27_fu_1082_p3;
wire  signed [9:0] sext_ln90_12_fu_1078_p1;
wire  signed [9:0] sext_ln840_19_fu_1089_p1;
wire   [9:0] add_ln840_25_fu_1093_p2;
wire  signed [9:0] sext_ln90_11_fu_1067_p1;
wire   [8:0] select_ln90_1_fu_1175_p3;
wire   [13:0] select_ln272_6_fu_1168_p3;
wire  signed [13:0] sext_ln840_fu_1180_p1;
wire  signed [13:0] sext_ln840_2_fu_1190_p1;
wire   [13:0] add_ln840_fu_1184_p2;
wire   [8:0] select_ln90_5_fu_1199_p3;
wire   [13:0] select_ln272_5_fu_1161_p3;
wire  signed [13:0] sext_ln840_3_fu_1204_p1;
wire  signed [13:0] sext_ln840_5_fu_1214_p1;
wire   [13:0] add_ln840_4_fu_1208_p2;
wire   [8:0] select_ln90_9_fu_1223_p3;
wire   [13:0] select_ln272_4_fu_1154_p3;
wire  signed [13:0] sext_ln840_6_fu_1228_p1;
wire  signed [13:0] sext_ln840_8_fu_1238_p1;
wire   [13:0] add_ln840_8_fu_1232_p2;
wire   [8:0] select_ln90_13_fu_1247_p3;
wire   [13:0] select_ln272_3_fu_1147_p3;
wire  signed [13:0] sext_ln840_9_fu_1252_p1;
wire  signed [13:0] sext_ln840_11_fu_1262_p1;
wire   [13:0] add_ln840_12_fu_1256_p2;
wire   [8:0] select_ln90_17_fu_1271_p3;
wire   [13:0] select_ln272_2_fu_1140_p3;
wire  signed [13:0] sext_ln840_12_fu_1276_p1;
wire  signed [13:0] sext_ln840_14_fu_1286_p1;
wire   [13:0] add_ln840_16_fu_1280_p2;
wire   [8:0] select_ln90_21_fu_1295_p3;
wire   [13:0] select_ln272_1_fu_1133_p3;
wire  signed [13:0] sext_ln840_15_fu_1300_p1;
wire  signed [13:0] sext_ln840_17_fu_1310_p1;
wire   [13:0] add_ln840_20_fu_1304_p2;
wire   [8:0] select_ln90_25_fu_1319_p3;
wire   [13:0] select_ln272_fu_1126_p3;
wire  signed [13:0] sext_ln840_18_fu_1324_p1;
wire  signed [13:0] sext_ln840_20_fu_1334_p1;
wire   [13:0] add_ln840_24_fu_1328_p2;
wire   [13:0] tmp_1_fu_1343_p5;
wire   [13:0] tmp_2_fu_1360_p5;
wire   [13:0] tmp_3_fu_1377_p5;
wire   [13:0] tmp_4_fu_1394_p5;
wire   [13:0] tmp_5_fu_1411_p5;
wire   [13:0] tmp_6_fu_1428_p5;
wire   [13:0] tmp_7_fu_1445_p5;
wire   [0:0] result_V_6_fu_1527_p2;
wire   [0:0] result_V_5_fu_1522_p2;
wire   [0:0] result_V_4_fu_1517_p2;
wire   [0:0] result_V_3_fu_1512_p2;
wire   [0:0] result_V_2_fu_1507_p2;
wire   [0:0] result_V_1_fu_1502_p2;
wire   [0:0] result_V_fu_1497_p2;
wire   [6:0] p_Result_s_fu_1532_p8;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
reg    ap_ST_iter3_fsm_state4_blk;
wire    ap_start_int;
reg    ap_condition_1323;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

MatrixVectorActivation_0_mux_94_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_94_32_1_1_U1(
    .din0(inputBuf_V_fu_204),
    .din1(inputBuf_V_1_fu_208),
    .din2(inputBuf_V_2_fu_212),
    .din3(inputBuf_V_3_fu_216),
    .din4(inputBuf_V_4_fu_220),
    .din5(inputBuf_V_5_fu_224),
    .din6(inputBuf_V_6_fu_228),
    .din7(inputBuf_V_7_fu_232),
    .din8(inputBuf_V_8_fu_236),
    .din9(tmp_fu_361_p10),
    .dout(tmp_fu_361_p11)
);

MatrixVectorActivation_0_mux_32_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_32_14_1_1_U2(
    .din0(14'd16124),
    .din1(14'd907),
    .din2(14'd231),
    .din3(trunc_ln218_reg_1858_pp0_iter1_reg),
    .dout(tmp_1_fu_1343_p5)
);

MatrixVectorActivation_0_mux_32_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_32_14_1_1_U3(
    .din0(14'd351),
    .din1(14'd161),
    .din2(14'd362),
    .din3(trunc_ln218_reg_1858_pp0_iter1_reg),
    .dout(tmp_2_fu_1360_p5)
);

MatrixVectorActivation_0_mux_32_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_32_14_1_1_U4(
    .din0(14'd436),
    .din1(14'd15938),
    .din2(14'd186),
    .din3(trunc_ln218_reg_1858_pp0_iter1_reg),
    .dout(tmp_3_fu_1377_p5)
);

MatrixVectorActivation_0_mux_32_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_32_14_1_1_U5(
    .din0(14'd721),
    .din1(14'd705),
    .din2(14'd15434),
    .din3(trunc_ln218_reg_1858_pp0_iter1_reg),
    .dout(tmp_4_fu_1394_p5)
);

MatrixVectorActivation_0_mux_32_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_32_14_1_1_U6(
    .din0(14'd510),
    .din1(14'd15141),
    .din2(14'd15548),
    .din3(trunc_ln218_reg_1858_pp0_iter1_reg),
    .dout(tmp_5_fu_1411_p5)
);

MatrixVectorActivation_0_mux_32_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_32_14_1_1_U7(
    .din0(14'd15640),
    .din1(14'd15557),
    .din2(14'd15897),
    .din3(trunc_ln218_reg_1858_pp0_iter1_reg),
    .dout(tmp_6_fu_1428_p5)
);

MatrixVectorActivation_0_mux_32_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_32_14_1_1_U8(
    .din0(14'd538),
    .din1(14'd16128),
    .din2(14'd15403),
    .din3(trunc_ln218_reg_1858_pp0_iter1_reg),
    .dout(tmp_7_fu_1445_p5)
);

MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state4) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state4) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd0) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_263 <= tmp_fu_361_p11;
    end else if (((~(trunc_ln257_fu_385_p1 == 4'd7) & ~(trunc_ln257_fu_385_p1 == 4'd0) & ~(trunc_ln257_fu_385_p1 == 4'd1) & ~(trunc_ln257_fu_385_p1 == 4'd2) & ~(trunc_ln257_fu_385_p1 == 4'd3) & ~(trunc_ln257_fu_385_p1 == 4'd4) & ~(trunc_ln257_fu_385_p1 == 4'd5) & ~(trunc_ln257_fu_385_p1 == 4'd6) & ~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd7)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd0)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd2)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd3)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd4)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd5)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd6)))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_263 <= in0_V_TDATA;
    end else if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_263 <= ap_phi_reg_pp0_iter0_inElem_1_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1323)) begin
        if ((icmp_ln249_fu_312_p2 == 1'd0)) begin
            i_fu_172 <= i_2_fu_318_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_172 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1323)) begin
        if (((icmp_ln249_fu_312_p2 == 1'd0) & (icmp_ln290_fu_666_p2 == 1'd1))) begin
            nf_1_fu_240 <= nf_3_fu_693_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_240 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1323)) begin
        if (((icmp_ln249_fu_312_p2 == 1'd0) & (icmp_ln290_fu_666_p2 == 1'd1))) begin
            sf_fu_168 <= 32'd0;
        end else if (((icmp_ln249_fu_312_p2 == 1'd0) & (icmp_ln290_fu_666_p2 == 1'd0))) begin
            sf_fu_168 <= sf_2_fu_660_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_168 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln249_reg_1673_pp0_iter1_reg == 1'd0))) begin
        add_i9_i3_1_3140_fu_180 <= add_ln840_7_fu_1217_p2;
        add_i9_i3_2_3142_fu_184 <= add_ln840_11_fu_1241_p2;
        add_i9_i3_372138_fu_176 <= add_ln840_3_fu_1193_p2;
        add_i9_i3_3_3144_fu_188 <= add_ln840_15_fu_1265_p2;
        add_i9_i3_4_3146_fu_192 <= add_ln840_19_fu_1289_p2;
        add_i9_i3_5_3148_fu_196 <= add_ln840_23_fu_1313_p2;
        add_i9_i3_6_3150_fu_200 <= add_ln840_27_fu_1337_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln249_reg_1673_pp0_iter0_reg == 1'd0))) begin
        add_ln840_10_reg_1901 <= add_ln840_10_fu_919_p2;
        add_ln840_14_reg_1906 <= add_ln840_14_fu_964_p2;
        add_ln840_18_reg_1911 <= add_ln840_18_fu_1009_p2;
        add_ln840_22_reg_1916 <= add_ln840_22_fu_1054_p2;
        add_ln840_26_reg_1921 <= add_ln840_26_fu_1099_p2;
        add_ln840_2_reg_1891 <= add_ln840_2_fu_829_p2;
        add_ln840_6_reg_1896 <= add_ln840_6_fu_874_p2;
        ret_V_1_reg_1880 <= ret_V_1_fu_755_p2;
        sext_ln186_reg_1869 <= sext_ln186_fu_751_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln249_reg_1673 <= icmp_ln249_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln249_reg_1673_pp0_iter1_reg <= icmp_ln249_reg_1673;
        icmp_ln272_reg_1703_pp0_iter1_reg <= icmp_ln272_reg_1703;
        icmp_ln290_reg_1854_pp0_iter1_reg <= icmp_ln290_reg_1854;
        local_temp_V_13_reg_1779_pp0_iter1_reg <= local_temp_V_13_reg_1779;
        local_temp_V_17_reg_1799_pp0_iter1_reg <= local_temp_V_17_reg_1799;
        local_temp_V_1_reg_1719_pp0_iter1_reg <= local_temp_V_1_reg_1719;
        local_temp_V_21_reg_1819_pp0_iter1_reg <= local_temp_V_21_reg_1819;
        local_temp_V_25_reg_1839_pp0_iter1_reg <= local_temp_V_25_reg_1839;
        local_temp_V_5_reg_1739_pp0_iter1_reg <= local_temp_V_5_reg_1739;
        local_temp_V_9_reg_1759_pp0_iter1_reg <= local_temp_V_9_reg_1759;
        trunc_ln218_reg_1858_pp0_iter1_reg <= trunc_ln218_reg_1858;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln290_reg_1854_pp0_iter1_reg == 1'd1) & (icmp_ln249_reg_1673_pp0_iter1_reg == 1'd0))) begin
        icmp_ln1039_1_reg_1931 <= icmp_ln1039_1_fu_1371_p2;
        icmp_ln1039_2_reg_1936 <= icmp_ln1039_2_fu_1388_p2;
        icmp_ln1039_3_reg_1941 <= icmp_ln1039_3_fu_1405_p2;
        icmp_ln1039_4_reg_1946 <= icmp_ln1039_4_fu_1422_p2;
        icmp_ln1039_5_reg_1951 <= icmp_ln1039_5_fu_1439_p2;
        icmp_ln1039_6_reg_1956 <= icmp_ln1039_6_fu_1456_p2;
        icmp_ln1039_reg_1926 <= icmp_ln1039_fu_1354_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        icmp_ln249_reg_1673_pp0_iter2_reg <= icmp_ln249_reg_1673_pp0_iter1_reg;
        icmp_ln290_reg_1854_pp0_iter2_reg <= icmp_ln290_reg_1854_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        icmp_ln272_reg_1703 <= icmp_ln272_fu_434_p2;
        icmp_ln290_reg_1854 <= icmp_ln290_fu_666_p2;
        local_temp_V_10_reg_1764 <= weights_V_TDATA[32'd10];
        local_temp_V_11_reg_1769 <= weights_V_TDATA[32'd11];
        local_temp_V_12_reg_1774 <= weights_V_TDATA[32'd12];
        local_temp_V_13_reg_1779 <= weights_V_TDATA[32'd13];
        local_temp_V_14_reg_1784 <= weights_V_TDATA[32'd14];
        local_temp_V_15_reg_1789 <= weights_V_TDATA[32'd15];
        local_temp_V_16_reg_1794 <= weights_V_TDATA[32'd16];
        local_temp_V_17_reg_1799 <= weights_V_TDATA[32'd17];
        local_temp_V_18_reg_1804 <= weights_V_TDATA[32'd18];
        local_temp_V_19_reg_1809 <= weights_V_TDATA[32'd19];
        local_temp_V_1_reg_1719 <= weights_V_TDATA[32'd1];
        local_temp_V_20_reg_1814 <= weights_V_TDATA[32'd20];
        local_temp_V_21_reg_1819 <= weights_V_TDATA[32'd21];
        local_temp_V_22_reg_1824 <= weights_V_TDATA[32'd22];
        local_temp_V_23_reg_1829 <= weights_V_TDATA[32'd23];
        local_temp_V_24_reg_1834 <= weights_V_TDATA[32'd24];
        local_temp_V_25_reg_1839 <= weights_V_TDATA[32'd25];
        local_temp_V_26_reg_1844 <= weights_V_TDATA[32'd26];
        local_temp_V_27_reg_1849 <= weights_V_TDATA[32'd27];
        local_temp_V_2_reg_1724 <= weights_V_TDATA[32'd2];
        local_temp_V_3_reg_1729 <= weights_V_TDATA[32'd3];
        local_temp_V_4_reg_1734 <= weights_V_TDATA[32'd4];
        local_temp_V_5_reg_1739 <= weights_V_TDATA[32'd5];
        local_temp_V_6_reg_1744 <= weights_V_TDATA[32'd6];
        local_temp_V_7_reg_1749 <= weights_V_TDATA[32'd7];
        local_temp_V_8_reg_1754 <= weights_V_TDATA[32'd8];
        local_temp_V_9_reg_1759 <= weights_V_TDATA[32'd9];
        local_temp_V_reg_1714 <= local_temp_V_fu_440_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd1))) begin
        inputBuf_V_1_fu_208 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd2))) begin
        inputBuf_V_2_fu_212 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd3))) begin
        inputBuf_V_3_fu_216 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd4))) begin
        inputBuf_V_4_fu_220 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd5))) begin
        inputBuf_V_5_fu_224 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd6))) begin
        inputBuf_V_6_fu_228 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd7))) begin
        inputBuf_V_7_fu_232 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln257_fu_385_p1 == 4'd7) & ~(trunc_ln257_fu_385_p1 == 4'd0) & ~(trunc_ln257_fu_385_p1 == 4'd1) & ~(trunc_ln257_fu_385_p1 == 4'd2) & ~(trunc_ln257_fu_385_p1 == 4'd3) & ~(trunc_ln257_fu_385_p1 == 4'd4) & ~(trunc_ln257_fu_385_p1 == 4'd5) & ~(trunc_ln257_fu_385_p1 == 4'd6) & ~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        inputBuf_V_8_fu_236 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_385_p1 == 4'd0))) begin
        inputBuf_V_fu_204 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln290_fu_666_p2 == 1'd1))) begin
        trunc_ln218_reg_1858 <= trunc_ln218_fu_677_p1;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter3_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln249_fu_312_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state4) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 13'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_172;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_2 = nf_1_fu_240;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_1 = sf_fu_168;
    end
end

always @ (*) begin
    if (((ap_predicate_op56_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (ap_predicate_op56_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op268_write_state4 == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_predicate_op268_write_state4 == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln249_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else if (((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_1673_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_iter3_fsm_state4)))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

assign add_ln840_10_fu_919_p2 = ($signed(add_ln840_9_fu_913_p2) + $signed(sext_ln90_3_fu_887_p1));

assign add_ln840_11_fu_1241_p2 = ($signed(sext_ln840_8_fu_1238_p1) + $signed(add_ln840_8_fu_1232_p2));

assign add_ln840_12_fu_1256_p2 = ($signed(select_ln272_3_fu_1147_p3) + $signed(sext_ln840_9_fu_1252_p1));

assign add_ln840_13_fu_958_p2 = ($signed(sext_ln90_6_fu_943_p1) + $signed(sext_ln840_10_fu_954_p1));

assign add_ln840_14_fu_964_p2 = ($signed(add_ln840_13_fu_958_p2) + $signed(sext_ln90_5_fu_932_p1));

assign add_ln840_15_fu_1265_p2 = ($signed(sext_ln840_11_fu_1262_p1) + $signed(add_ln840_12_fu_1256_p2));

assign add_ln840_16_fu_1280_p2 = ($signed(select_ln272_2_fu_1140_p3) + $signed(sext_ln840_12_fu_1276_p1));

assign add_ln840_17_fu_1003_p2 = ($signed(sext_ln90_8_fu_988_p1) + $signed(sext_ln840_13_fu_999_p1));

assign add_ln840_18_fu_1009_p2 = ($signed(add_ln840_17_fu_1003_p2) + $signed(sext_ln90_7_fu_977_p1));

assign add_ln840_19_fu_1289_p2 = ($signed(sext_ln840_14_fu_1286_p1) + $signed(add_ln840_16_fu_1280_p2));

assign add_ln840_1_fu_823_p2 = ($signed(sext_ln628_1_fu_788_p1) + $signed(sext_ln840_1_fu_819_p1));

assign add_ln840_20_fu_1304_p2 = ($signed(select_ln272_1_fu_1133_p3) + $signed(sext_ln840_15_fu_1300_p1));

assign add_ln840_21_fu_1048_p2 = ($signed(sext_ln90_10_fu_1033_p1) + $signed(sext_ln840_16_fu_1044_p1));

assign add_ln840_22_fu_1054_p2 = ($signed(add_ln840_21_fu_1048_p2) + $signed(sext_ln90_9_fu_1022_p1));

assign add_ln840_23_fu_1313_p2 = ($signed(sext_ln840_17_fu_1310_p1) + $signed(add_ln840_20_fu_1304_p2));

assign add_ln840_24_fu_1328_p2 = ($signed(select_ln272_fu_1126_p3) + $signed(sext_ln840_18_fu_1324_p1));

assign add_ln840_25_fu_1093_p2 = ($signed(sext_ln90_12_fu_1078_p1) + $signed(sext_ln840_19_fu_1089_p1));

assign add_ln840_26_fu_1099_p2 = ($signed(add_ln840_25_fu_1093_p2) + $signed(sext_ln90_11_fu_1067_p1));

assign add_ln840_27_fu_1337_p2 = ($signed(sext_ln840_20_fu_1334_p1) + $signed(add_ln840_24_fu_1328_p2));

assign add_ln840_2_fu_829_p2 = ($signed(add_ln840_1_fu_823_p2) + $signed(sext_ln628_fu_737_p1));

assign add_ln840_3_fu_1193_p2 = ($signed(sext_ln840_2_fu_1190_p1) + $signed(add_ln840_fu_1184_p2));

assign add_ln840_4_fu_1208_p2 = ($signed(select_ln272_5_fu_1161_p3) + $signed(sext_ln840_3_fu_1204_p1));

assign add_ln840_5_fu_868_p2 = ($signed(sext_ln90_2_fu_853_p1) + $signed(sext_ln840_4_fu_864_p1));

assign add_ln840_6_fu_874_p2 = ($signed(add_ln840_5_fu_868_p2) + $signed(sext_ln90_1_fu_842_p1));

assign add_ln840_7_fu_1217_p2 = ($signed(sext_ln840_5_fu_1214_p1) + $signed(add_ln840_4_fu_1208_p2));

assign add_ln840_8_fu_1232_p2 = ($signed(select_ln272_4_fu_1154_p3) + $signed(sext_ln840_6_fu_1228_p1));

assign add_ln840_9_fu_913_p2 = ($signed(sext_ln90_4_fu_898_p1) + $signed(sext_ln840_7_fu_909_p1));

assign add_ln840_fu_1184_p2 = ($signed(select_ln272_6_fu_1168_p3) + $signed(sext_ln840_fu_1180_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_1323 = (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op268_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_312_p2 == 1'd0)) | ((ap_predicate_op56_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_1_reg_263 = 'bx;

always @ (*) begin
    ap_predicate_op268_write_state4 = ((icmp_ln290_reg_1854_pp0_iter2_reg == 1'd1) & (icmp_ln249_reg_1673_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op56_read_state1 = ((icmp_ln253_fu_324_p2 == 1'd1) & (icmp_ln249_fu_312_p2 == 1'd0));
end

assign i_2_fu_318_p2 = (ap_sig_allocacmp_i_1 + 13'd1);

assign icmp_ln1039_1_fu_1371_p2 = (($signed(add_ln840_7_fu_1217_p2) < $signed(tmp_2_fu_1360_p5)) ? 1'b1 : 1'b0);

assign icmp_ln1039_2_fu_1388_p2 = (($signed(add_ln840_11_fu_1241_p2) < $signed(tmp_3_fu_1377_p5)) ? 1'b1 : 1'b0);

assign icmp_ln1039_3_fu_1405_p2 = (($signed(add_ln840_15_fu_1265_p2) < $signed(tmp_4_fu_1394_p5)) ? 1'b1 : 1'b0);

assign icmp_ln1039_4_fu_1422_p2 = (($signed(add_ln840_19_fu_1289_p2) < $signed(tmp_5_fu_1411_p5)) ? 1'b1 : 1'b0);

assign icmp_ln1039_5_fu_1439_p2 = (($signed(add_ln840_23_fu_1313_p2) < $signed(tmp_6_fu_1428_p5)) ? 1'b1 : 1'b0);

assign icmp_ln1039_6_fu_1456_p2 = (($signed(add_ln840_27_fu_1337_p2) < $signed(tmp_7_fu_1445_p5)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_1354_p2 = (($signed(add_ln840_3_fu_1193_p2) < $signed(tmp_1_fu_1343_p5)) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_312_p2 = ((ap_sig_allocacmp_i_1 == 13'd7803) ? 1'b1 : 1'b0);

assign icmp_ln249_reg_1673_pp0_iter0_reg = icmp_ln249_reg_1673;

assign icmp_ln253_fu_324_p2 = ((ap_sig_allocacmp_nf_2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_434_p2 = ((ap_sig_allocacmp_sf_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_666_p2 = ((sf_2_fu_660_p2 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_687_p2 = ((nf_fu_681_p2 == 32'd3) ? 1'b1 : 1'b0);

assign local_temp_V_fu_440_p1 = weights_V_TDATA[0:0];

assign nf_3_fu_693_p3 = ((icmp_ln302_fu_687_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_681_p2);

assign nf_fu_681_p2 = (ap_sig_allocacmp_nf_2 + 32'd1);

assign out_V_TDATA = p_Result_s_fu_1532_p8;

assign p_Result_s_fu_1532_p8 = {{{{{{{result_V_6_fu_1527_p2}, {result_V_5_fu_1522_p2}}, {result_V_4_fu_1517_p2}}, {result_V_3_fu_1512_p2}}, {result_V_2_fu_1507_p2}}, {result_V_1_fu_1502_p2}}, {result_V_fu_1497_p2}};

assign r_V_1_fu_741_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_263[15:8]}};

assign r_V_2_fu_761_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_263[23:16]}};

assign r_V_3_fu_792_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_263[31:24]}};

assign r_V_fu_716_p1 = ap_phi_reg_pp0_iter1_inElem_1_reg_263[7:0];

assign result_V_1_fu_1502_p2 = (icmp_ln1039_1_reg_1931 ^ 1'd1);

assign result_V_2_fu_1507_p2 = (icmp_ln1039_2_reg_1936 ^ 1'd1);

assign result_V_3_fu_1512_p2 = (icmp_ln1039_3_reg_1941 ^ 1'd1);

assign result_V_4_fu_1517_p2 = (icmp_ln1039_4_reg_1946 ^ 1'd1);

assign result_V_5_fu_1522_p2 = (icmp_ln1039_5_reg_1951 ^ 1'd1);

assign result_V_6_fu_1527_p2 = (icmp_ln1039_6_reg_1956 ^ 1'd1);

assign result_V_fu_1497_p2 = (icmp_ln1039_reg_1926 ^ 1'd1);

assign ret_V_1_fu_755_p2 = ($signed(9'd0) - $signed(sext_ln186_fu_751_p1));

assign ret_V_2_fu_775_p2 = ($signed(9'd0) - $signed(sext_ln186_1_fu_771_p1));

assign ret_V_3_fu_806_p2 = ($signed(9'd0) - $signed(sext_ln186_2_fu_802_p1));

assign ret_V_fu_724_p2 = ($signed(9'd0) - $signed(sext_ln90_fu_720_p1));

assign select_ln272_1_fu_1133_p3 = ((icmp_ln272_reg_1703_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : add_i9_i3_5_3148_fu_196);

assign select_ln272_2_fu_1140_p3 = ((icmp_ln272_reg_1703_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : add_i9_i3_4_3146_fu_192);

assign select_ln272_3_fu_1147_p3 = ((icmp_ln272_reg_1703_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : add_i9_i3_3_3144_fu_188);

assign select_ln272_4_fu_1154_p3 = ((icmp_ln272_reg_1703_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : add_i9_i3_2_3142_fu_184);

assign select_ln272_5_fu_1161_p3 = ((icmp_ln272_reg_1703_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : add_i9_i3_1_3140_fu_180);

assign select_ln272_6_fu_1168_p3 = ((icmp_ln272_reg_1703_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : add_i9_i3_372138_fu_176);

assign select_ln272_fu_1126_p3 = ((icmp_ln272_reg_1703_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : add_i9_i3_6_3150_fu_200);

assign select_ln90_10_fu_891_p3 = ((local_temp_V_10_reg_1764[0:0] == 1'b1) ? sext_ln186_1_fu_771_p1 : ret_V_2_fu_775_p2);

assign select_ln90_11_fu_902_p3 = ((local_temp_V_11_reg_1769[0:0] == 1'b1) ? sext_ln186_2_fu_802_p1 : ret_V_3_fu_806_p2);

assign select_ln90_12_fu_925_p3 = ((local_temp_V_12_reg_1774[0:0] == 1'b1) ? sext_ln90_fu_720_p1 : ret_V_fu_724_p2);

assign select_ln90_13_fu_1247_p3 = ((local_temp_V_13_reg_1779_pp0_iter1_reg[0:0] == 1'b1) ? sext_ln186_reg_1869 : ret_V_1_reg_1880);

assign select_ln90_14_fu_936_p3 = ((local_temp_V_14_reg_1784[0:0] == 1'b1) ? sext_ln186_1_fu_771_p1 : ret_V_2_fu_775_p2);

assign select_ln90_15_fu_947_p3 = ((local_temp_V_15_reg_1789[0:0] == 1'b1) ? sext_ln186_2_fu_802_p1 : ret_V_3_fu_806_p2);

assign select_ln90_16_fu_970_p3 = ((local_temp_V_16_reg_1794[0:0] == 1'b1) ? sext_ln90_fu_720_p1 : ret_V_fu_724_p2);

assign select_ln90_17_fu_1271_p3 = ((local_temp_V_17_reg_1799_pp0_iter1_reg[0:0] == 1'b1) ? sext_ln186_reg_1869 : ret_V_1_reg_1880);

assign select_ln90_18_fu_981_p3 = ((local_temp_V_18_reg_1804[0:0] == 1'b1) ? sext_ln186_1_fu_771_p1 : ret_V_2_fu_775_p2);

assign select_ln90_19_fu_992_p3 = ((local_temp_V_19_reg_1809[0:0] == 1'b1) ? sext_ln186_2_fu_802_p1 : ret_V_3_fu_806_p2);

assign select_ln90_1_fu_1175_p3 = ((local_temp_V_1_reg_1719_pp0_iter1_reg[0:0] == 1'b1) ? sext_ln186_reg_1869 : ret_V_1_reg_1880);

assign select_ln90_20_fu_1015_p3 = ((local_temp_V_20_reg_1814[0:0] == 1'b1) ? sext_ln90_fu_720_p1 : ret_V_fu_724_p2);

assign select_ln90_21_fu_1295_p3 = ((local_temp_V_21_reg_1819_pp0_iter1_reg[0:0] == 1'b1) ? sext_ln186_reg_1869 : ret_V_1_reg_1880);

assign select_ln90_22_fu_1026_p3 = ((local_temp_V_22_reg_1824[0:0] == 1'b1) ? sext_ln186_1_fu_771_p1 : ret_V_2_fu_775_p2);

assign select_ln90_23_fu_1037_p3 = ((local_temp_V_23_reg_1829[0:0] == 1'b1) ? sext_ln186_2_fu_802_p1 : ret_V_3_fu_806_p2);

assign select_ln90_24_fu_1060_p3 = ((local_temp_V_24_reg_1834[0:0] == 1'b1) ? sext_ln90_fu_720_p1 : ret_V_fu_724_p2);

assign select_ln90_25_fu_1319_p3 = ((local_temp_V_25_reg_1839_pp0_iter1_reg[0:0] == 1'b1) ? sext_ln186_reg_1869 : ret_V_1_reg_1880);

assign select_ln90_26_fu_1071_p3 = ((local_temp_V_26_reg_1844[0:0] == 1'b1) ? sext_ln186_1_fu_771_p1 : ret_V_2_fu_775_p2);

assign select_ln90_27_fu_1082_p3 = ((local_temp_V_27_reg_1849[0:0] == 1'b1) ? sext_ln186_2_fu_802_p1 : ret_V_3_fu_806_p2);

assign select_ln90_2_fu_781_p3 = ((local_temp_V_2_reg_1724[0:0] == 1'b1) ? sext_ln186_1_fu_771_p1 : ret_V_2_fu_775_p2);

assign select_ln90_3_fu_812_p3 = ((local_temp_V_3_reg_1729[0:0] == 1'b1) ? sext_ln186_2_fu_802_p1 : ret_V_3_fu_806_p2);

assign select_ln90_4_fu_835_p3 = ((local_temp_V_4_reg_1734[0:0] == 1'b1) ? sext_ln90_fu_720_p1 : ret_V_fu_724_p2);

assign select_ln90_5_fu_1199_p3 = ((local_temp_V_5_reg_1739_pp0_iter1_reg[0:0] == 1'b1) ? sext_ln186_reg_1869 : ret_V_1_reg_1880);

assign select_ln90_6_fu_846_p3 = ((local_temp_V_6_reg_1744[0:0] == 1'b1) ? sext_ln186_1_fu_771_p1 : ret_V_2_fu_775_p2);

assign select_ln90_7_fu_857_p3 = ((local_temp_V_7_reg_1749[0:0] == 1'b1) ? sext_ln186_2_fu_802_p1 : ret_V_3_fu_806_p2);

assign select_ln90_8_fu_880_p3 = ((local_temp_V_8_reg_1754[0:0] == 1'b1) ? sext_ln90_fu_720_p1 : ret_V_fu_724_p2);

assign select_ln90_9_fu_1223_p3 = ((local_temp_V_9_reg_1759_pp0_iter1_reg[0:0] == 1'b1) ? sext_ln186_reg_1869 : ret_V_1_reg_1880);

assign select_ln90_fu_730_p3 = ((local_temp_V_reg_1714[0:0] == 1'b1) ? sext_ln90_fu_720_p1 : ret_V_fu_724_p2);

assign sext_ln186_1_fu_771_p1 = $signed(r_V_2_fu_761_p4);

assign sext_ln186_2_fu_802_p1 = $signed(r_V_3_fu_792_p4);

assign sext_ln186_fu_751_p1 = $signed(r_V_1_fu_741_p4);

assign sext_ln628_1_fu_788_p1 = $signed(select_ln90_2_fu_781_p3);

assign sext_ln628_fu_737_p1 = $signed(select_ln90_fu_730_p3);

assign sext_ln840_10_fu_954_p1 = $signed(select_ln90_15_fu_947_p3);

assign sext_ln840_11_fu_1262_p1 = $signed(add_ln840_14_reg_1906);

assign sext_ln840_12_fu_1276_p1 = $signed(select_ln90_17_fu_1271_p3);

assign sext_ln840_13_fu_999_p1 = $signed(select_ln90_19_fu_992_p3);

assign sext_ln840_14_fu_1286_p1 = $signed(add_ln840_18_reg_1911);

assign sext_ln840_15_fu_1300_p1 = $signed(select_ln90_21_fu_1295_p3);

assign sext_ln840_16_fu_1044_p1 = $signed(select_ln90_23_fu_1037_p3);

assign sext_ln840_17_fu_1310_p1 = $signed(add_ln840_22_reg_1916);

assign sext_ln840_18_fu_1324_p1 = $signed(select_ln90_25_fu_1319_p3);

assign sext_ln840_19_fu_1089_p1 = $signed(select_ln90_27_fu_1082_p3);

assign sext_ln840_1_fu_819_p1 = $signed(select_ln90_3_fu_812_p3);

assign sext_ln840_20_fu_1334_p1 = $signed(add_ln840_26_reg_1921);

assign sext_ln840_2_fu_1190_p1 = $signed(add_ln840_2_reg_1891);

assign sext_ln840_3_fu_1204_p1 = $signed(select_ln90_5_fu_1199_p3);

assign sext_ln840_4_fu_864_p1 = $signed(select_ln90_7_fu_857_p3);

assign sext_ln840_5_fu_1214_p1 = $signed(add_ln840_6_reg_1896);

assign sext_ln840_6_fu_1228_p1 = $signed(select_ln90_9_fu_1223_p3);

assign sext_ln840_7_fu_909_p1 = $signed(select_ln90_11_fu_902_p3);

assign sext_ln840_8_fu_1238_p1 = $signed(add_ln840_10_reg_1901);

assign sext_ln840_9_fu_1252_p1 = $signed(select_ln90_13_fu_1247_p3);

assign sext_ln840_fu_1180_p1 = $signed(select_ln90_1_fu_1175_p3);

assign sext_ln90_10_fu_1033_p1 = $signed(select_ln90_22_fu_1026_p3);

assign sext_ln90_11_fu_1067_p1 = $signed(select_ln90_24_fu_1060_p3);

assign sext_ln90_12_fu_1078_p1 = $signed(select_ln90_26_fu_1071_p3);

assign sext_ln90_1_fu_842_p1 = $signed(select_ln90_4_fu_835_p3);

assign sext_ln90_2_fu_853_p1 = $signed(select_ln90_6_fu_846_p3);

assign sext_ln90_3_fu_887_p1 = $signed(select_ln90_8_fu_880_p3);

assign sext_ln90_4_fu_898_p1 = $signed(select_ln90_10_fu_891_p3);

assign sext_ln90_5_fu_932_p1 = $signed(select_ln90_12_fu_925_p3);

assign sext_ln90_6_fu_943_p1 = $signed(select_ln90_14_fu_936_p3);

assign sext_ln90_7_fu_977_p1 = $signed(select_ln90_16_fu_970_p3);

assign sext_ln90_8_fu_988_p1 = $signed(select_ln90_18_fu_981_p3);

assign sext_ln90_9_fu_1022_p1 = $signed(select_ln90_20_fu_1015_p3);

assign sext_ln90_fu_720_p1 = $signed(r_V_fu_716_p1);

assign sf_2_fu_660_p2 = (ap_sig_allocacmp_sf_1 + 32'd1);

assign tmp_fu_361_p10 = ap_sig_allocacmp_sf_1[3:0];

assign trunc_ln218_fu_677_p1 = ap_sig_allocacmp_nf_2[1:0];

assign trunc_ln257_fu_385_p1 = ap_sig_allocacmp_sf_1[3:0];

endmodule //MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch
