<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-i</Part>
        <TopModelName>MagSampleFetcher</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.170</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_61_1>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>255</max>
                    </range>
                </TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <VITIS_LOOP_64_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>1</PipelineDepth>
                </VITIS_LOOP_64_2>
            </VITIS_LOOP_61_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <FF>1031</FF>
            <LUT>1502</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_axi_AWVALID</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_AWREADY</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_AWADDR</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_WVALID</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_WREADY</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_WDATA</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_WSTRB</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_ARVALID</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_ARREADY</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_ARADDR</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_RVALID</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_RREADY</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_RDATA</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_RRESP</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_BVALID</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_BREADY</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axi_BRESP</name>
            <Object>axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>MagSampleFetcher</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>MagSampleFetcher</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>MagSampleFetcher</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_0_address0</name>
            <Object>buffer_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_0_ce0</name>
            <Object>buffer_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_0_q0</name>
            <Object>buffer_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_1_address0</name>
            <Object>buffer_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_1_ce0</name>
            <Object>buffer_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_1_q0</name>
            <Object>buffer_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_2_address0</name>
            <Object>buffer_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_2_ce0</name>
            <Object>buffer_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_2_q0</name>
            <Object>buffer_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_3_address0</name>
            <Object>buffer_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_3_ce0</name>
            <Object>buffer_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_3_q0</name>
            <Object>buffer_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_4_address0</name>
            <Object>buffer_in_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_4_ce0</name>
            <Object>buffer_in_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_4_q0</name>
            <Object>buffer_in_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_5_address0</name>
            <Object>buffer_in_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_5_ce0</name>
            <Object>buffer_in_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_5_q0</name>
            <Object>buffer_in_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_6_address0</name>
            <Object>buffer_in_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_6_ce0</name>
            <Object>buffer_in_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_6_q0</name>
            <Object>buffer_in_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_7_address0</name>
            <Object>buffer_in_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_7_ce0</name>
            <Object>buffer_in_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_7_q0</name>
            <Object>buffer_in_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_8_address0</name>
            <Object>buffer_in_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_8_ce0</name>
            <Object>buffer_in_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_8_q0</name>
            <Object>buffer_in_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_9_address0</name>
            <Object>buffer_in_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_9_ce0</name>
            <Object>buffer_in_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_9_q0</name>
            <Object>buffer_in_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_10_address0</name>
            <Object>buffer_in_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_10_ce0</name>
            <Object>buffer_in_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_10_q0</name>
            <Object>buffer_in_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_11_address0</name>
            <Object>buffer_in_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_11_ce0</name>
            <Object>buffer_in_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_in_11_q0</name>
            <Object>buffer_in_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_out_address0</name>
            <Object>buffer_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_out_ce0</name>
            <Object>buffer_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_out_we0</name>
            <Object>buffer_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_out_d0</name>
            <Object>buffer_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bfr_irq</name>
            <Object>bfr_irq</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>n_samples</name>
            <Object>n_samples</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>n_samples_ap_vld</name>
            <Object>n_samples</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>MagSampleFetcher</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_writeData_fu_230</InstName>
                    <ModuleName>writeData</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>230</ID>
                </Instance>
                <Instance>
                    <InstName>grp_loadBuffer_fu_252</InstName>
                    <ModuleName>loadBuffer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>252</ID>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>loadBuffer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.580</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 65</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_loop>
                        <Name>load_loop</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>63</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 63</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.630 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </load_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>loadBuffer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>loadBuffer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>loadBuffer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>loadBuffer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>loadBuffer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>loadBuffer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_0_address0</name>
                    <Object>buffer_in_0</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_0_ce0</name>
                    <Object>buffer_in_0</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_0_q0</name>
                    <Object>buffer_in_0</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_r_address0</name>
                    <Object>buffer_r</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_r_ce0</name>
                    <Object>buffer_r</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_r_we0</name>
                    <Object>buffer_r</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_r_d0</name>
                    <Object>buffer_r</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>n_samples</name>
                    <Object>n_samples</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>6</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>writeData</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.142</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 65</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_116_1>
                        <Name>VITIS_LOOP_116_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>63</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 63</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.630 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_116_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>142</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>writeData</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>writeData</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>writeData</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>writeData</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>writeData</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>writeData</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_out_address0</name>
                    <Object>buffer_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>13</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_out_ce0</name>
                    <Object>buffer_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_out_we0</name>
                    <Object>buffer_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_out_d0</name>
                    <Object>buffer_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_r_address0</name>
                    <Object>buffer_r</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_r_ce0</name>
                    <Object>buffer_r</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_r_q0</name>
                    <Object>buffer_r</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>channel</name>
                    <Object>channel</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>curr_n_samples</name>
                    <Object>curr_n_samples</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>11</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>n_samples</name>
                    <Object>n_samples</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>6</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>MagSampleFetcher</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.170</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_61_1>
                        <Name>VITIS_LOOP_61_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>255</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <VITIS_LOOP_64_2>
                            <Name>VITIS_LOOP_64_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>1</PipelineDepth>
                        </VITIS_LOOP_64_2>
                    </VITIS_LOOP_61_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>1031</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1502</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>s_axi_axi_AWVALID</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_AWREADY</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_AWADDR</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>5</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_WVALID</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_WREADY</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_WDATA</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_WSTRB</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_ARVALID</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_ARREADY</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_ARADDR</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>5</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_RVALID</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_RREADY</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_RDATA</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_RRESP</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_BVALID</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_BREADY</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_axi_BRESP</name>
                    <Object>axi</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>MagSampleFetcher</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>MagSampleFetcher</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>interrupt</name>
                    <Object>MagSampleFetcher</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_0_address0</name>
                    <Object>buffer_in_0</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_0_ce0</name>
                    <Object>buffer_in_0</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_0_q0</name>
                    <Object>buffer_in_0</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_1_address0</name>
                    <Object>buffer_in_1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_1_ce0</name>
                    <Object>buffer_in_1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_1_q0</name>
                    <Object>buffer_in_1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_2_address0</name>
                    <Object>buffer_in_2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_2_ce0</name>
                    <Object>buffer_in_2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_2_q0</name>
                    <Object>buffer_in_2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_3_address0</name>
                    <Object>buffer_in_3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_3_ce0</name>
                    <Object>buffer_in_3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_3_q0</name>
                    <Object>buffer_in_3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_4_address0</name>
                    <Object>buffer_in_4</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_4_ce0</name>
                    <Object>buffer_in_4</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_4_q0</name>
                    <Object>buffer_in_4</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_5_address0</name>
                    <Object>buffer_in_5</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_5_ce0</name>
                    <Object>buffer_in_5</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_5_q0</name>
                    <Object>buffer_in_5</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_6_address0</name>
                    <Object>buffer_in_6</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_6_ce0</name>
                    <Object>buffer_in_6</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_6_q0</name>
                    <Object>buffer_in_6</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_7_address0</name>
                    <Object>buffer_in_7</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_7_ce0</name>
                    <Object>buffer_in_7</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_7_q0</name>
                    <Object>buffer_in_7</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_8_address0</name>
                    <Object>buffer_in_8</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_8_ce0</name>
                    <Object>buffer_in_8</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_8_q0</name>
                    <Object>buffer_in_8</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_9_address0</name>
                    <Object>buffer_in_9</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_9_ce0</name>
                    <Object>buffer_in_9</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_9_q0</name>
                    <Object>buffer_in_9</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_10_address0</name>
                    <Object>buffer_in_10</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_10_ce0</name>
                    <Object>buffer_in_10</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_10_q0</name>
                    <Object>buffer_in_10</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_11_address0</name>
                    <Object>buffer_in_11</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_11_ce0</name>
                    <Object>buffer_in_11</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_in_11_q0</name>
                    <Object>buffer_in_11</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_out_address0</name>
                    <Object>buffer_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>13</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_out_ce0</name>
                    <Object>buffer_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_out_we0</name>
                    <Object>buffer_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>buffer_out_d0</name>
                    <Object>buffer_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>bfr_irq</name>
                    <Object>bfr_irq</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                    <CType>bool</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>n_samples</name>
                    <Object>n_samples</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>6</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>n_samples_ap_vld</name>
                    <Object>n_samples</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="buffer_in_0" index="0" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_0_address0" name="buffer_in_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_0_ce0" name="buffer_in_0_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_0_q0" name="buffer_in_0_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_in_1" index="1" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_1_address0" name="buffer_in_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_1_ce0" name="buffer_in_1_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_1_q0" name="buffer_in_1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_in_2" index="2" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_2_address0" name="buffer_in_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_2_ce0" name="buffer_in_2_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_2_q0" name="buffer_in_2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_in_3" index="3" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_3_address0" name="buffer_in_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_3_ce0" name="buffer_in_3_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_3_q0" name="buffer_in_3_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_in_4" index="4" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_4_address0" name="buffer_in_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_4_ce0" name="buffer_in_4_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_4_q0" name="buffer_in_4_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_in_5" index="5" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_5_address0" name="buffer_in_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_5_ce0" name="buffer_in_5_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_5_q0" name="buffer_in_5_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_in_6" index="6" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_6_address0" name="buffer_in_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_6_ce0" name="buffer_in_6_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_6_q0" name="buffer_in_6_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_in_7" index="7" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_7_address0" name="buffer_in_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_7_ce0" name="buffer_in_7_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_7_q0" name="buffer_in_7_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_in_8" index="8" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_8_address0" name="buffer_in_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_8_ce0" name="buffer_in_8_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_8_q0" name="buffer_in_8_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_in_9" index="9" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_9_address0" name="buffer_in_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_9_ce0" name="buffer_in_9_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_9_q0" name="buffer_in_9_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_in_10" index="10" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_10_address0" name="buffer_in_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_10_ce0" name="buffer_in_10_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_10_q0" name="buffer_in_10_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_in_11" index="11" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_in_11_address0" name="buffer_in_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_in_11_ce0" name="buffer_in_11_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="buffer_in_11_q0" name="buffer_in_11_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_out" index="12" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_out_address0" name="buffer_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_out_ce0" name="buffer_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="buffer_out_we0" name="buffer_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="buffer_out_d0" name="buffer_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n_periods" index="13" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axi" name="n_periods" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bfr_irq" index="14" direction="in" srcType="*" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="bfr_irq" name="bfr_irq" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n_samples" index="15" direction="in" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="n_samples" name="n_samples" usage="data" direction="in"/>
                <hwRef type="port" interface="n_samples_ap_vld" name="n_samples_ap_vld" usage="control" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n_samples_out" index="16" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axi" name="n_samples_out" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axi" name="n_samples_out_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_axi</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="bfr_irq" type="data" busTypeName="data" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="bfr_irq">DATA</portMap>
            </portMaps>
            <ports>
                <port>bfr_irq</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="bfr_irq"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_0_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_0_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_1_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_1_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_2_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_2_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_3_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_3_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_4_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_4_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_5_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_5_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_6_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_6_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_7_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_7_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_8_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_8_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_9_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_9"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_9_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_9"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_10_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_10"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_10_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_10"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_11_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="buffer_in_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_11"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_in_11_q0" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_in_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_in_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_in_11"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_out_address0" type="data" busTypeName="data" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="buffer_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_out_d0" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="n_samples" type="data" busTypeName="data" mode="slave" dataWidth="6">
            <portMaps>
                <portMap portMapName="n_samples">DATA</portMap>
            </portMaps>
            <ports>
                <port>n_samples</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="n_samples"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_axi" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_axi_" paramPrefix="C_S_AXI_AXI_">
            <ports>
                <port>s_axi_axi_ARADDR</port>
                <port>s_axi_axi_ARREADY</port>
                <port>s_axi_axi_ARVALID</port>
                <port>s_axi_axi_AWADDR</port>
                <port>s_axi_axi_AWREADY</port>
                <port>s_axi_axi_AWVALID</port>
                <port>s_axi_axi_BREADY</port>
                <port>s_axi_axi_BRESP</port>
                <port>s_axi_axi_BVALID</port>
                <port>s_axi_axi_RDATA</port>
                <port>s_axi_axi_RREADY</port>
                <port>s_axi_axi_RRESP</port>
                <port>s_axi_axi_RVALID</port>
                <port>s_axi_axi_WDATA</port>
                <port>s_axi_axi_WREADY</port>
                <port>s_axi_axi_WSTRB</port>
                <port>s_axi_axi_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" resetValue="0x0" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" resetValue="0" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" resetValue="0" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" resetValue="0" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" resetValue="0" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" resetValue="0" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" resetValue="0" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="24" name="RESERVED_2" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" resetValue="0x0" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" resetValue="0" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" resetValue="0x0" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" resetValue="0" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" resetValue="0" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" resetValue="0x0" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" resetValue="0" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" resetValue="0" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="n_periods" access="W" resetValue="0x0" description="Data signal of n_periods" range="32">
                    <fields>
                        <field offset="0" width="8" name="n_periods" access="W" resetValue="0" description="Bit 7 to 0 of n_periods"/>
                        <field offset="8" width="24" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="n_samples_out" access="R" resetValue="0x0" description="Data signal of n_samples_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="n_samples_out" access="R" resetValue="0" description="Bit 31 to 0 of n_samples_out"/>
                    </fields>
                </register>
                <register offset="0x1c" name="n_samples_out_ctrl" access="R" resetValue="0x0" description="Control signal of n_samples_out" range="32">
                    <fields>
                        <field offset="0" width="1" name="n_samples_out_ap_vld" access="R" resetValue="0" description="Control signal n_samples_out_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="n_periods"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_axi">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="buffer_in_0_address0">5</column>
                    <column name="buffer_in_0_q0">32</column>
                    <column name="buffer_in_10_address0">5</column>
                    <column name="buffer_in_10_q0">32</column>
                    <column name="buffer_in_11_address0">5</column>
                    <column name="buffer_in_11_q0">32</column>
                    <column name="buffer_in_1_address0">5</column>
                    <column name="buffer_in_1_q0">32</column>
                    <column name="buffer_in_2_address0">5</column>
                    <column name="buffer_in_2_q0">32</column>
                    <column name="buffer_in_3_address0">5</column>
                    <column name="buffer_in_3_q0">32</column>
                    <column name="buffer_in_4_address0">5</column>
                    <column name="buffer_in_4_q0">32</column>
                    <column name="buffer_in_5_address0">5</column>
                    <column name="buffer_in_5_q0">32</column>
                    <column name="buffer_in_6_address0">5</column>
                    <column name="buffer_in_6_q0">32</column>
                    <column name="buffer_in_7_address0">5</column>
                    <column name="buffer_in_7_q0">32</column>
                    <column name="buffer_in_8_address0">5</column>
                    <column name="buffer_in_8_q0">32</column>
                    <column name="buffer_in_9_address0">5</column>
                    <column name="buffer_in_9_q0">32</column>
                    <column name="buffer_out_address0">13</column>
                    <column name="buffer_out_d0">32</column>
                </table>
            </item>
            <item name="REGISTER">
                <table>
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="bfr_irq">ap_none, 1</column>
                    <column name="n_samples">ap_vld, 6</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="buffer_in_0">in, unsigned int*</column>
                    <column name="buffer_in_1">in, unsigned int*</column>
                    <column name="buffer_in_2">in, unsigned int*</column>
                    <column name="buffer_in_3">in, unsigned int*</column>
                    <column name="buffer_in_4">in, unsigned int*</column>
                    <column name="buffer_in_5">in, unsigned int*</column>
                    <column name="buffer_in_6">in, unsigned int*</column>
                    <column name="buffer_in_7">in, unsigned int*</column>
                    <column name="buffer_in_8">in, unsigned int*</column>
                    <column name="buffer_in_9">in, unsigned int*</column>
                    <column name="buffer_in_10">in, unsigned int*</column>
                    <column name="buffer_in_11">in, unsigned int*</column>
                    <column name="buffer_out">out, unsigned int*</column>
                    <column name="n_periods">in, unsigned char</column>
                    <column name="bfr_irq">in, pointer</column>
                    <column name="n_samples">in, pointer</column>
                    <column name="n_samples_out">out, unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="buffer_in_0">buffer_in_0_address0, port, offset, </column>
                    <column name="buffer_in_0">buffer_in_0_ce0, port, , </column>
                    <column name="buffer_in_0">buffer_in_0_q0, port, , </column>
                    <column name="buffer_in_1">buffer_in_1_address0, port, offset, </column>
                    <column name="buffer_in_1">buffer_in_1_ce0, port, , </column>
                    <column name="buffer_in_1">buffer_in_1_q0, port, , </column>
                    <column name="buffer_in_2">buffer_in_2_address0, port, offset, </column>
                    <column name="buffer_in_2">buffer_in_2_ce0, port, , </column>
                    <column name="buffer_in_2">buffer_in_2_q0, port, , </column>
                    <column name="buffer_in_3">buffer_in_3_address0, port, offset, </column>
                    <column name="buffer_in_3">buffer_in_3_ce0, port, , </column>
                    <column name="buffer_in_3">buffer_in_3_q0, port, , </column>
                    <column name="buffer_in_4">buffer_in_4_address0, port, offset, </column>
                    <column name="buffer_in_4">buffer_in_4_ce0, port, , </column>
                    <column name="buffer_in_4">buffer_in_4_q0, port, , </column>
                    <column name="buffer_in_5">buffer_in_5_address0, port, offset, </column>
                    <column name="buffer_in_5">buffer_in_5_ce0, port, , </column>
                    <column name="buffer_in_5">buffer_in_5_q0, port, , </column>
                    <column name="buffer_in_6">buffer_in_6_address0, port, offset, </column>
                    <column name="buffer_in_6">buffer_in_6_ce0, port, , </column>
                    <column name="buffer_in_6">buffer_in_6_q0, port, , </column>
                    <column name="buffer_in_7">buffer_in_7_address0, port, offset, </column>
                    <column name="buffer_in_7">buffer_in_7_ce0, port, , </column>
                    <column name="buffer_in_7">buffer_in_7_q0, port, , </column>
                    <column name="buffer_in_8">buffer_in_8_address0, port, offset, </column>
                    <column name="buffer_in_8">buffer_in_8_ce0, port, , </column>
                    <column name="buffer_in_8">buffer_in_8_q0, port, , </column>
                    <column name="buffer_in_9">buffer_in_9_address0, port, offset, </column>
                    <column name="buffer_in_9">buffer_in_9_ce0, port, , </column>
                    <column name="buffer_in_9">buffer_in_9_q0, port, , </column>
                    <column name="buffer_in_10">buffer_in_10_address0, port, offset, </column>
                    <column name="buffer_in_10">buffer_in_10_ce0, port, , </column>
                    <column name="buffer_in_10">buffer_in_10_q0, port, , </column>
                    <column name="buffer_in_11">buffer_in_11_address0, port, offset, </column>
                    <column name="buffer_in_11">buffer_in_11_ce0, port, , </column>
                    <column name="buffer_in_11">buffer_in_11_q0, port, , </column>
                    <column name="buffer_out">buffer_out_address0, port, offset, </column>
                    <column name="buffer_out">buffer_out_ce0, port, , </column>
                    <column name="buffer_out">buffer_out_we0, port, , </column>
                    <column name="buffer_out">buffer_out_d0, port, , </column>
                    <column name="n_periods">s_axi_axi n_periods, register, , offset=0x10 range=32</column>
                    <column name="bfr_irq">bfr_irq, port, , </column>
                    <column name="n_samples">n_samples, port, , </column>
                    <column name="n_samples">n_samples_ap_vld, port, , </column>
                    <column name="n_samples_out">s_axi_axi n_samples_out, register, , offset=0x18 range=32</column>
                    <column name="n_samples_out">s_axi_axi n_samples_out_ctrl, register, , offset=0x1c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Missed">
                <table>
                    <keys size="4">Variable, Problem, Resolution, Location</keys>
                    <column name="">Cannot analyze the loop bounds of 'VITIS_LOOP_64_2', 214-252, mag_sample_fetcher.cpp:64:20</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

