/* Verilog netlist generated by SCUBA Diamond_1.3_Production (92) */
/* Module Version: 7.1 */
/* C:\lscc\diamond\1.3\ispfpga\bin\nt\scuba.exe -w -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -type bram -wp 11 -rp 1010 -data_width 8 -rdata_width 8 -num_rows 32 -cascade 11 -memfile e:/work/rd/ufm_wb/rd1126_d1.3/source/ipexpress/usr_mem.mem -memformat hex -writemodeA NORMAL -writemodeB NORMAL -e  */
/* Thu Mar 29 15:59:54 2012 */


`timescale 1 ns / 1 ps
module USR_MEM (DataInA, DataInB, AddressA, AddressB, ClockA, ClockB, 
    ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB, QA, QB);
    input wire [7:0] DataInA;
    input wire [7:0] DataInB;
    input wire [4:0] AddressA;
    input wire [4:0] AddressB;
    input wire ClockA;
    input wire ClockB;
    input wire ClockEnA;
    input wire ClockEnB;
    input wire WrA;
    input wire WrB;
    input wire ResetA;
    input wire ResetB;
    output wire [7:0] QA;
    output wire [7:0] QB;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    defparam USR_MEM_0_0_0_0.INIT_DATA = "STATIC" ;
    defparam USR_MEM_0_0_0_0.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam USR_MEM_0_0_0_0.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam USR_MEM_0_0_0_0.INITVAL_00 = "0x03E1E03A1C0361A0321802E1602A14026120221001E0E01A0C0160A0120800E0600A040060200200" ;
    defparam USR_MEM_0_0_0_0.CSDECODE_B = "0b000" ;
    defparam USR_MEM_0_0_0_0.CSDECODE_A = "0b000" ;
    defparam USR_MEM_0_0_0_0.WRITEMODE_B = "NORMAL" ;
    defparam USR_MEM_0_0_0_0.WRITEMODE_A = "NORMAL" ;
    defparam USR_MEM_0_0_0_0.GSR = "ENABLED" ;
    defparam USR_MEM_0_0_0_0.RESETMODE = "ASYNC" ;
    defparam USR_MEM_0_0_0_0.REGMODE_B = "NOREG" ;
    defparam USR_MEM_0_0_0_0.REGMODE_A = "NOREG" ;
    defparam USR_MEM_0_0_0_0.DATA_WIDTH_B = 9 ;
    defparam USR_MEM_0_0_0_0.DATA_WIDTH_A = 9 ;
    DP8KC USR_MEM_0_0_0_0 (.DIA8(scuba_vlo), .DIA7(DataInA[7]), .DIA6(DataInA[6]), 
        .DIA5(DataInA[5]), .DIA4(DataInA[4]), .DIA3(DataInA[3]), .DIA2(DataInA[2]), 
        .DIA1(DataInA[1]), .DIA0(DataInA[0]), .ADA12(scuba_vlo), .ADA11(scuba_vlo), 
        .ADA10(scuba_vlo), .ADA9(scuba_vlo), .ADA8(scuba_vlo), .ADA7(AddressA[4]), 
        .ADA6(AddressA[3]), .ADA5(AddressA[2]), .ADA4(AddressA[1]), .ADA3(AddressA[0]), 
        .ADA2(scuba_vlo), .ADA1(scuba_vlo), .ADA0(scuba_vhi), .CEA(ClockEnA), 
        .OCEA(ClockEnA), .CLKA(ClockA), .WEA(WrA), .CSA2(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA0(scuba_vlo), .RSTA(ResetA), .DIB8(scuba_vlo), .DIB7(DataInB[7]), 
        .DIB6(DataInB[6]), .DIB5(DataInB[5]), .DIB4(DataInB[4]), .DIB3(DataInB[3]), 
        .DIB2(DataInB[2]), .DIB1(DataInB[1]), .DIB0(DataInB[0]), .ADB12(scuba_vlo), 
        .ADB11(scuba_vlo), .ADB10(scuba_vlo), .ADB9(scuba_vlo), .ADB8(scuba_vlo), 
        .ADB7(AddressB[4]), .ADB6(AddressB[3]), .ADB5(AddressB[2]), .ADB4(AddressB[1]), 
        .ADB3(AddressB[0]), .ADB2(scuba_vlo), .ADB1(scuba_vlo), .ADB0(scuba_vhi), 
        .CEB(ClockEnB), .OCEB(ClockEnB), .CLKB(ClockB), .WEB(WrB), .CSB2(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB0(scuba_vlo), .RSTB(ResetB), .DOA8(), .DOA7(QA[7]), 
        .DOA6(QA[6]), .DOA5(QA[5]), .DOA4(QA[4]), .DOA3(QA[3]), .DOA2(QA[2]), 
        .DOA1(QA[1]), .DOA0(QA[0]), .DOB8(), .DOB7(QB[7]), .DOB6(QB[6]), 
        .DOB5(QB[5]), .DOB4(QB[4]), .DOB3(QB[3]), .DOB2(QB[2]), .DOB1(QB[1]), 
        .DOB0(QB[0]))
             /* synthesis MEM_LPC_FILE="USR_MEM.lpc" */
             /* synthesis MEM_INIT_FILE="usr_mem.mem" */;



    // exemplar begin
    // exemplar attribute USR_MEM_0_0_0_0 MEM_LPC_FILE USR_MEM.lpc
    // exemplar attribute USR_MEM_0_0_0_0 MEM_INIT_FILE usr_mem.mem
    // exemplar end

endmodule
