
5. Printing statistics.

=== $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram ===

   Number of wires:                  9
   Number of wire bits:             98
   Number of public wires:           5
   Number of public wire bits:      42
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram ===

   Number of wires:                  9
   Number of wire bits:             70
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               1
   Number of memory bits:        70912
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram ===

   Number of wires:                  9
   Number of wire bits:             70
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               1
   Number of memory bits:        70912
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram ===

   Number of wires:                 17
   Number of wire bits:            175
   Number of public wires:           9
   Number of public wire bits:      73
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:            106
   Number of public wires:          16
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $adffe                          3
     $and                            3
     $eq                             2
     $logic_not                      1
     $mux                            7
     $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      1
     $reduce_bool                    3

=== $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram ===

   Number of wires:                 17
   Number of wire bits:             95
   Number of public wires:           9
   Number of public wire bits:      41
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:             74
   Number of public wires:          16
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $adffe                          3
     $and                            3
     $eq                             2
     $logic_not                      1
     $mux                            7
     $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      1
     $reduce_bool                    3

=== $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram ===

   Number of wires:                  9
   Number of wire bits:             70
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               1
   Number of memory bits:        70912
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram ===

   Number of wires:                  9
   Number of wire bits:             58
   Number of public wires:           5
   Number of public wire bits:      26
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== Accumulator ===

   Number of wires:                 51
   Number of wire bits:            190
   Number of public wires:          27
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            1
     $adffe                          4
     $and                            4
     $dffe                           5
     $mux                            7
     $ne                             3
     $not                            5
     $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      1
     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      1
     $reduce_and                     5

=== Big_Channel ===

   Number of wires:                 18
   Number of wire bits:           1828
   Number of public wires:          18
   Number of public wire bits:    1828
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     Channel_Accumulator            32

=== Channel ===

   Number of wires:                 27
   Number of wire bits:             86
   Number of public wires:          19
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $and                            5
     $dff                            2
     $dffe                           1
     $mul                            1
     $mux                            1
     $not                            3
     $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      1

=== Channel_Accumulator ===

   Number of wires:                 22
   Number of wire bits:             80
   Number of public wires:          22
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     Accumulator                     1
     Channel                         1

=== bvb ===

   Number of wires:                 30
   Number of wire bits:           1134
   Number of public wires:          20
   Number of public wire bits:     745
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                            1
     $adffe                          2
     $and                            2
     $dffe                           3
     $not                            3
     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a     32
     $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram      1
     $reduce_and                     1
     $shl                            2
     $shr                            3

=== fetcher ===

   Number of wires:                 57
   Number of wire bits:           1869
   Number of public wires:          31
   Number of public wire bits:    1347
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $add                            7
     $adffe                         10
     $ge                             1
     $mux                            6
     $ne                             3
     $not                            4
     $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram      1
     $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram      1
     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a     96
     $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram      1
     $reduce_and                     3
     $shl                            3
     $shr                            3

=== spmv ===

   Number of wires:                 57
   Number of wire bits:           4102
   Number of public wires:          38
   Number of public wire bits:    3224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $adff                           1
     $adffe                          4
     $and                            3
     $dffe                           4
     $eq                             1
     $logic_not                      1
     $mux                            1
     $not                            4
     $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram      1
     $reduce_and                     5
     $reduce_or                      1
     $shl                            1
     $shr                            3
     Big_Channel                     1
     bvb                             1
     fetcher                         1

=== design hierarchy ===

   spmv                              1
     $paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram      1
     Big_Channel                     1
       Channel_Accumulator          32
         Accumulator                 1
           $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      1
             $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      1
           $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      1
             $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      1
         Channel                     1
           $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      1
             $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      1
     bvb                             1
       $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a     32
         $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      1
       $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram      1
     fetcher                         1
       $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram      1
       $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram      1
       $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a     96
         $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      1
       $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram      1

   Number of wires:              13935
   Number of wire bits:          65715
   Number of public wires:        7908
   Number of public wire bits:   40492
   Number of memories:             229
   Number of memory bits:       234240
   Number of processes:              0
   Number of cells:               9013
     $add                          489
     $adff                           1
     $adffe                        816
     $and                          965
     $dff                           64
     $dffe                         652
     $eq                           449
     $ge                             1
     $logic_not                    225
     $memrd                        453
     $memwr_v2                     453
     $mul                           32
     $mux                         3190
     $ne                            99
     $not                          267
     $reduce_and                   169
     $reduce_bool                  672
     $reduce_or                      1
     $shl                            6
     $shr                            9

