// Seed: 2654106487
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4
);
  integer id_6 (
      id_3,
      id_2
  );
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    id_16,
    input wand id_2,
    id_17 = 1,
    output wand id_3,
    input tri id_4,
    input tri id_5,
    input tri id_6,
    output wire id_7,
    input uwire id_8,
    input tri0 id_9,
    output supply1 id_10,
    input wire id_11,
    input wire id_12,
    id_18 = 1'b0,
    input uwire id_13,
    input wor id_14
);
  assign id_16 = ~id_18;
  assign id_1  = id_8;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_2,
      id_2
  );
endmodule
