<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="1971">X86 instruction listings</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>X86 instruction listings</h1>
<style>
table.sourceCode, tr.sourceCode, td.lineNumbers, td.sourceCode {
  margin: 0; padding: 0; vertical-align: baseline; border: none; }
<style>
table.sourceCode { width: 100%; line-height: 100%; }
td.lineNumbers { text-align: right; padding-right: 4px; padding-left: 4px; color: #aaaaaa; border-right: 1px solid #aaaaaa; }
td.sourceCode { padding-left: 5px; }
code > span.kw { color: #007020; font-weight: bold; } /* Keyword */
code > span.dt { color: #902000; } /* DataType */
code > span.dv { color: #40a070; } /* DecVal */
code > span.bn { color: #40a070; } /* BaseN */
code > span.fl { color: #40a070; } /* Float */
code > span.ch { color: #4070a0; } /* Char */
code > span.st { color: #4070a0; } /* String */
code > span.co { color: #60a0b0; font-style: italic; } /* Comment */
code > span.ot { color: #007020; } /* Other */
code > span.al { color: #ff0000; font-weight: bold; } /* Alert */
code > span.fu { color: #06287e; } /* Function */
code > span.er { color: #ff0000; font-weight: bold; } /* Error */
code > span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
code > span.cn { color: #880000; } /* Constant */
code > span.sc { color: #4070a0; } /* SpecialChar */
code > span.vs { color: #4070a0; } /* VerbatimString */
code > span.ss { color: #bb6688; } /* SpecialString */
code > span.im { } /* Import */
code > span.va { color: #19177c; } /* Variable */
code > span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
code > span.op { color: #666666; } /* Operator */
code > span.bu { } /* BuiltIn */
code > span.ex { } /* Extension */
code > span.pp { color: #bc7a00; } /* Preprocessor */
code > span.at { color: #7d9029; } /* Attribute */
code > span.do { color: #ba2121; font-style: italic; } /* Documentation */
code > span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
code > span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
code > span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
  </style>
</body></html>
<body>
<hr/>

<p>The <a class="uri" href="x86" title="wikilink">x86</a> <a href="instruction_set" title="wikilink">instruction set</a> refers to the set of instructions that <a class="uri" href="x86" title="wikilink">x86</a>-compatible <a href="microprocessor" title="wikilink">microprocessors</a> support. The instructions are usually part of a <a class="uri" href="executable" title="wikilink">executable</a> program, often stored as a <a href="computer_file" title="wikilink">computer file</a> and executed on the processor.</p>

<p>The x86 instruction set has been extended several times, introducing wider registers and datatypes as well as new functionality.<a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a></p>
<h2 id="x86-integer-instructions">x86 integer instructions</h2>

<p>This is the full 8086/8088 instruction set. Most if not all of these instructions are available in 32-bit mode; they just operate on 32-bit registers (eax, ebx, etc.) and values instead of their 16-bit (ax, bx, etc.) counterparts. See also <a href="x86_assembly_language" title="wikilink">x86 assembly language</a> for a quick tutorial for this processor family. The updated instruction set is also grouped according to architecture (i386, i486, i686) and more generally is referred to as x86_32 and x86_64 (also known as AMD64).</p>
<h3 id="original-80868088-instructions">Original 8086/8088 instructions</h3>
<table>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>Original 8086/8088 instruction set</p></td>
<td style="text-align: left;">
<p>Instruction</p></td>
<td style="text-align: left;">
<p>Meaning</p></td>
<td style="text-align: left;">
<p>Notes</p></td>
<td style="text-align: left;">
<p>Opcode</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a href="Intel_BCD_opcodes" title="wikilink">AAA</a></p></td>
<td style="text-align: left;">
<p>ASCII adjust AL after addition</p></td>
<td style="text-align: left;">
<p>used with unpacked <a href="binary_coded_decimal" title="wikilink">binary coded decimal</a></p></td>
<td style="text-align: left;">
<p>0x37</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>AAD</p></td>
<td style="text-align: left;">
<p>ASCII adjust AX before division</p></td>
<td style="text-align: left;">
<p>8086/8088 datasheet documents only base 10 version of the AAD instruction (<a class="uri" href="opcode" title="wikilink">opcode</a> 0xD5 0x0A), but any other base will work. Later Intel's documentation has the generic form too. NEC V20 and V30 (and possibly other NEC V-series CPUs) always use base 10, and ignore the argument, causing a number of incompatibilities</p></td>
<td style="text-align: left;">
<p>0xD5</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>AAM</p></td>
<td style="text-align: left;">
<p>ASCII adjust AX after multiplication</p></td>
<td style="text-align: left;">
<p>Only base 10 version (Operand is 0xA) is documented, see notes for AAD</p></td>
<td style="text-align: left;">
<p>0xD4</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>AAS</p></td>
<td style="text-align: left;">
<p>ASCII adjust AL after subtraction</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0x3f</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>ADC</p></td>
<td style="text-align: left;">
<p>Add with carry</p></td>
<td style="text-align: left;">
<p><code>destination := destination + source + [[Carry flag|carry_flag]]</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><a href="ADD_(x86_instruction)" title="wikilink">ADD</a></p></td>
<td style="text-align: left;">
<p>Add</p></td>
<td style="text-align: left;">
<p>(1) <code>r/m += r/imm;</code> (2) <code>r += m/imm;</code></p></td>
<td style="text-align: left;">
<p>0x00…0x05, 0x80/0…0x83/0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>AND</p></td>
<td style="text-align: left;">
<p><a href="Logical_conjunction" title="wikilink">Logical AND</a></p></td>
<td style="text-align: left;">
<p>(1) <code>r/m &amp;= r/imm;</code> (2) <code>r &amp;= m/imm;</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CALL</p></td>
<td style="text-align: left;">
<p>Call procedure</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CBW</p></td>
<td style="text-align: left;">
<p>Convert byte to word</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0x98</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CLC</p></td>
<td style="text-align: left;">
<p>Clear <a href="carry_flag" title="wikilink">carry flag</a></p></td>
<td style="text-align: left;">
<p><code>CF = 0;</code></p></td>
<td style="text-align: left;">
<p>0xF8</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CLD</p></td>
<td style="text-align: left;">
<p>Clear <a href="direction_flag" title="wikilink">direction flag</a></p></td>
<td style="text-align: left;">
<p><code>DF = 0;</code></p></td>
<td style="text-align: left;">
<p>0xFC</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><a href="CLI_(x86_instruction)" title="wikilink">CLI</a></p></td>
<td style="text-align: left;">
<p>Clear <a href="IF_(x86_flag)" title="wikilink">interrupt flag</a></p></td>
<td style="text-align: left;">
<p><code>IF = 0;</code></p></td>
<td style="text-align: left;">
<p>0xFA</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CMC</p></td>
<td style="text-align: left;">
<p>Complement carry flag</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xF5</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CMP</p></td>
<td style="text-align: left;">
<p>Compare operands</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CMPSB</p></td>
<td style="text-align: left;">
<p>Compare bytes in memory</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xA6</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CMPSW</p></td>
<td style="text-align: left;">
<p>Compare words</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xA7</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CWD</p></td>
<td style="text-align: left;">
<p>Convert word to doubleword</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0x99</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><a href="Intel_BCD_opcodes" title="wikilink">DAA</a></p></td>
<td style="text-align: left;">
<p>Decimal adjust AL after addition</p></td>
<td style="text-align: left;">
<p>(used with packed <a href="binary_coded_decimal" title="wikilink">binary coded decimal</a>)</p></td>
<td style="text-align: left;">
<p>0x27</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a href="Intel_BCD_opcodes" title="wikilink">DAS</a></p></td>
<td style="text-align: left;">
<p>Decimal adjust AL after subtraction</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0x2F</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>DEC</p></td>
<td style="text-align: left;">
<p>Decrement by 1</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>DIV</p></td>
<td style="text-align: left;">
<p>Unsigned divide</p></td>
<td style="text-align: left;">
<p><code>DX:AX = DX:AX / r/m;</code> resulting <code>DX == remainder</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>ESC</p></td>
<td style="text-align: left;">
<p>Used with <a href="floating-point_unit" title="wikilink">floating-point unit</a></p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a class="uri" href="HLT" title="wikilink">HLT</a></p></td>
<td style="text-align: left;">
<p>Enter halt state</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xF4</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>IDIV</p></td>
<td style="text-align: left;">
<p>Signed divide</p></td>
<td style="text-align: left;">
<p><code>DX:AX = DX:AX / r/m;</code> resulting <code>DX == remainder</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>IMUL</p></td>
<td style="text-align: left;">
<p>Signed multiply</p></td>
<td style="text-align: left;">
<p>(1) <code>DX:AX = AX * r/m;</code> (2) <code>AX = AL * r/m</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>IN</p></td>
<td style="text-align: left;">
<p>Input from port</p></td>
<td style="text-align: left;">
<p>(1) <code>AL = port[imm];</code> (2) <code>AL = port[DX];</code> (3) <code>AX = port[DX];</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>INC</p></td>
<td style="text-align: left;">
<p>Increment by 1</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><a href="INT_(x86_instruction)" title="wikilink">INT</a></p></td>
<td style="text-align: left;">
<p>Call to <a class="uri" href="interrupt" title="wikilink">interrupt</a></p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xCD</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>INTO</p></td>
<td style="text-align: left;">
<p>Call to interrupt if overflow</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xCE</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>IRET</p></td>
<td style="text-align: left;">
<p>Return from interrupt</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>Jcc</p></td>
<td style="text-align: left;">
<p><a href="Branch_(computer_science)" title="wikilink">Jump if condition</a></p></td>
<td style="text-align: left;">
<p>(<code>JA, JAE, JB, JBE, JC, JE, JG, JGE, JL, JLE, JNA, JNAE, JNB, JNBE, JNC, JNE, JNG, JNGE, JNL, JNLE, JNO, JNP, JNS, JNZ, JO, JP, JPE, JPO, JS, JZ</code>)</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>JCXZ</p></td>
<td style="text-align: left;">
<p>Jump if CX is zero</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xE3</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a href="JMP_(x86_instruction)" title="wikilink">JMP</a></p></td>
<td style="text-align: left;">
<p>Jump</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>LAHF</p></td>
<td style="text-align: left;">
<p>Load FLAGS into AH register</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0x9F</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LDS</p></td>
<td style="text-align: left;">
<p>Load pointer using DS</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xC5</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>LEA</p></td>
<td style="text-align: left;">
<p><a href="Load_Effective_Address" title="wikilink">Load Effective Address</a></p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0x8D</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LES</p></td>
<td style="text-align: left;">
<p>Load ES with pointer</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xC4</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>LOCK</p></td>
<td style="text-align: left;">
<p>Assert BUS LOCK# signal</p></td>
<td style="text-align: left;">
<p>(for multiprocessing)</p></td>
<td style="text-align: left;">
<p>0xF0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LODSB</p></td>
<td style="text-align: left;">
<p>Load string byte</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xAC</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>LODSW</p></td>
<td style="text-align: left;">
<p>Load string word</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xAD</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LOOP/LOOPx</p></td>
<td style="text-align: left;">
<p>Loop control</p></td>
<td style="text-align: left;">
<p>(<code>LOOPE, LOOPNE, LOOPNZ, LOOPZ</code>) </p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOV</p></td>
<td style="text-align: left;">
<p>Move</p></td>
<td style="text-align: left;">
<p>copies data from one location to another, (1) <code>r/m = r;</code> (2) <code>r = r/m;</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVSB</p></td>
<td style="text-align: left;">
<p>Move byte from string to string</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xA4</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVSW</p></td>
<td style="text-align: left;">
<p>Move word from string to string</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xA5</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MUL</p></td>
<td style="text-align: left;">
<p>Unsigned multiply</p></td>
<td style="text-align: left;">
<p>(1) <code>DX:AX = AX * r/m;</code> (2) <code>AX = AL * r/m;</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>NEG</p></td>
<td style="text-align: left;">
<p>Two's complement negation</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a class="uri" href="NOP" title="wikilink">NOP</a></p></td>
<td style="text-align: left;">
<p>No operation</p></td>
<td style="text-align: left;">
<p>opcode equivalent to , but it is never optimized to "nothing happens", always using a fixed number of processor ticks</p></td>
<td style="text-align: left;">
<p>0x90</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>NOT</p></td>
<td style="text-align: left;">
<p>Negate the operand, <a href="Bitwise_operation#NOT" title="wikilink">logical NOT</a></p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>OR</p></td>
<td style="text-align: left;">
<p><a href="Logical_disjunction" title="wikilink">Logical OR</a></p></td>
<td style="text-align: left;">
<p>(1)  (2) </p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>OUT</p></td>
<td style="text-align: left;">
<p>Output to port</p></td>
<td style="text-align: left;">
<p>(1) <code>port[imm] = AL;</code> (2) <code>port[DX] = AL;</code> (3) <code>port[DX] = AX;</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>POP</p></td>
<td style="text-align: left;">
<p>Pop data from <a href="Stack_(data_structure)" title="wikilink">stack</a></p></td>
<td style="text-align: left;">
<p><code>r/m = *SP++;</code> POP CS (opcode 0x0F) works only on 8086/8088. Later CPUs use 0x0F as a prefix for newer instructions.</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>POPF</p></td>
<td style="text-align: left;">
<p>Pop <a href="FLAGS_register_(computing)" title="wikilink">FLAGS register</a> from stack</p></td>
<td style="text-align: left;">
<p><code>FLAGS = *SP++;</code></p></td>
<td style="text-align: left;">
<p>0x9D</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PUSH</p></td>
<td style="text-align: left;">
<p>Push data onto stack</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PUSHF</p></td>
<td style="text-align: left;">
<p>Push FLAGS onto stack</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0x9C</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>RCL</p></td>
<td style="text-align: left;">
<p>Rotate left (with carry)</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>RCR</p></td>
<td style="text-align: left;">
<p>Rotate right (with carry)</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>REPxx</p></td>
<td style="text-align: left;">
<p>Repeat MOVS/STOS/CMPS/LODS/SCAS</p></td>
<td style="text-align: left;">
<p>(<code>REP, REPE, REPNE, REPNZ, REPZ</code>)</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>RET</p></td>
<td style="text-align: left;">
<p>Return from procedure</p></td>
<td style="text-align: left;">
<p>Not a real instruction. The assembler will translate these to a RETN or a RETF depending on the memory model of the target system.</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>RETN</p></td>
<td style="text-align: left;">
<p>Return from near procedure</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>RETF</p></td>
<td style="text-align: left;">
<p>Return from far procedure</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>ROL</p></td>
<td style="text-align: left;">
<p>Rotate left</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>ROR</p></td>
<td style="text-align: left;">
<p>Rotate right</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SAHF</p></td>
<td style="text-align: left;">
<p>Store AH into FLAGS</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0x9E</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SAL</p></td>
<td style="text-align: left;">
<p><a href="Arithmetic_shift" title="wikilink">Shift Arithmetically</a> left (signed shift left)</p></td>
<td style="text-align: left;">
<p>(1) <code>r/m &lt;&lt;= 1;</code> (2) <code>r/m &lt;&lt;= CL;</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SAR</p></td>
<td style="text-align: left;">
<p>Shift Arithmetically right (signed shift right)</p></td>
<td style="text-align: left;">
<p>(1) <code>(signed) r/m &gt;&gt;= 1;</code> (2) <code>(signed) r/m &gt;&gt;= CL;</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SBB</p></td>
<td style="text-align: left;">
<p>Subtraction with borrow</p></td>
<td style="text-align: left;">
<p>alternative 1-byte encoding of <code>SBB AL, AL</code> is available via <a href="#Undocumented_instructions" title="wikilink">undocumented</a> SALC instruction</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SCASB</p></td>
<td style="text-align: left;">
<p>Compare byte string</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xAE</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SCASW</p></td>
<td style="text-align: left;">
<p>Compare word string</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xAF</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SHL</p></td>
<td style="text-align: left;">
<p><a href="Logical_shift" title="wikilink">Shift</a> left (unsigned shift left)</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SHR</p></td>
<td style="text-align: left;">
<p>Shift right (unsigned shift right)</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>STC</p></td>
<td style="text-align: left;">
<p>Set carry flag</p></td>
<td style="text-align: left;">
<p><code>CF = 1;</code></p></td>
<td style="text-align: left;">
<p>0xF9</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>STD</p></td>
<td style="text-align: left;">
<p>Set direction flag</p></td>
<td style="text-align: left;">
<p><code>DF = 1;</code></p></td>
<td style="text-align: left;">
<p>0xFD</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a href="STI_(x86_instruction)" title="wikilink">STI</a></p></td>
<td style="text-align: left;">
<p>Set interrupt flag</p></td>
<td style="text-align: left;">
<p><code>IF = 1;</code></p></td>
<td style="text-align: left;">
<p>0xFB</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>STOSB</p></td>
<td style="text-align: left;">
<p>Store byte in string</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xAA</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>STOSW</p></td>
<td style="text-align: left;">
<p>Store word in string</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>0xAB</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SUB</p></td>
<td style="text-align: left;">
<p>Subtraction</p></td>
<td style="text-align: left;">
<p>(1) <code>r/m -= r/imm;</code> (2) <code>r -= m/imm;</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a href="TEST_(x86_instruction)" title="wikilink">TEST</a></p></td>
<td style="text-align: left;">
<p>Logical compare (AND)</p></td>
<td style="text-align: left;">
<p>(1) <code>r/m &amp; r/imm;</code> (2) <code>r &amp; m/imm;</code></p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>WAIT</p></td>
<td style="text-align: left;">
<p>Wait until not busy</p></td>
<td style="text-align: left;">
<p>Waits until BUSY# pin is inactive (used with <a href="floating-point_unit" title="wikilink">floating-point unit</a>)</p></td>
<td style="text-align: left;">
<p>0x9B</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>XCHG</p></td>
<td style="text-align: left;">
<p>Exchange data</p></td>
<td style="text-align: left;">

<p>A <a class="uri" href="spinlock" title="wikilink">spinlock</a> typically uses xchg as an <a href="atomic_operation" title="wikilink">atomic operation</a>. (<a href="coma_bug" title="wikilink">coma bug</a>).</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>XLAT</p></td>
<td style="text-align: left;">
<p>Table look-up translation</p></td>
<td style="text-align: left;">
<p>behaves like <code>MOV AL, [BX+AL]</code></p></td>
<td style="text-align: left;">
<p>0xD7</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>XOR</p></td>
<td style="text-align: left;">
<p><a href="Exclusive_or" title="wikilink">Exclusive OR</a></p></td>
<td style="text-align: left;">
<p>(1) <code>r/m ^= r/imm;</code> (2) <code>r ^= m/imm;</code></p></td>
<td style="text-align: left;"></td>
</tr>
</tbody>
</table>
<h3 id="added-in-specific-processors">Added in specific processors</h3>
<h4 id="added-with-8018680188">Added with <a href="Intel_80186" title="wikilink">80186</a>/<a href="Intel_80188" title="wikilink">80188</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>BOUND</p></td>
<td style="text-align: left;">
<p>Check array index against bounds</p></td>
<td style="text-align: left;">
<p>raises software interrupt 5 if test fails</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>ENTER</p></td>
<td style="text-align: left;">
<p>Enter stack frame</p></td>
<td style="text-align: left;">
<p>Modifies stack for entry to procedure for high level language. Takes two operands: the amount of storage to be allocated on the stack and the nesting level of the procedure.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>INS</p></td>
<td style="text-align: left;">
<p>Input from port to string</p></td>
<td style="text-align: left;">
<p>equivalent to</p>
<pre class="asm"><code>IN (E)AX, DX
MOV ES:[(E)DI], (E)AX
; adjust (E)DI according to operand size and DF</code></pre></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LEAVE</p></td>
<td style="text-align: left;">
<p>Leave stack frame</p></td>
<td style="text-align: left;">
<p>Releases the local stack storage created by the previous ENTER instruction.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>OUTS</p></td>
<td style="text-align: left;">
<p>Output string to port</p></td>
<td style="text-align: left;">
<p>equivalent to</p>
<pre class="asm"><code>MOV (E)AX, DS:[(E)SI]
OUT DX, (E)AX
; adjust (E)SI according to operand size and DF</code></pre></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>POPA</p></td>
<td style="text-align: left;">
<p>Pop all general purpose registers from stack</p></td>
<td style="text-align: left;">
<p>equivalent to</p>
<pre class="asm"><code>POP DI
POP SI
POP BP
POP AX ;no POP SP here, only ADD SP,2
POP BX
POP DX
POP CX
POP AX</code></pre></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PUSHA</p></td>
<td style="text-align: left;">
<p>Push all general purpose registers onto stack</p></td>
<td style="text-align: left;">
<p>equivalent to</p>
<pre class="asm"><code>PUSH AX
PUSH CX
PUSH DX
PUSH BX
PUSH SP ; The value stored is the initial SP value
PUSH BP
PUSH SI
PUSH DI</code></pre></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PUSH immediate</p></td>
<td style="text-align: left;">
<p>Push an immediate byte/word value onto the stack</p></td>
<td style="text-align: left;">
<p>equivalent to</p>
<pre class="asm"><code>PUSH 12h
PUSH 1200h</code></pre></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>IMUL immediate</p></td>
<td style="text-align: left;">
<p>Unsigned multiplication of immediate byte/word value</p></td>
<td style="text-align: left;">
<p>equivalent to</p>
<pre class="asm"><code>IMUL 12h
IMUL 1200h</code></pre></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SHL/SHR/ROL/ROR/RCL/RCR immediate</p></td>
<td style="text-align: left;">
<p>Rotate/shift bits with an immediate value greater than 1</p></td>
<td style="text-align: left;">
<p>equivalent to</p>
<pre class="asm"><code>ROL AX,3
SHR BL,3</code></pre></td>
</tr>
</tbody>
</table>
<h4 id="added-with-80286">Added with <a class="uri" href="80286" title="wikilink">80286</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>ARPL</p></td>
<td style="text-align: left;">
<p>Adjust RPL field of selector</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CLTS</p></td>
<td style="text-align: left;">
<p>Clear task-switched flag in register CR0</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>LAR</p></td>
<td style="text-align: left;">
<p>Load access rights byte</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LGDT</p></td>
<td style="text-align: left;">
<p>Load global descriptor table</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>LIDT</p></td>
<td style="text-align: left;">
<p>Load interrupt descriptor table</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LLDT</p></td>
<td style="text-align: left;">
<p>Load local descriptor table</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LMSW</p></td>
<td style="text-align: left;">
<p>Load machine status word</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><a class="uri" href="LOADALL" title="wikilink">LOADALL</a></p></td>
<td style="text-align: left;">
<p>Load all CPU registers, including internal ones such as GDT</p></td>
<td style="text-align: left;">
<p>Undocumented, 80286 and 80386 only</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LSL</p></td>
<td style="text-align: left;">
<p>Load segment limit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><a href="Load_Task_Register" title="wikilink">LTR</a></p></td>
<td style="text-align: left;">
<p>Load task register</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SGDT</p></td>
<td style="text-align: left;">
<p>Store global descriptor table</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SIDT</p></td>
<td style="text-align: left;">
<p>Store interrupt descriptor table</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SLDT</p></td>
<td style="text-align: left;">
<p>Store local descriptor table</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SMSW</p></td>
<td style="text-align: left;">
<p>Store machine status word</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>STR</p></td>
<td style="text-align: left;">
<p>Store task register</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VERR</p></td>
<td style="text-align: left;">
<p>Verify a segment for reading</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VERW</p></td>
<td style="text-align: left;">
<p>Verify a segment for writing</p></td>
<td style="text-align: left;"></td>
</tr>
</tbody>
</table>
<h4 id="added-with-80386">Added with <a class="uri" href="80386" title="wikilink">80386</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p><a href="Find_first_set" title="wikilink">BSF</a></p></td>
<td style="text-align: left;">
<p>Bit scan forward</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a href="Find_first_set" title="wikilink">BSR</a></p></td>
<td style="text-align: left;">
<p>Bit scan reverse</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><a href="Bit_Test" title="wikilink">BT</a></p></td>
<td style="text-align: left;">
<p>Bit test</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a href="Bit_Test" title="wikilink">BTC</a></p></td>
<td style="text-align: left;">
<p>Bit test and complement</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><a href="Bit_Test" title="wikilink">BTR</a></p></td>
<td style="text-align: left;">
<p>Bit test and reset</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a href="Bit_Test" title="wikilink">BTS</a></p></td>
<td style="text-align: left;">
<p>Bit test and set</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CDQ</p></td>
<td style="text-align: left;">
<p>Convert double-word to quad-word</p></td>
<td style="text-align: left;">
<p>Sign-extends EAX into EDX, forming the quad-word EDX:EAX. Since (I)DIV uses EDX:EAX as its input, CDQ must be called after setting EAX if EDX is not manually initialized (as in 64/32 division) before (I)DIV.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CMPSD</p></td>
<td style="text-align: left;">
<p>Compare string double-word</p></td>
<td style="text-align: left;">
<p>Compares ES:[(E)DI] with DS:[SI]</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CWDE</p></td>
<td style="text-align: left;">
<p>Convert word to double-word</p></td>
<td style="text-align: left;">
<p>Unlike CWD, CWDE sign-extends AX to EAX instead of AX to DX:AX</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>INSD</p></td>
<td style="text-align: left;">
<p>Input from port to string double-word</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>IRETx</p></td>
<td style="text-align: left;">
<p>Interrupt return; D suffix means 32-bit return, F suffix means do not generate epilogue code (i.e. LEAVE instruction)</p></td>
<td style="text-align: left;">
<p>Use IRETD rather than IRET in 32-bit situations</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>JECXZ</p></td>
<td style="text-align: left;">
<p>Jump if ECX is zero</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>LFS, LGS</p></td>
<td style="text-align: left;">
<p>Load far pointer</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LSS</p></td>
<td style="text-align: left;">
<p>Load stack segment</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>LODSD</p></td>
<td style="text-align: left;">
<p>Load string double-word</p></td>
<td style="text-align: left;">
<p>can be prefixed with REP</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LOOPW, LOOP<em>cc</em>W</p></td>
<td style="text-align: left;">
<p>Loop, conditional loop</p></td>
<td style="text-align: left;">
<p>Same as LOOP, LOOP<em>cc</em> for earlier processors</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>LOOPD, LOOPccD</p></td>
<td style="text-align: left;">
<p>Loop while equal</p></td>
<td style="text-align: left;">
<p><code>if (''cc'' &amp;&amp; --ECX) goto lbl;</code>, <em>cc</em> = <strong>Z</strong>(ero), <strong>E</strong>(qual), <strong>N</strong>on<strong>Z</strong>ero, <strong>N</strong>(on)<strong>E</strong>(qual)</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOV to/from CR/DR/TR</p></td>
<td style="text-align: left;">
<p>Move to/from special registers</p></td>
<td style="text-align: left;">
<p>CR=control registers, DR=debug registers, TR=test registers (up to 80486)</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVSD</p></td>
<td style="text-align: left;">
<p>Move string double-word</p></td>
<td style="text-align: left;">
<p><code>*(dword*)ES:EDI±± = (dword*)ESI±±;</code> (±± depends on DF)</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVSX</p></td>
<td style="text-align: left;">
<p>Move with sign-extension</p></td>
<td style="text-align: left;">
<p><code>(long)r = (signed char) r/m;</code> and similar</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVZX</p></td>
<td style="text-align: left;">
<p>Move with zero-extension</p></td>
<td style="text-align: left;">
<p><code>(long)r = (unsigned char) r/m;</code> and similar</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>OUTSD</p></td>
<td style="text-align: left;">
<p>Output to port from string double-word</p></td>
<td style="text-align: left;">
<p><code> port[DX] = *(long*)ESI±±;</code> (±± depends on DF)</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>POPAD</p></td>
<td style="text-align: left;">
<p>Pop all double-word (32-bit) registers from stack</p></td>
<td style="text-align: left;">
<p>Does not pop register ESP off of stack</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>POPFD</p></td>
<td style="text-align: left;">
<p>Pop data into EFLAGS register</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PUSHAD</p></td>
<td style="text-align: left;">
<p>Push all double-word (32-bit) registers onto stack</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PUSHFD</p></td>
<td style="text-align: left;">
<p>Push EFLAGS register onto stack</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SCASD</p></td>
<td style="text-align: left;">
<p>Scan string data double-word</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SETcc</p></td>
<td style="text-align: left;">
<p>Set byte to one on condition, zero otherwise</p></td>
<td style="text-align: left;">
<p>(<code>SETA, SETAE, SETB, SETBE, SETC, SETE, SETG, SETGE, SETL, SETLE, SETNA, SETNAE, SETNB, SETNBE, SETNC, SETNE, SETNG, SETNGE, SETNL, SETNLE, SETNO, SETNP, SETNS, SETNZ, SETO, SETP, SETPE, SETPO, SETS, SETZ</code>)</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SHLD</p></td>
<td style="text-align: left;">
<p>Shift left double-word</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SHRD</p></td>
<td style="text-align: left;">
<p>Shift right double-word</p></td>
<td style="text-align: left;">
<p><code>r1 = r1&gt;&gt;CL ∣ r2&lt;&lt;(32-CL);</code> Instead of CL, immediate 1 can be used</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>STOSD</p></td>
<td style="text-align: left;">
<p>Store string double-word</p></td>
<td style="text-align: left;">
<p><code>*ES:EDI±± = EAX;</code> (±± depends on DF, ES cannot be overridden)</p></td>
</tr>
</tbody>
</table>
<h4 id="added-with-80486">Added with <a class="uri" href="80486" title="wikilink">80486</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>BSWAP</p></td>
<td style="text-align: left;">
<p>Byte Swap</p></td>
<td style="text-align: left;"><div class="sourceCode"><pre class="sourceCode c"><code class="sourceCode c">r = r&lt;&lt;<span class="dv">24</span> | r&lt;&lt;<span class="dv">8</span>&amp;<span class="bn">0x00FF0000</span> | r&gt;&gt;<span class="dv">8</span>&amp;<span class="bn">0x0000FF00</span> | r&gt;&gt;<span class="dv">24</span>;</code></pre></div>

<p>Only works for 32 bit registers</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CMPXCHG</p></td>
<td style="text-align: left;">
<p>atomic CoMPare and eXCHanGe</p></td>
<td style="text-align: left;">
<p>See <a class="uri" href="Compare-and-swap" title="wikilink">Compare-and-swap</a> / on later 80386 as undocumented opcode available</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>INVD</p></td>
<td style="text-align: left;">
<p>Invalidate Internal Caches</p></td>
<td style="text-align: left;">
<p>Flush internal caches</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>INVLPG</p></td>
<td style="text-align: left;">
<p>Invalidate <a href="Translation_lookaside_buffer" title="wikilink">TLB</a> Entry</p></td>
<td style="text-align: left;">
<p>Invalidate TLB Entry for page that contains data specified</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>WBINVD</p></td>
<td style="text-align: left;">
<p>Write Back and Invalidate Cache</p></td>
<td style="text-align: left;">
<p>Writes back all modified cache lines in the processor's internal cache to main memory and invalidates the internal caches.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>XADD</p></td>
<td style="text-align: left;">
<p>eXchange and ADD</p></td>
<td style="text-align: left;">
<p>Exchanges the first operand with the second operand, then loads the sum of the two values into the destination operand.</p></td>
</tr>
</tbody>
</table>
<h4 id="added-with-pentium">Added with <a href="Intel_P5" title="wikilink">Pentium</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p><a class="uri" href="CPUID" title="wikilink">CPUID</a></p></td>
<td style="text-align: left;">
<p>CPU IDentification</p></td>
<td style="text-align: left;">
<p>Returns data regarding processor identification and features, and returns data to the EAX, EBX, ECX, and EDX registers. Instruction functions specified by the EAX register.<a class="footnoteRef" href="#fn2" id="fnref2"><sup>2</sup></a> This was also added to later <a class="uri" href="80486" title="wikilink">80486</a> processors</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CMPXCHG8B</p></td>
<td style="text-align: left;">
<p>CoMPare and eXCHanGe 8 bytes</p></td>
<td style="text-align: left;">
<p>Compare EDX:EAX with m64. If equal, set ZF and load ECX:EBX into m64. Else, clear ZF and load m64 into EDX:EAX.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><a class="uri" href="RDMSR" title="wikilink">RDMSR</a></p></td>
<td style="text-align: left;">
<p>ReaD from <a href="Model-specific_register" title="wikilink">Model-specific register</a></p></td>
<td style="text-align: left;">
<p>Load <a href="Model-specific_register" title="wikilink">MSR</a> specified by ECX into EDX:EAX</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a class="uri" href="RDTSC" title="wikilink">RDTSC</a></p></td>
<td style="text-align: left;">
<p>ReaD Time Stamp Counter</p></td>
<td style="text-align: left;">
<p>Returns the number of processor ticks since the processor being "ONLINE" (since the last power on of system)</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><a class="uri" href="WRMSR" title="wikilink">WRMSR</a></p></td>
<td style="text-align: left;">
<p>WRite to Model-Specific Register</p></td>
<td style="text-align: left;">
<p>Write the value in EDX:EAX to <a href="Model-specific_register" title="wikilink">MSR</a> specified by ECX</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>RSM <a href="http://www.softeng.rl.ac.uk/st/archive/SoftEng/SESP/html/SoftwareTools/vtune/users_guide/mergedProjects/analyzer_ec/mergedProjects/reference_olh/mergedProjects/instructions/instruct32_hh/vc279.htm">1</a></p></td>
<td style="text-align: left;">
<p>| Resume from System Management Mode</p></td>
<td style="text-align: left;">
<p>| This was introduced by the i<a href="386SL#The_i386SL_variant" title="wikilink">386SL</a> and later and is also in the i<a href="Intel_80486SL" title="wikilink">486SL</a> and later. Resumes from <a href="System_Management_Mode" title="wikilink">System Management Mode</a> (SMM)</p></td>
</tr>
</tbody>
</table>
<h4 id="added-with-pentium-mmx">Added with Pentium MMX</h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p><a class="uri" href="RDPMC" title="wikilink">RDPMC</a></p></td>
<td style="text-align: left;">
<p>Read the PMC [Performance Monitoring Counter]</p></td>
<td style="text-align: left;">
<p>Specified in the ECX register into registers EDX:EAX</p></td>
</tr>
</tbody>
</table>

<p>Also MMX registers and MMX support instructions were added. They are usable for both integer and floating point operations, see below.</p>
<h4 id="added-with-amd-k6">Added with <a href="AMD_K6" title="wikilink">AMD K6</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>SYSCALL</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>functionally equivalent to SYSENTER</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SYSRET</p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;">
<p>functionally equivalent to SYSEXIT</p></td>
</tr>
</tbody>
</table>

<p>AMD changed the CPUID detection bit for this feature from the K6-II on.</p>
<h4 id="added-with-pentium-pro">Added with <a href="Pentium_Pro" title="wikilink">Pentium Pro</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>CMOVcc</p></td>
<td style="text-align: left;">
<p>Conditional move</p></td>
<td style="text-align: left;">
<p><em>(CMOVA, CMOVAE, CMOVB, CMOVBE, CMOVC, CMOVE, CMOVG, CMOVGE, CMOVL, CMOVLE, CMOVNA, CMOVNAE, CMOVNB, CMOVNBE, CMOVNC, CMOVNE, CMOVNG, CMOVNGE, CMOVNL, CMOVNLE, CMOVNO, CMOVNP, CMOVNS, CMOVNZ, CMOVO, CMOVP, CMOVPE, CMOVPO, CMOVS, CMOVZ)</em></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SYSENTER</p></td>
<td style="text-align: left;">
<p>SYStem call ENTER</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SYSEXIT</p></td>
<td style="text-align: left;">
<p>SYStem call EXIT</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>UD2</p></td>
<td style="text-align: left;">
<p>Undefined Instruction</p></td>
<td style="text-align: left;">
<p>Generates an invalid opcode. This instruction is provided for software testing to explicitly generate an invalid opcode. The opcode for this instruction is reserved for this purpose.</p></td>
</tr>
</tbody>
</table>
<h4 id="added-with-sse">Added with <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>MASKMOVQ</p></td>
<td style="text-align: left;">
<p>Masked Move of Quadword</p></td>
<td style="text-align: left;">
<p>Selectively write bytes from mm1 to memory location using the byte mask in mm2</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVNTPS</p></td>
<td style="text-align: left;">
<p>Move Aligned Four Packed Single-FP Non Temporal</p></td>
<td style="text-align: left;">
<p>Move packed single-precision floating-point values from xmm to m128, minimizing pollution in the cache hierarchy.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVNTQ</p></td>
<td style="text-align: left;">
<p>Move Quadword Non-Temporal</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PREFETCH0</p></td>
<td style="text-align: left;">
<p>Prefetch Data from Address</p></td>
<td style="text-align: left;">
<p>Prefetch into all cache levels</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PREFETCH1</p></td>
<td style="text-align: left;">
<p>Prefetch Data from Address</p></td>
<td style="text-align: left;">
<p>Prefetch into all cache levels EXCEPT L1</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PREFETCH2</p></td>
<td style="text-align: left;">
<p>Prefetch Data from Address</p></td>
<td style="text-align: left;">
<p>Prefetch into all cache levels EXCEPT L1 and L2</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PREFETCHNTA</p></td>
<td style="text-align: left;">
<p>Prefetch Data from Address</p></td>
<td style="text-align: left;">
<p>Prefetch into all cache levels to non-temporal cache structure</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SFENCE</p></td>
<td style="text-align: left;">
<p>Store Fence</p></td>
<td style="text-align: left;">
<p>Processor hint to make sure all store operations that took place prior to the SFENCE call are globally visible</p></td>
</tr>
</tbody>
</table>
<h4 id="added-with-sse2">Added with <a class="uri" href="SSE2" title="wikilink">SSE2</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>CLFLUSH</p></td>
<td style="text-align: left;">
<p>Cache Line Flush</p></td>
<td style="text-align: left;">
<p>Invalidates the cache line that contains the linear address specified with the source operand from all levels of the processor cache hierarchy</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LFENCE</p></td>
<td style="text-align: left;">
<p>Load Fence</p></td>
<td style="text-align: left;">
<p>Serializes load operations.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MASKMOVDQU</p></td>
<td style="text-align: left;">
<p>Masked Move of Double Quadword Unaligned</p></td>
<td style="text-align: left;">
<p>Stores selected bytes from the source operand (first operand) into a 128-bit memory location</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MFENCE</p></td>
<td style="text-align: left;">
<p>Memory Fence</p></td>
<td style="text-align: left;">
<p>Performs a serializing operation on all load and store instructions that were issued prior the MFENCE instruction.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVNTDQ</p></td>
<td style="text-align: left;">
<p>Move Double Quadword Non-Temporal</p></td>
<td style="text-align: left;">
<p>Move double quadword from xmm to m128, minimizing pollution in the cache hierarchy.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVNTI</p></td>
<td style="text-align: left;">
<p>Move Doubleword Non-Temporal</p></td>
<td style="text-align: left;">
<p>Move doubleword from r32 to m32, minimizing pollution in the cache hierarchy.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVNTPD</p></td>
<td style="text-align: left;">
<p>Move Packed Double-Precision Floating-Point Values Non-Temporal</p></td>
<td style="text-align: left;">
<p>Move packed double-precision floating-point values from xmm to m128, minimizing pollution in the cache hierarchy.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PAUSE</p></td>
<td style="text-align: left;">
<p>Provides a hint to the processor that the following code is a spin loop</p></td>
<td style="text-align: left;">
<p>for cacheability</p></td>
</tr>
</tbody>
</table>
<h4 id="added-with-sse3">Added with <a class="uri" href="SSE3" title="wikilink">SSE3</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>MONITOR EAX, ECX, EDX</p></td>
<td style="text-align: left;">
<p>Setup Monitor Address</p></td>
<td style="text-align: left;">
<p>Sets up a linear address range to be monitored by hardware and activates the monitor.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MWAIT EAX, ECX</p></td>
<td style="text-align: left;">
<p>Monitor Wait</p></td>
<td style="text-align: left;">
<p>Processor hint to stop instruction execution and enter an implementation-dependent optimized state until occurrence of a class of events.</p></td>
</tr>
</tbody>
</table>
<h4 id="added-with-x86-64">Added with <a class="uri" href="x86-64" title="wikilink">x86-64</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>CDQE</p></td>
<td style="text-align: left;">
<p>Sign extend EAX into RAX</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CQO</p></td>
<td style="text-align: left;">
<p>Sign extend RAX into RDX:RAX</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CMPSQ</p></td>
<td style="text-align: left;">
<p>CoMPare String Quadword</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CMPXCHG16B</p></td>
<td style="text-align: left;">
<p>CoMPare and eXCHanGe 16 Bytes</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>IRETQ</p></td>
<td style="text-align: left;">
<p>64-bit Return from Interrupt</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>JRCXZ</p></td>
<td style="text-align: left;">
<p>Jump if RCX is zero</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>LODSQ</p></td>
<td style="text-align: left;">
<p>LOaD String Quadword</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVSXD</p></td>
<td style="text-align: left;">
<p>MOV with Sign Extend 32-bit to 64-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>POPFQ</p></td>
<td style="text-align: left;">
<p>POP RFLAGS Register</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PUSHFQ</p></td>
<td style="text-align: left;">
<p>PUSH RFLAGS Register</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>RDTSCP</p></td>
<td style="text-align: left;">
<p>ReaD Time Stamp Counter and Processor ID</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SCASQ</p></td>
<td style="text-align: left;">
<p>SCAn String Quadword</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>STOSQ</p></td>
<td style="text-align: left;">
<p>STOre String Quadword</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SWAPGS</p></td>
<td style="text-align: left;">
<p>Exchange GS base with KernelGSBase MSR</p></td>
<td style="text-align: left;"></td>
</tr>
</tbody>
</table>
<h4 id="added-with-amd-v">Added with <a href="x86_virtualization#AMD_virtualization_(AMD-V)" title="wikilink">AMD-V</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>CLGI</p></td>
<td style="text-align: left;">
<p>Clear Global Interrupt Flag</p></td>
<td style="text-align: left;">
<p>Clears the GIF</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>INVLPGA</p></td>
<td style="text-align: left;">
<p>Invalidate TLB entry in a specified ASID</p></td>
<td style="text-align: left;">
<p>Invalidates the TLB mapping for the virtual page specified in RAX and the ASID specified in ECX.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOV(CRn)</p></td>
<td style="text-align: left;">
<p>Move to or from control registers</p></td>
<td style="text-align: left;">
<p>Moves 32- or 64-bit contents to control register and vice versa.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SKINIT</p></td>
<td style="text-align: left;">
<p>Secure Init and Jump with Attestation</p></td>
<td style="text-align: left;">
<p>Verifiable startup of trusted software based on secure hash comparison</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>STGI</p></td>
<td style="text-align: left;">
<p>Set Global Interrupt Flag</p></td>
<td style="text-align: left;">
<p>Sets the GIF.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VMLOAD</p></td>
<td style="text-align: left;">
<p>Load state From VMCB</p></td>
<td style="text-align: left;">
<p>Loads a subset of processor state from the VMCB specified by the physical address in the RAX register.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VMMCALL</p></td>
<td style="text-align: left;">
<p>Call VMM</p></td>
<td style="text-align: left;">
<p>Used exclusively to communicate with VMM</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VMRUN</p></td>
<td style="text-align: left;">
<p>Run virtual machine</p></td>
<td style="text-align: left;">
<p>Performs a switch to the guest OS.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VMSAVE</p></td>
<td style="text-align: left;">
<p>Save state To VMCB</p></td>
<td style="text-align: left;">
<p>Saves additional guest state to VMCB.</p></td>
</tr>
</tbody>
</table>
<h4 id="added-with-intel-vt-x">Added with <a href="Intel_VT-x" title="wikilink">Intel VT-x</a></h4>

<p>VMPTRLD, VMPTRST, VMCLEAR, VMREAD, VMWRITE, VMCALL, VMLAUNCH, VMRESUME, VMXOFF, VMXON</p>
<h4 id="added-with-abm">Added with <a href="Advanced_Bit_Manipulation" title="wikilink">ABM</a></h4>

<p>LZCNT, POPCNT (POPulation CouNT) - advanced bit manipulation</p>
<h4 id="added-with-bmi1">Added with <a href="Bit_Manipulation_Instruction_Sets#BMI1_.28Bit_Manipulation_Instruction_Set_1.29" title="wikilink">BMI1</a></h4>

<p>ANDN, BEXTR, BLSI, BLSMSK, BLSR, TZCNT</p>
<h4 id="added-with-bmi2">Added with <a href="Bit_Manipulation_Instruction_Sets#BMI2_.28Bit_Manipulation_Instruction_Set_2.29" title="wikilink">BMI2</a></h4>

<p>BZHI, MULX, PDEP, PEXT, RORX, SARX, SHRX, SHLX</p>
<h4 id="added-with-tbm">Added with <a href="Bit_Manipulation_Instruction_Sets#TBM_.28Trailing_Bit_Manipulation.29" title="wikilink">TBM</a></h4>

<p>BEXTR, BLCFILL, BLCI, BLCIC, BLCMASK, BLCS, BLSFILL, BLSIC, T1MSKC, TZMSK</p>
<h2 id="x87-floating-point-instructions"><a class="uri" href="x87" title="wikilink">x87</a> floating-point instructions</h2>
<h3 id="original-8087-instructions">Original <a class="uri" href="8087" title="wikilink">8087</a> instructions</h3>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>F2XM1</p></td>
<td style="text-align: left;">
<p>

<math display="inline" id="X86_instruction_listings:0">
 <semantics>
  <mrow>
   <mrow>
    <mo stretchy="false">(</mo>
    <msup>
     <mn>2</mn>
     <mi>x</mi>
    </msup>
    <mo stretchy="false">)</mo>
   </mrow>
   <mo>-</mo>
   <mn>1</mn>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <minus></minus>
    <apply>
     <csymbol cd="ambiguous">superscript</csymbol>
     <cn type="integer">2</cn>
     <ci>x</ci>
    </apply>
    <cn type="integer">1</cn>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   (2^{x})-1
  </annotation>
 </semantics>
</math>

</p></td>
<td style="text-align: left;">
<p>more precise than 

<math display="inline" id="X86_instruction_listings:1">
 <semantics>
  <msup>
   <mn>2</mn>
   <mi>x</mi>
  </msup>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <csymbol cd="ambiguous">superscript</csymbol>
    <cn type="integer">2</cn>
    <ci>x</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   2^{x}
  </annotation>
 </semantics>
</math>

 for 

<math display="inline" id="X86_instruction_listings:2">
 <semantics>
  <mi>x</mi>
  <annotation-xml encoding="MathML-Content">
   <ci>x</ci>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   x
  </annotation>
 </semantics>
</math>

 close to zero</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FABS</p></td>
<td style="text-align: left;">
<p>Absolute value</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FADD</p></td>
<td style="text-align: left;">
<p>Add</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FADDP</p></td>
<td style="text-align: left;">
<p>Add and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FBLD</p></td>
<td style="text-align: left;">
<p>Load BCD</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FBSTP</p></td>
<td style="text-align: left;">
<p>Store BCD and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FCHS</p></td>
<td style="text-align: left;">
<p>Change sign</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FCLEX</p></td>
<td style="text-align: left;">
<p>Clear exceptions</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FCOM</p></td>
<td style="text-align: left;">
<p>Compare</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FCOMP</p></td>
<td style="text-align: left;">
<p>Compare and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FCOMPP</p></td>
<td style="text-align: left;">
<p>Compare and pop twice</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FDECSTP</p></td>
<td style="text-align: left;">
<p>Decrement floating point stack pointer</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FDISI</p></td>
<td style="text-align: left;">
<p>Disable interrupts</p></td>
<td style="text-align: left;">
<p>8087 only, otherwise FNOP</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FDIV</p></td>
<td style="text-align: left;">
<p>Divide</p></td>
<td style="text-align: left;">
<p><a href="Pentium_FDIV_bug" title="wikilink">Pentium FDIV bug</a></p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FDIVP</p></td>
<td style="text-align: left;">
<p>Divide and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FDIVR</p></td>
<td style="text-align: left;">
<p>Divide reversed</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FDIVRP</p></td>
<td style="text-align: left;">
<p>Divide reversed and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FENI</p></td>
<td style="text-align: left;">
<p>Enable interrupts</p></td>
<td style="text-align: left;">
<p>8087 only, otherwise FNOP</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FFREE</p></td>
<td style="text-align: left;">
<p>Free register</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FIADD</p></td>
<td style="text-align: left;">
<p>Integer add</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FICOM</p></td>
<td style="text-align: left;">
<p>Integer compare</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FICOMP</p></td>
<td style="text-align: left;">
<p>Integer compare and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FIDIV</p></td>
<td style="text-align: left;">
<p>Integer divide</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FIDIVR</p></td>
<td style="text-align: left;">
<p>Integer divide reversed</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FILD</p></td>
<td style="text-align: left;">
<p>Load integer</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FIMUL</p></td>
<td style="text-align: left;">
<p>Integer multiply</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FINCSTP</p></td>
<td style="text-align: left;">
<p>Increment floating point stack pointer</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FINIT</p></td>
<td style="text-align: left;">
<p>Initialize floating point processor</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FIST</p></td>
<td style="text-align: left;">
<p>Store integer</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FISTP</p></td>
<td style="text-align: left;">
<p>Store integer and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FISUB</p></td>
<td style="text-align: left;">
<p>Integer subtract</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FISUBR</p></td>
<td style="text-align: left;">
<p>Integer subtract reversed</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FLD</p></td>
<td style="text-align: left;">
<p>Floating point load</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FLD1</p></td>
<td style="text-align: left;">
<p>Load 1.0 onto stack</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FLDCW</p></td>
<td style="text-align: left;">
<p>Load control word</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FLDENV</p></td>
<td style="text-align: left;">
<p>Load environment state</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FLDENVW</p></td>
<td style="text-align: left;">
<p>Load environment state, 16-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FLDL2E</p></td>
<td style="text-align: left;">
<p>Load log<sub>2</sub>(e) onto stack</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FLDL2T</p></td>
<td style="text-align: left;">
<p>Load log<sub>2</sub>(10) onto stack</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FLDLG2</p></td>
<td style="text-align: left;">
<p>Load log<sub>10</sub>(2) onto stack</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FLDLN2</p></td>
<td style="text-align: left;">
<p>Load ln(2) onto stack</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FLDPI</p></td>
<td style="text-align: left;">
<p>Load π onto stack</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FLDZ</p></td>
<td style="text-align: left;">
<p>Load 0.0 onto stack</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FMUL</p></td>
<td style="text-align: left;">
<p>Multiply</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FMULP</p></td>
<td style="text-align: left;">
<p>Multiply and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FNCLEX</p></td>
<td style="text-align: left;">
<p>Clear exceptions, no wait</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FNDISI</p></td>
<td style="text-align: left;">
<p>Disable interrupts, no wait</p></td>
<td style="text-align: left;">
<p>8087 only, otherwise FNOP</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FNENI</p></td>
<td style="text-align: left;">
<p>Enable interrupts, no wait</p></td>
<td style="text-align: left;">
<p>8087 only, otherwise FNOP</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FNINIT</p></td>
<td style="text-align: left;">
<p>Initialize floating point processor, no wait</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FNOP</p></td>
<td style="text-align: left;">
<p>No operation</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FNSAVE</p></td>
<td style="text-align: left;">
<p>Save FPU state, no wait, 8-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FNSAVEW</p></td>
<td style="text-align: left;">
<p>Save FPU state, no wait, 16-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FNSTCW</p></td>
<td style="text-align: left;">
<p>Store control word, no wait</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FNSTENV</p></td>
<td style="text-align: left;">
<p>Store FPU environment, no wait</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FNSTENVW</p></td>
<td style="text-align: left;">
<p>Store FPU environment, no wait, 16-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FNSTSW</p></td>
<td style="text-align: left;">
<p>Store status word, no wait</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FPATAN</p></td>
<td style="text-align: left;">
<p>Partial arctangent</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FPREM</p></td>
<td style="text-align: left;">
<p>Partial remainder</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FPTAN</p></td>
<td style="text-align: left;">
<p>Partial tangent</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FRNDINT</p></td>
<td style="text-align: left;">
<p>Round to integer</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FRSTOR</p></td>
<td style="text-align: left;">
<p>Restore saved state</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FRSTORW</p></td>
<td style="text-align: left;">
<p>Restore saved state</p></td>
<td style="text-align: left;">
<p>Perhaps not actually available in 8087</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FSAVE</p></td>
<td style="text-align: left;">
<p>Save FPU state</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FSAVEW</p></td>
<td style="text-align: left;">
<p>Save FPU state, 16-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FSCALE</p></td>
<td style="text-align: left;">
<p>Scale by factor of 2</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FSQRT</p></td>
<td style="text-align: left;">
<p>Square root</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FST</p></td>
<td style="text-align: left;">
<p>Floating point store</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FSTCW</p></td>
<td style="text-align: left;">
<p>Store control word</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FSTENV</p></td>
<td style="text-align: left;">
<p>Store FPU environment</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FSTENVW</p></td>
<td style="text-align: left;">
<p>Store FPU environment, 16-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FSTP</p></td>
<td style="text-align: left;">
<p>Store and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FSTSW</p></td>
<td style="text-align: left;">
<p>Store status word</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FSUB</p></td>
<td style="text-align: left;">
<p>Subtract</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FSUBP</p></td>
<td style="text-align: left;">
<p>Subtract and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FSUBR</p></td>
<td style="text-align: left;">
<p>Reverse subtract</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FSUBRP</p></td>
<td style="text-align: left;">
<p>Reverse subtract and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FTST</p></td>
<td style="text-align: left;">
<p>Test for zero</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FWAIT</p></td>
<td style="text-align: left;">
<p>Wait while FPU is executing</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FXAM</p></td>
<td style="text-align: left;">
<p>Examine condition flags</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FXCH</p></td>
<td style="text-align: left;">
<p>Exchange registers</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FXTRACT</p></td>
<td style="text-align: left;">
<p>Extract exponent and significand</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FYL2X</p></td>
<td style="text-align: left;">
<p>y * log<sub>2</sub> x</p></td>
<td style="text-align: left;">
<p>if y = log<sub>b</sub> 2, then the base-b logarithm is computed</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FYL2XP1</p></td>
<td style="text-align: left;">
<p>y * log<sub>2</sub> (x+1)</p></td>
<td style="text-align: left;">
<p>more precise than log<sub>2</sub> z if x is close to zero</p></td>
</tr>
</tbody>
</table>
<h3 id="added-in-specific-processors-1">Added in specific processors</h3>
<h4 id="added-with-80287">Added with <a href="x87#80287" title="wikilink">80287</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>FSETPM</p></td>
<td style="text-align: left;">
<p>Set protected mode</p></td>
<td style="text-align: left;">
<p>80287 only, otherwise FNOP</p></td>
</tr>
</tbody>
</table>
<h4 id="added-with-80387">Added with <a href="x87#80387" title="wikilink">80387</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>FCOS</p></td>
<td style="text-align: left;">
<p>Cosine</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FLDENVD</p></td>
<td style="text-align: left;">
<p>Load environment state, 32-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FSAVED</p></td>
<td style="text-align: left;">
<p>Save FPU state, 32-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FSTENVD</p></td>
<td style="text-align: left;">
<p>Store FPU environment, 32-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FPREM1</p></td>
<td style="text-align: left;">
<p>Partial remainder</p></td>
<td style="text-align: left;">
<p>Computes IEEE remainder</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FRSTORD</p></td>
<td style="text-align: left;">
<p>Restore saved state, 32-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FSIN</p></td>
<td style="text-align: left;">
<p>Sine</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FSINCOS</p></td>
<td style="text-align: left;">
<p>Sine and cosine</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FSTENVD</p></td>
<td style="text-align: left;">
<p>Store FPU environment, 32-bit</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FUCOM</p></td>
<td style="text-align: left;">
<p>Unordered compare</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>FUCOMP</p></td>
<td style="text-align: left;">
<p>Unordered compare and pop</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>FUCOMPP</p></td>
<td style="text-align: left;">
<p>Unordered compare and pop twice</p></td>
<td style="text-align: left;"></td>
</tr>
</tbody>
</table>
<h4 id="added-with-pentium-pro-1">Added with <a href="Pentium_Pro" title="wikilink">Pentium Pro</a></h4>
<ul>
<li><a class="uri" href="FCMOV" title="wikilink">FCMOV</a> variants: FCMOVB, FCMOVBE, FCMOVE, FCMOVNB, FCMOVNBE, FCMOVNE, FCMOVNU, FCMOVU</li>
<li><a class="uri" href="FCOMI" title="wikilink">FCOMI</a> variants: FCOMI, FCOMIP, FUCOMI, FUCOMIP</li>
</ul>
<h4 id="added-with-sse-1">Added with <a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a></h4>

<p>FXRSTOR, FXSAVE</p>

<p>These are also supported on later Pentium IIs which do not contain SSE support</p>
<h4 id="added-with-sse3-1">Added with SSE3</h4>

<p>FISTTP (x87 to integer conversion with truncation regardless of status word)</p>
<h3 id="undocumented-x87-instructions">Undocumented x87 instructions</h3>

<p>FFREEP performs FFREE ST(i) and pop stack</p>
<h2 id="simd-instructions"><a class="uri" href="SIMD" title="wikilink">SIMD</a> instructions</h2>
<h3 id="mmx-instructions"><a href="MMX_(instruction_set)" title="wikilink">MMX</a> instructions</h3>
<h4 id="added-with-pentium-mmx-1">Added with <a href="Pentium_MMX" title="wikilink">Pentium MMX</a></h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>EMMS</p></td>
<td style="text-align: left;">
<p>Empty MMX Technology State</p></td>
<td style="text-align: left;">
<p>Marks all x87 FPU registers for use by FPU</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVD mm, r/m32</p></td>
<td style="text-align: left;">
<p>Move doubleword</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVQ mm, r/m64</p></td>
<td style="text-align: left;">
<p>Move quadword</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PACKSSDW mm1, mm2/m64</p></td>
<td style="text-align: left;">
<p>Pack doubleword to word (signed with saturation)</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PACKSSWB mm1, mm2/m64</p></td>
<td style="text-align: left;">
<p>Pack word to byte (signed with saturation)</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PACKUSWB mm1, mm2/m64</p></td>
<td style="text-align: left;">
<p>Pack word to byte (signed with unsaturation)</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PADDB mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Add packed byte integers</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PADDW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Add packed word integers</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PADDD mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Add packed doubleword integers</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PADDSB mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Add packed signed byte integers and saturate</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PADDSW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Add packed signed word integers and saturate</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PADDUSB mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Add packed unsigned byte integers and saturate</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PADDUSW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Add packed unsigned word integers and saturate</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PAND mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Bitwise AND</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PANDN mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Bitwise AND NOT</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>POR mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Bitwise OR</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PXOR mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Bitwise XOR</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PCMPEQB mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Compare packed byte integers for equality</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PCMPEQW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Compare packed word integers for equality</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PCMPEQD mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Compare packed doubleword integers for equality</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PCMPGTB mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Compare packed signed byte integers for greater than</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PCMPGTW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Compare packed signed word integers for greater than</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PCMPGTD mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Compare packed signed doubleword integers for greater than</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PMADDWD mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Multiply packed word integers, add adjacent doubleword results</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PMULHW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Multiply packed signed word integers, store high 16 bit results</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PMULLW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Multiply packed signed word integers, store low 16 bit results</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSLLW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Shift left word, shift in zeros</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PSLLD mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Shift left doubleword, shift in zeros</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSLLQ mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Shift left quadword, shift in zeros</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PSRAD mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Shift right doubleword, shift in sign bits</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSRAW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Shift right word, shift in sign bits</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PSRLW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Shift right word, shift in zeros</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSRLD mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Shift right doubleword, shift in zeros</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PSRLQ mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Shift right quadword, shift in zeros</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSUBB mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Subtract packed byte integers</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PSUBW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Subtract packed word integers</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSUBD mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Subtract packed doubleword integers</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PSUBSB mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Subtract packed signed byte integers with saturation</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSUBSW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Subtract packed signed word integers with saturation</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PSUBUSB mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Subtract packed unsigned byte integers with saturation</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSUBUSW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Subtract packed unsigned word integers with saturation</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PUNPCKHBW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Unpack and interleave high-order bytes</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PUNPCKHWD mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Unpack and interleave high-order words</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PUNPCKHDQ mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Unpack and interleave high-order doublewords</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PUNPCKLBW mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Unpack and interleave low-order bytes</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PUNPCKLDQ mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Unpack and interleave low-order words</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PUNPCKLWD mm, mm/m64</p></td>
<td style="text-align: left;">
<p>Unpack and interleave low-order doublewords</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
</tr>
</tbody>
</table>
<h3 id="mmx-instructions-1"><a href="Extended_MMX" title="wikilink">MMX+</a> instructions</h3>
<h4 id="added-with-athlon">Added with <a class="uri" href="Athlon" title="wikilink">Athlon</a></h4>

<p>Same as the SSE <a class="uri" href="SIMD" title="wikilink">SIMD</a> integer instructions which operated on <a href="MMX_(instruction_set)" title="wikilink">MMX</a> registers.</p>
<h3 id="emmx-instructions"><a href="Extended_MMX" title="wikilink">EMMX</a> instructions</h3>
<h4 id="emmi-instructions"><a href="Extended_MMX" title="wikilink">EMMI</a> instructions</h4>
<dl>
<dd>(added with <a class="uri" href="6x86MX" title="wikilink">6x86MX</a> from <a class="uri" href="Cyrix" title="wikilink">Cyrix</a>, deprecated now)
</dd>
</dl>

<p>PAVEB, PADDSIW, PMAGW, PDISTIB, PSUBSIW, PMVZB, PMULHRW, PMVNZB, PMVLZB, PMVGEZB, PMULHRIW, PMACHRIW</p>
<h3 id="dnow-instructions"><a class="uri" href="3DNow!" title="wikilink">3DNow!</a> instructions</h3>
<h4 id="added-with-k6-2">Added with <a class="uri" href="K6-2" title="wikilink">K6-2</a></h4>

<p>FEMMS, PAVGUSB, PF2ID, PFACC, PFADD, PFCMPEQ, PFCMPGE, PFCMPGT, PFMAX, PFMIN, PFMUL, PFRCP, PFRCPIT1, PFRCPIT2, PFRSQIT1, PFRSQRT, PFSUB, PFSUBR, PI2FD, PMULHRW, PREFETCH, PREFETCHW</p>
<h3 id="dnow-instructions-1">3DNow!+ instructions</h3>
<h4 id="added-with-athlon-and-k6-2">Added with <a class="uri" href="Athlon" title="wikilink">Athlon</a> and <a href="AMD_K6-III#K6-2+_(180_nm,_mobile)" title="wikilink">K6-2+</a></h4>

<p>PF2IW, PFNACC, PFPNACC, PI2FW, PSWAPD</p>
<h4 id="added-with-geode-gx">Added with <a href="Geode_GX" title="wikilink">Geode GX</a></h4>

<p>PFRSQRTV, PFRCPV</p>
<h3 id="sse-instructions"><a href="Streaming_SIMD_Extensions" title="wikilink">SSE</a> instructions</h3>

<p><em>Added with <a href="Pentium_III" title="wikilink">Pentium III</a></em></p>
<h4 id="sse-simd-floating-point-instructions">SSE SIMD floating-point instructions</h4>

<p>ADDPS, ADDSS, CMPPS, CMPSS, COMISS, CVTPI2PS, CVTPS2PI, CVTSI2SS, CVTSS2SI, CVTTPS2PI, CVTTSS2SI, DIVPS, DIVSS, LDMXCSR, MAXPS, MAXSS, MINPS, MINSS, MOVAPS, MOVHLPS, MOVHPS, MOVLHPS, MOVLPS, MOVMSKPS, MOVNTPS, MOVSS, MOVUPS, MULPS, MULSS, RCPPS, RCPSS, RSQRTPS, RSQRTSS, SHUFPS, SQRTPS, SQRTSS, STMXCSR, SUBPS, SUBSS, UCOMISS, UNPCKHPS, UNPCKLPS</p>
<h4 id="sse-simd-integer-instructions">SSE SIMD integer instructions</h4>

<p>ANDNPS, ANDPS, ORPS, PAVGB, PAVGW, PEXTRW, PINSRW, PMAXSW, PMAXUB, PMINSW, PMINUB, PMOVMSKB, PMULHUW, PSADBW, PSHUFW, XORPS</p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Opcode</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>MOVUPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 10 /r</p></td>
<td style="text-align: left;">
<p>Move Unaligned Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVSS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 10 /r</p></td>
<td style="text-align: left;">
<p>Move Scalar Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVUPS xmm2/m128, xmm1</p></td>
<td style="text-align: left;">
<p>0F 11 /r</p></td>
<td style="text-align: left;">
<p>Move Unaligned Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVSS xmm2/m32, xmm1</p></td>
<td style="text-align: left;">
<p>F3 0F 11 /r</p></td>
<td style="text-align: left;">
<p>Move Scalar Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVLPS xmm, m64</p></td>
<td style="text-align: left;">
<p>0F 12 /r</p></td>
<td style="text-align: left;">
<p>Move Low Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVHLPS xmm1, xmm2</p></td>
<td style="text-align: left;">
<p>0F 12 /r</p></td>
<td style="text-align: left;">
<p>Move Packed Single-Precision Floating-Point Values High to Low</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVLPS m64, xmm</p></td>
<td style="text-align: left;">
<p>0F 13 /r</p></td>
<td style="text-align: left;">
<p>Move Low Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>UNPCKLPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 14 /r</p></td>
<td style="text-align: left;">
<p>Unpack and Interleave Low Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>UNPCKHPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 15 /r</p></td>
<td style="text-align: left;">
<p>Unpack and Interleave High Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVHPS xmm, m64</p></td>
<td style="text-align: left;">
<p>0F 16 /r</p></td>
<td style="text-align: left;">
<p>Move High Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVLHPS xmm1, xmm2</p></td>
<td style="text-align: left;">
<p>0F 16 /r</p></td>
<td style="text-align: left;">
<p>Move Packed Single-Precision Floating-Point Values Low to High</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVHPS m64, xmm</p></td>
<td style="text-align: left;">
<p>0F 17 /r</p></td>
<td style="text-align: left;">
<p>Move High Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PREFETCHNTA</p></td>
<td style="text-align: left;">
<p>0F 18 /0</p></td>
<td style="text-align: left;">
<p>Prefetch Data Into Caches (non-temporal data with respect to all cache levels)</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PREFETCHT0</p></td>
<td style="text-align: left;">
<p>0F 18 /1</p></td>
<td style="text-align: left;">
<p>Prefetch Data Into Caches (temporal data)</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PREFETCHT1</p></td>
<td style="text-align: left;">
<p>0F 18 /2</p></td>
<td style="text-align: left;">
<p>Prefetch Data Into Caches (temporal data with respect to first level cache)</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PREFETCHT2</p></td>
<td style="text-align: left;">
<p>0F 18 /3</p></td>
<td style="text-align: left;">
<p>Prefetch Data Into Caches (temporal data with respect to second level cache)</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>NOP</p></td>
<td style="text-align: left;">
<p>0F 1F /0</p></td>
<td style="text-align: left;">
<p>No Operation</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVAPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 28 /r</p></td>
<td style="text-align: left;">
<p>Move Aligned Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVAPS xmm2/m128, xmm1</p></td>
<td style="text-align: left;">
<p>0F 29 /r</p></td>
<td style="text-align: left;">
<p>Move Aligned Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CVTPI2PS xmm, mm/m64</p></td>
<td style="text-align: left;">
<p>0F 2A /r</p></td>
<td style="text-align: left;">
<p>Convert Packed Dword Integers to Packed Single-Precision FP Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CVTSI2SS xmm, r/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 2A /r</p></td>
<td style="text-align: left;">
<p>Convert Dword Integer to Scalar Single-Precision FP Value</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVNTPS m128, xmm</p></td>
<td style="text-align: left;">
<p>0F 2B /r</p></td>
<td style="text-align: left;">
<p>Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CVTTPS2PI mm, xmm/m64</p></td>
<td style="text-align: left;">
<p>0F 2C /r</p></td>
<td style="text-align: left;">
<p>Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CVTTSS2SI r32, xmm/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 2C /r</p></td>
<td style="text-align: left;">
<p>Convert with Truncation Scalar Single-Precision FP Value to Dword Integer</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CVTPS2PI mm, xmm/m64</p></td>
<td style="text-align: left;">
<p>0F 2D /r</p></td>
<td style="text-align: left;">
<p>Convert Packed Single-Precision FP Values to Packed Dword Integers</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CVTSS2SI r32, xmm/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 2D /r</p></td>
<td style="text-align: left;">
<p>Convert Scalar Single-Precision FP Value to Dword Integer</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>UCOMISS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>0F 2E /r</p></td>
<td style="text-align: left;">
<p>Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>COMISS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>0F 2F /r</p></td>
<td style="text-align: left;">
<p>Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SQRTPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 51 /r</p></td>
<td style="text-align: left;">
<p>Compute Square Roots of Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SQRTSS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 51 /r</p></td>
<td style="text-align: left;">
<p>Compute Square Root of Scalar Single-Precision Floating-Point Value</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>RSQRTPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 52 /r</p></td>
<td style="text-align: left;">
<p>Compute Reciprocal of Square Root of Packed Single-Precision Floating-Point Value</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>RSQRTSS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 52 /r</p></td>
<td style="text-align: left;">
<p>Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>RCPPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 53 /r</p></td>
<td style="text-align: left;">
<p>Compute Reciprocal of Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>RCPSS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 53 /r</p></td>
<td style="text-align: left;">
<p>Compute Reciprocal of Scalar Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>ANDPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 54 /r</p></td>
<td style="text-align: left;">
<p>Bitwise Logical AND of Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>ANDNPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 55 /r</p></td>
<td style="text-align: left;">
<p>Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>ORPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 56 /r</p></td>
<td style="text-align: left;">
<p>Bitwise Logical OR of Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>XORPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 57 /r</p></td>
<td style="text-align: left;">
<p>Bitwise Logical XOR for Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>ADDPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 58 /r</p></td>
<td style="text-align: left;">
<p>Add Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>ADDSS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 58 /r</p></td>
<td style="text-align: left;">
<p>Add Scalar Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MULPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 59 /r</p></td>
<td style="text-align: left;">
<p>Multiply Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MULSS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 59 /r</p></td>
<td style="text-align: left;">
<p>Multiply Scalar Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SUBPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 5C /r</p></td>
<td style="text-align: left;">
<p>Subtract Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SUBSS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 5C /r</p></td>
<td style="text-align: left;">
<p>Subtract Scalar Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MINPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 5D /r</p></td>
<td style="text-align: left;">
<p>Return Minimum Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MINSS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 5D /r</p></td>
<td style="text-align: left;">
<p>Return Minimum Scalar Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>DIVPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 5E /r</p></td>
<td style="text-align: left;">
<p>Divide Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>DIVSS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 5E /r</p></td>
<td style="text-align: left;">
<p>Divide Scalar Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MAXPS xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>0F 5F /r</p></td>
<td style="text-align: left;">
<p>Return Maximum Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MAXSS xmm1, xmm2/m32</p></td>
<td style="text-align: left;">
<p>F3 0F 5F /r</p></td>
<td style="text-align: left;">
<p>Return Maximum Scalar Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSHUFW mm1, mm2/m64, imm8</p></td>
<td style="text-align: left;">
<p>0F 70 /r ib</p></td>
<td style="text-align: left;">
<p>Shuffle Packed Words</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LDMXCSR m32</p></td>
<td style="text-align: left;">
<p>0F AE /2</p></td>
<td style="text-align: left;">
<p>Load MXCSR Register State</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>STMXCSR m32</p></td>
<td style="text-align: left;">
<p>0F AE /3</p></td>
<td style="text-align: left;">
<p>Store MXCSR Register State</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>SFENCE</p></td>
<td style="text-align: left;">
<p>0F AE /7</p></td>
<td style="text-align: left;">
<p>Store Fence</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CMPPS xmm1, xmm2/m128, imm8</p></td>
<td style="text-align: left;">
<p>0F C2 /r ib</p></td>
<td style="text-align: left;">
<p>Compare Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CMPSS xmm1, xmm2/m32, imm8</p></td>
<td style="text-align: left;">
<p>F3 0F C2 /r ib</p></td>
<td style="text-align: left;">
<p>Compare Scalar Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PINSRW mm, r32/m16, imm8</p></td>
<td style="text-align: left;">
<p>0F C4 /r</p></td>
<td style="text-align: left;">
<p>Insert Word</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PEXTRW r32, mm, imm8</p></td>
<td style="text-align: left;">
<p>0F C5 /r</p></td>
<td style="text-align: left;">
<p>Extract Word</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SHUFPS xmm1, xmm2/m128, imm8</p></td>
<td style="text-align: left;">
<p>0F C6 /r ib</p></td>
<td style="text-align: left;">
<p>Shuffle Packed Single-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PMOVMSKB r32, mm</p></td>
<td style="text-align: left;">
<p>0F D7 /r</p></td>
<td style="text-align: left;">
<p>Move Byte Mask</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PMINUB mm1, mm2/m64</p></td>
<td style="text-align: left;">
<p>0F DA /r</p></td>
<td style="text-align: left;">
<p>Minimum of Packed Unsigned Byte Integers</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PMAXUB mm1, mm2/m64</p></td>
<td style="text-align: left;">
<p>0F DE /r</p></td>
<td style="text-align: left;">
<p>Maximum of Packed Unsigned Byte Integers</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PAVGB mm1, mm2/m64</p></td>
<td style="text-align: left;">
<p>0F E0 /r</p></td>
<td style="text-align: left;">
<p>Average Packed Integers</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PAVGW mm1, mm2/m64</p></td>
<td style="text-align: left;">
<p>0F E3 /r</p></td>
<td style="text-align: left;">
<p>Average Packed Integers</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PMULHUW mm1, mm2/m64</p></td>
<td style="text-align: left;">
<p>0F E4 /r</p></td>
<td style="text-align: left;">
<p>Multiply Packed Unsigned Integers and Store High Result</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVNTQ m64, mm</p></td>
<td style="text-align: left;">
<p>0F E7 /r</p></td>
<td style="text-align: left;">
<p>Store of Quadword Using Non-Temporal Hint</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PMINSW mm1, mm2/m64</p></td>
<td style="text-align: left;">
<p>0F EA /r</p></td>
<td style="text-align: left;">
<p>Minimum of Packed Signed Word Integers</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PMAXSW mm1, mm2/m64</p></td>
<td style="text-align: left;">
<p>0F EE /r</p></td>
<td style="text-align: left;">
<p>Maximum of Packed Signed Word Integers</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSADBW mm1, mm2/m64</p></td>
<td style="text-align: left;">
<p>0F F6 /r</p></td>
<td style="text-align: left;">
<p>Compute Sum of Absolute Differences</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MASKMOVQ mm1, mm2</p></td>
<td style="text-align: left;">
<p>0F F7 /r</p></td>
<td style="text-align: left;">
<p>Store Selected Bytes of Quadword</p></td>
</tr>
</tbody>
</table>
<h3 id="sse2-instructions"><a class="uri" href="SSE2" title="wikilink">SSE2</a> instructions</h3>

<p><em>Added with <a href="Pentium_4" title="wikilink">Pentium 4</a></em> <em>Also see integer instructions added with Pentium 4</em></p>
<h4 id="sse2-simd-floating-point-instructions">SSE2 SIMD floating-point instructions</h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Opcode</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>ADDPD xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>66 0F 58 /r</p></td>
<td style="text-align: left;">
<p>Add Packed Double-Precision Floating-Point Values</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>ADDSD xmm1, xmm2/m64</p></td>
<td style="text-align: left;">
<p>F2 0F 58 /r</p></td>
<td style="text-align: left;">
<p>Add Low Double-Precision Floating-Point Value</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>ANDNPD xmm1, xmm2/m128</p></td>
<td style="text-align: left;">
<p>66 0F 55 /r</p></td>
<td style="text-align: left;">
<p>Bitwise Logical AND NOT</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>CMPPD xmm1, xmm2/m128, imm8</p></td>
<td style="text-align: left;">
<p>66 0F C2 /r ib</p></td>
<td style="text-align: left;">
<p>Compare Packed Double-Precision Floating-Point Values</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>CMPSD xmm1, xmm2/m64, imm8</p></td>
<td style="text-align: left;">
<p>F2 0F C2 /r ib</p></td>
<td style="text-align: left;">
<p>Compare Low Double-Precision Floating-Point Values</p></td>
</tr>
</tbody>
</table>

<p>ADDPD, ADDSD, ANDNPD, ANDPD, CMPPD, CMPSD*, COMISD, CVTDQ2PD, CVTDQ2PS, CVTPD2DQ, CVTPD2PI, CVTPD2PS, CVTPI2PD, CVTPS2DQ, CVTPS2PD, CVTSD2SI, CVTSD2SS, CVTSI2SD, CVTSS2SD, CVTTPD2DQ, CVTTPD2PI, CVTTPS2DQ, CVTTSD2SI, DIVPD, DIVSD, MAXPD, MAXSD, MINPD, MINSD, <a class="uri" href="MOVAPD" title="wikilink">MOVAPD</a>, <a class="uri" href="MOVHPD" title="wikilink">MOVHPD</a>, MOVLPD, MOVMSKPD, MOVSD*, MOVUPD, MULPD, MULSD, ORPD, SHUFPD, SQRTPD, SQRTSD, SUBPD, SUBSD, UCOMISD, UNPCKHPD, UNPCKLPD, XORPD</p>
<ul>
<li>CMPSD <em>and</em> MOVSD <em>have the same name as the <a href="string_(computer_science)" title="wikilink">string</a> instruction mnemonics</em> CMPSD (CMPS) <em>and</em> MOVSD (MOVS)<em>; however, the former refer to scalar <a href="Double_precision" title="wikilink">double-precision</a> <a href="Floating_point" title="wikilink">floating-points</a> whereas the latters refer to <a href="Integer_(computer_science)" title="wikilink">doubleword</a> strings.</em></li>
</ul>
<h4 id="sse2-simd-integer-instructions">SSE2 SIMD integer instructions</h4>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>MOVDQ2Q</p></td>
<td style="text-align: left;">
<p>Move low quadword from XMM to MMX register.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVDQA</p></td>
<td style="text-align: left;">
<p>Move aligned double quadword</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>MOVDQU</p></td>
<td style="text-align: left;">
<p>Move unaligned double quadword</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>MOVQ2DQ</p></td>
<td style="text-align: left;">
<p>Move quadword from MMX register to low quadword of XMM register.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PADDQ</p></td>
<td style="text-align: left;">
<p>Add packed quadword integers.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PSUBQ</p></td>
<td style="text-align: left;">
<p>Subtract packed quadword integers.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PMULUDQ</p></td>
<td style="text-align: left;">
<p>Multiply packed unsigned doubleword integers</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PSHUFHW</p></td>
<td style="text-align: left;">
<p>Shuffle packed high words.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSHUFLW</p></td>
<td style="text-align: left;">
<p>Shuffle packed low words.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PSHUFD</p></td>
<td style="text-align: left;">
<p>Shuffle packed doublewords.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PSLLDQ</p></td>
<td style="text-align: left;">
<p>Packed shift left logical double quadwords.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PSRLDQ</p></td>
<td style="text-align: left;">
<p>Packed shift right logical double quadwords.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>PUNPCKHQDQ</p></td>
<td style="text-align: left;">
<p>Unpack and interleave high-order quadwords,</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>PUNPCKLQDQ</p></td>
<td style="text-align: left;">
<p>Interleave low quadwords,</p></td>
</tr>
<tr class="odd">
</tr>
</tbody>
</table>
<h3 id="sse3-instructions"><a class="uri" href="SSE3" title="wikilink">SSE3</a> instructions</h3>

<p><em>Added with Pentium 4 supporting SSE3</em> <em>Also see integer and floating-point instructions added with Pentium 4 SSE3</em></p>
<h4 id="sse3-simd-floating-point-instructions">SSE3 SIMD floating-point instructions</h4>
<ul>
<li>ADDSUBPD, ADDSUBPS (for Complex Arithmetic)</li>
<li>HADDPD, HADDPS, HSUBPD, HSUBPS (for Graphics)</li>
<li><a class="uri" href="MOVDDUP" title="wikilink">MOVDDUP</a>, MOVSHDUP, MOVSLDUP (for Complex Arithmetic)</li>
</ul>
<h4 id="sse3-simd-integer-instructions">SSE3 SIMD integer instructions</h4>
<ul>
<li>LDDQU (Instructionally equivalent to MOVDQU. For video encoding)</li>
</ul>
<h3 id="ssse3-instructions"><a class="uri" href="SSSE3" title="wikilink">SSSE3</a> instructions</h3>

<p><em>Added with <a class="uri" href="Xeon" title="wikilink">Xeon</a> 5100 series and initial <a href="Core_2" title="wikilink">Core 2</a></em></p>
<ul>
<li>PSIGNW, PSIGND, PSIGNB</li>
<li>PSHUFB</li>
<li>PMULHRSW, PMADDUBSW</li>
<li>PHSUBW, PHSUBSW, PHSUBD</li>
<li>PHADDW, PHADDSW, PHADDD</li>
<li>PALIGNR</li>
<li>PABSW, PABSD, PABSB</li>
</ul>
<h3 id="sse4-instructions"><a class="uri" href="SSE4" title="wikilink">SSE4</a> instructions</h3>
<h4 id="sse4.1"><a class="uri" href="SSE4.1" title="wikilink">SSE4.1</a></h4>

<p><em>Added with <a href="Core_2" title="wikilink">Core 2</a> manufactured in <a class="uri" href="45nm" title="wikilink">45nm</a></em></p>
<h4 id="sse4.1-simd-floating-point-instructions">SSE4.1 SIMD floating-point instructions</h4>
<ul>
<li>DPPS, DPPD</li>
<li>BLENDPS, BLENDPD, BLENDVPS, BLENDVPD</li>
<li>ROUNDPS, ROUNDSS, ROUNDPD, ROUNDSD</li>
<li>INSERTPS, EXTRACTPS</li>
</ul>
<h4 id="sse4.1-simd-integer-instructions">SSE4.1 SIMD integer instructions</h4>
<ul>
<li>MPSADBW</li>
<li>PHMINPOSUW</li>
<li>PMULLD, PMULDQ</li>
<li>PBLENDVB, PBLENDW</li>
<li>PMINSB, PMAXSB, PMINUW, PMAXUW, PMINUD, PMAXUD, PMINSD, PMAXSD</li>
<li>PINSRB, PINSRD/PINSRQ, PEXTRB, PEXTRW, PEXTRD/PEXTRQ</li>
<li>PMOVSXBW, PMOVZXBW, PMOVSXBD, PMOVZXBD, PMOVSXBQ, PMOVZXBQ, PMOVSXWD, PMOVZXWD, PMOVSXWQ, PMOVZXWQ, PMOVSXDQ, PMOVZXDQ</li>
<li>PTEST</li>
<li>PCMPEQQ</li>
<li>PACKUSDW</li>
<li>MOVNTDQA</li>
</ul>
<h4 id="sse4a"><a class="uri" href="SSE4a" title="wikilink">SSE4a</a></h4>

<p><em>Added with <a href="Phenom_(processor)" title="wikilink">Phenom</a> processors</em></p>
<ul>
<li>EXTRQ/INSERTQ</li>
<li>MOVNTSD/MOVNTSS</li>
</ul>
<h4 id="sse4.2"><a class="uri" href="SSE4.2" title="wikilink">SSE4.2</a></h4>

<p><em>Added with <a href="Nehalem_(microarchitecture)" title="wikilink">Nehalem</a> processors</em></p>
<ul>
<li>CRC32</li>
<li>PCMPESTRI</li>
<li>PCMPESTRM</li>
<li>PCMPISTRI</li>
<li>PCMPISTRM</li>
<li>PCMPGTQ</li>
</ul>
<h3 id="fma-instructions"><a href="Fused_multiply–add" title="wikilink">FMA</a> instructions</h3>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Opcode</p></th>
<th style="text-align: left;">
<p>Meaning</p></th>
<th style="text-align: left;">
<p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>VFMADDPD xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 69 /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Add of Packed Double-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VFMADDPS xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 68 /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Add of Packed Single-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VFMADDSD xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 6B /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Add of Scalar Double-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VFMADDSS xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 6A /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Add of Scalar Single-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VFMADDSUBPD xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 5D /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VFMADDSUBPS xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 5C /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VFMSUBADDPD xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 5F /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VFMSUBADDPS xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 5E /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VFMSUBPD xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 6D /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VFMSUBPS xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 6C /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VFMSUBSD xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 6F /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VFMSUBSS xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 6E /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VFNMADDPD xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 79 /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VFNMADDPS xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 78 /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VFNMADDSD xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 7B /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VFNMADDSS xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 7A /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VFNMSUBPD xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 7D /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VFNMSUBPS xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 7C /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>VFNMSUBSD xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 7F /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>VFNMSUBSS xmm0, xmm1, xmm2, xmm3</p></td>
<td style="text-align: left;">
<p>C4E3 WvvvvL01 7E /r /is4</p></td>
<td style="text-align: left;">
<p>Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values</p></td>
<td style="text-align: left;"></td>
</tr>
</tbody>
</table>
<h2 id="intel-aes-instructions">Intel AES instructions</h2>

<p>6 new instructions.</p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Instruction</p></th>
<th style="text-align: left;">
<p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>AESENC</p></td>
<td style="text-align: left;">
<p>Perform one round of an <a href="Advanced_Encryption_Standard" title="wikilink">AES</a> encryption flow</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>AESENCLAST</p></td>
<td style="text-align: left;">
<p>Perform the last round of an AES encryption flow</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>AESDEC</p></td>
<td style="text-align: left;">
<p>Perform one round of an AES decryption flow</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>AESDECLAST</p></td>
<td style="text-align: left;">
<p>Perform the last round of an AES decryption flow</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>AESKEYGENASSIST</p></td>
<td style="text-align: left;">
<p>Assist in AES round key generation</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>AESIMC</p></td>
<td style="text-align: left;">
<p>Assist in AES Inverse Mix Columns</p></td>
</tr>
</tbody>
</table>
<h2 id="undocumented-instructions">Undocumented instructions</h2>

<p>The x86 CPUs contain <a href="Illegal_opcode" title="wikilink">undocumented instructions</a> which are implemented on the chips but not listed in some official documents. They can be found in various sources across the Internet, such as <a href="Ralf_Brown's_Interrupt_List" title="wikilink">Ralf Brown's Interrupt List</a> and at <a class="uri" href="http://sandpile.org">http://sandpile.org</a>.</p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Mnemonic</p></th>
<th style="text-align: left;">
<p>Opcode</p></th>
<th style="text-align: left;">
<p>Description</p></th>
<th style="text-align: left;">
<p>Status</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p>AAM imm8</p></td>
<td style="text-align: left;">
<p>D4 imm8</p></td>
<td style="text-align: left;">
<p>Divide AL by imm8, put the quotient in AH, and the remainder in AL</p></td>
<td style="text-align: left;">
<p>Available beginning with 8086, documented since Pentium (earlier documentation lists no arguments)</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>AAD imm8</p></td>
<td style="text-align: left;">
<p>D5 imm8</p></td>
<td style="text-align: left;">
<p>Multiplication counterpart of AAM</p></td>
<td style="text-align: left;">
<p>Available beginning with 8086, documented since Pentium (earlier documentation lists no arguments)</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>SALC</p></td>
<td style="text-align: left;">
<p>D6</p></td>
<td style="text-align: left;">
<p>Set AL depending on the value of the Carry Flag (a 1-byte alternative of SBB AL, AL)</p></td>
<td style="text-align: left;">
<p>Available beginning with 8086, but only documented since Pentium Pro.</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>UD1</p></td>
<td style="text-align: left;">
<p>0F B9</p></td>
<td style="text-align: left;">
<p>Intentionally undefined instruction, but unlike UD2 this was not published</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>ICEBP</p></td>
<td style="text-align: left;">
<p>F1</p></td>
<td style="text-align: left;">
<p>Single byte single-step exception / Invoke <a href="In-circuit_emulator" title="wikilink">ICE</a></p></td>
<td style="text-align: left;">
<p>Available beginning with 80386, documented (as INT1) since Pentium Pro</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><a class="uri" href="LOADALL" title="wikilink">LOADALL</a></p></td>
<td style="text-align: left;">
<p>0F 05</p></td>
<td style="text-align: left;">
<p>Loads All Registers from Memory Address 0x000800H</p></td>
<td style="text-align: left;">
<p>Only available on 80286</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>Unknown mnemonic</p></td>
<td style="text-align: left;">
<p>0F 04</p></td>
<td style="text-align: left;">
<p>Exact purpose unknown, causes CPU hang. (the only way out is CPU reset)<ref>{{cite web</ref></p></td>
<td style="text-align: left;">
<p>url = <a class="uri" href="http://www.sandpile.org/post/msgs/20004129.htm">http://www.sandpile.org/post/msgs/20004129.htm</a></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>LOADALLD</p></td>
<td style="text-align: left;">
<p>0F 07</p></td>
<td style="text-align: left;">
<p>Loads All Registers from Memory Address ES:EDI</p></td>
<td style="text-align: left;">
<p>Only available on 80386</p></td>
</tr>
</tbody>
</table>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="CLMUL_instruction_set" title="wikilink">CLMUL</a></li>
<li><a href="XOP_instruction_set" title="wikilink">XOP</a></li>
<li><a class="uri" href="F16C" title="wikilink">F16C</a></li>
<li><a href="FMA_instruction_set" title="wikilink">FMA</a></li>
<li><a class="uri" href="RdRand" title="wikilink">RdRand</a></li>
<li><a href="Larrabee_(microarchitecture)" title="wikilink">Larrabee extensions</a></li>
<li><a href="Advanced_Vector_Extensions_2" title="wikilink">Advanced Vector Extensions 2</a></li>
<li><a href="Bit_Manipulation_Instruction_Sets" title="wikilink">Bit Manipulation Instruction Sets</a></li>
<li><a class="uri" href="CPUID" title="wikilink">CPUID</a></li>
</ul>
<h2 id="references">References</h2>
<ul>
<li><a href="http://www.intel.com/products/processor/manuals/">Intel Software Developer's Manuals</a></li>
</ul>
<h2 id="external-links">External links</h2>
<ul>
<li><a href="http://web.archive.org/web/20100407092131/http://home.comcast.net/~fbui/intel.html">The 8086 / 80286 / 80386 / 80486 Instruction Set</a></li>
<li><a href="http://www.intel.com/products/processor/manuals/index.htm">Free IA-32 and x86-64 documentation</a>, provided by Intel</li>
<li><a href="http://www.nasm.us/doc/nasmdocb.html">Netwide Assembler Instruction List</a> (from <a href="Netwide_Assembler" title="wikilink">Netwide Assembler</a>)</li>
<li><a href="http://ref.x86asm.net">x86 Opcode and Instruction Reference</a></li>
</ul>

<p>"</p>

<p><a href="Category:X86_instructions" title="wikilink"> </a> <a href="Category:Instruction_set_listings" title="wikilink">Category:Instruction set listings</a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1"><a href="#fnref1">↩</a></li>
<li id="fn2"></li>
</ol>
</section>
</body>

