--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml timesrc.twx timesrc.ncd -o timesrc.twr timesrc.pcf -ucf
timesrc.ucf

Design file:              timesrc.ncd
Physical constraint file: timesrc.pcf
Device,package,speed:     xc3s50a,vq100,-4 (PRODUCTION 1.42 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SPIIN_CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SPIIN_DATA  |    0.119(R)|    1.041(R)|SPIIN_CLK_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock TIME_CLR
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    2.140(R)|   -0.677(R)|TIME_CLR_IBUF     |   0.000|
------------+------------+------------+------------------+--------+

Clock DOUT_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SPIOUT_CLK  |    9.826(R)|DOUT_CLK_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock DOUT_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DOUT_CLK       |    2.596|         |         |         |
TIME_CLR       |    3.140|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPIIN_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPIIN_CLK      |    1.900|         |         |         |
SPIIN_CS       |    1.649|    1.649|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPIIN_CS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPIIN_CLK      |         |         |    3.716|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TIME_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TIME_CLK       |    5.080|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TIME_CLR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPIIN_CS       |         |    2.701|         |         |
TIME_CLK       |    4.836|         |         |         |
TIME_CLR       |    1.593|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Feb 18 20:34:12 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



