// Seed: 3162520452
`timescale 1ps / 1ps
`define pp_0 0
module module_0;
  assign id_0 = 1;
  logic id_2 = id_2;
  reg   id_3;
  always @(posedge 1'h0) begin
    #1;
    for (id_0 = id_2; 1; id_0 = 1) begin
      if (1) begin
        id_1 <= id_3;
      end
      id_2 = id_2;
    end
  end
endmodule
