#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul 18 09:10:40 2024
# Process ID: 16809
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3500.000 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :23947 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
close_design
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
startgroup
set_property CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
delete_bd_objs [get_bd_cells v_axi4s_vid_out_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
delete_bd_objs [get_bd_cells v_axi4s_vid_out_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {8 3536 744} [get_bd_cells v_axi4s_vid_out_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_mix:5.2 v_mix_0
endgroup
set_property -dict [list \
  CONFIG.LAYER1_INTF_TYPE {1} \
  CONFIG.LAYER2_INTF_TYPE {1} \
  CONFIG.LAYER3_INTF_TYPE {1} \
  CONFIG.VIDEO_FORMAT {0} \
] [get_bd_cells v_mix_0]
set_property CONFIG.NR_LAYERS {3} [get_bd_cells v_mix_0]
set_property -dict [list \
  CONFIG.LAYER1_INTF_TYPE {1} \
  CONFIG.VIDEO_FORMAT {0} \
] [get_bd_cells v_mix_0]
connect_bd_intf_net [get_bd_intf_pins v_mix_0/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_data]
endgroup
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_data]
delete_bd_objs [get_bd_ports vid_data_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {9 4132 640} [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {9 4071 679} [get_bd_cells xlslice_0]
set_property CONFIG.DIN_WIDTH {23} [get_bd_cells xlslice_0]
set_property CONFIG.DIN_WIDTH {24} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_data] [get_bd_pins xlslice_0/Din]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_data] [get_bd_cells xlslice_0]
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_data]
endgroup
set_property name hdmi_data [get_bd_ports vid_data_0]
set_property location {4973 717} [get_bd_ports hdmi_data]
undo
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
endgroup
set_property name hdmi_hsync [get_bd_ports vid_hsync_0]
set_property name hdmi_vsync [get_bd_ports vid_vsync_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins v_axi4s_vid_out_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_mix_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_mix_0/s_axi_CTRL]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
delete_bd_objs [get_bd_cells axi_vdma_0]
save_bd_design
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_xbar_1] }
catch { config_ip_cache -export [get_ips -all main_design_v_axi4s_vid_out_0_2] }
catch { config_ip_cache -export [get_ips -all main_design_v_mix_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_processing_system7_0_0_synth_1 main_design_v_axi4s_vid_out_0_2_synth_1 main_design_v_mix_0_0_synth_1 main_design_xbar_1_synth_1
wait_on_run main_design_processing_system7_0_0_synth_1
wait_on_run main_design_v_axi4s_vid_out_0_2_synth_1
wait_on_run main_design_v_mix_0_0_synth_1
wait_on_run main_design_xbar_1_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
