$date
	Wed Mar  9 22:43:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module OAI1T $end
$var wire 1 ! w2 $end
$var wire 1 " w1 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uut1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " w $end
$upscope $end
$scope module uut2 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & gdd $end
$var wire 1 ' vdd $end
$var wire 1 ! w $end
$var wire 1 ( y1 $end
$var wire 1 ) y2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
1'
0&
0%
0$
0#
1"
x!
$end
#5
1!
z(
1)
#52
1%
#64
0"
1$
#68
0(
#71
z!
#72
0!
#90
1#
#97
z)
#104
1"
0%
#109
1!
#128
0$
#156
0"
1%
#160
x!
#163
0!
#180
1"
0#
#185
1)
z(
#190
1!
#192
0"
1$
#196
0(
#199
z!
#200
0!
#208
1"
0%
#213
1!
#256
0$
#260
1%
#261
z(
#270
0"
1#
#274
0(
#277
z)
#278
x!
#284
0!
#312
1"
0%
#317
1!
#320
1$
#360
0#
#364
0"
1%
#365
1)
#368
x!
#371
0!
#384
1"
0$
#389
x!
z(
#394
1!
#416
0%
#448
1$
#450
1#
#452
0(
#457
z)
#468
0"
1%
#472
x!
#475
0!
#512
0$
#520
1"
0%
#525
1!
#572
0"
1%
#576
x!
#579
0!
