23:22:48 INFO  : Registering command handlers for SDK TCF services
23:22:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\520_lab1_v2\520_lab1_v2.sdk\temp_xsdb_launch_script.tcl
23:22:51 INFO  : XSCT server has started successfully.
23:22:51 INFO  : Successfully done setting XSCT server connection channel  
23:22:51 INFO  : Processing command line option -hwspec C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper.hdf.
23:22:51 INFO  : Successfully done setting SDK workspace  
02:04:14 INFO  : Registering command handlers for SDK TCF services
02:04:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\520_lab1_v2\520_lab1_v2.sdk\temp_xsdb_launch_script.tcl
02:04:16 INFO  : XSCT server has started successfully.
02:04:16 INFO  : Processing command line option -hwspec C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper.hdf.
02:04:16 INFO  : Successfully done setting XSCT server connection channel  
02:04:16 INFO  : Successfully done setting SDK workspace  
02:04:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:04:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02152" && level==0} -index 1' command is executed.
02:04:40 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02152" && level==0} -index 1' command is executed.
02:04:50 INFO  : 'fpga -state' command is executed.
02:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:50 INFO  : Jtag cable 'Digilent Zed 210248B02152' is selected.
02:04:50 INFO  : 'jtag frequency' command is executed.
02:04:50 INFO  : Sourcing of 'C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:04:50 INFO  : Context for 'APU' is selected.
02:04:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:04:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:50 INFO  : Context for 'APU' is selected.
02:04:50 INFO  : 'stop' command is executed.
02:04:51 INFO  : 'ps7_init' command is executed.
02:04:51 INFO  : 'ps7_post_config' command is executed.
02:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:51 INFO  : The application 'C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/520_lab1_app/Debug/520_lab1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
loadhw -hw C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
dow C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/520_lab1_app/Debug/520_lab1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:51 INFO  : 'con' command is executed.
02:04:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
con
----------------End of Script----------------

02:04:51 INFO  : Disconnected from the channel tcfchan#1.
02:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02152" && level==0} -index 1' command is executed.
02:05:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02152" && level==0} -index 1' command is executed.
02:05:49 INFO  : 'fpga -state' command is executed.
02:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:49 INFO  : Jtag cable 'Digilent Zed 210248B02152' is selected.
02:05:49 INFO  : 'jtag frequency' command is executed.
02:05:49 INFO  : Sourcing of 'C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:05:49 INFO  : Context for 'APU' is selected.
02:05:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:05:49 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:49 INFO  : Context for 'APU' is selected.
02:05:49 INFO  : 'stop' command is executed.
02:05:50 INFO  : 'ps7_init' command is executed.
02:05:50 INFO  : 'ps7_post_config' command is executed.
02:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:50 INFO  : The application 'C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/520_lab1_app/Debug/520_lab1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:50 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
loadhw -hw C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
dow C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/520_lab1_app/Debug/520_lab1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:50 INFO  : 'con' command is executed.
02:05:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
con
----------------End of Script----------------

02:05:50 INFO  : Disconnected from the channel tcfchan#2.
02:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:06:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02152" && level==0} -index 1' command is executed.
02:06:45 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02152" && level==0} -index 1' command is executed.
02:06:49 INFO  : 'fpga -state' command is executed.
02:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:06:50 INFO  : Jtag cable 'Digilent Zed 210248B02152' is selected.
02:06:50 INFO  : 'jtag frequency' command is executed.
02:06:50 INFO  : Sourcing of 'C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:06:50 INFO  : Context for 'APU' is selected.
02:06:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:06:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:06:50 INFO  : Context for 'APU' is selected.
02:06:50 INFO  : 'stop' command is executed.
02:06:50 INFO  : 'ps7_init' command is executed.
02:06:50 INFO  : 'ps7_post_config' command is executed.
02:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:06:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:06:50 INFO  : The application 'C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/520_lab1_app/Debug/520_lab1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:06:50 INFO  : 'configparams force-mem-access 0' command is executed.
02:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
loadhw -hw C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
dow C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/520_lab1_app/Debug/520_lab1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:06:50 INFO  : 'con' command is executed.
02:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02152"} -index 0
con
----------------End of Script----------------

02:06:50 INFO  : Disconnected from the channel tcfchan#3.
23:11:37 INFO  : Registering command handlers for SDK TCF services
23:11:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\520_lab1_v2\520_lab1_v2.sdk\temp_xsdb_launch_script.tcl
23:11:39 INFO  : XSCT server has started successfully.
23:11:41 INFO  : Successfully done setting XSCT server connection channel  
23:11:41 INFO  : Processing command line option -hwspec C:/Xilinx/520_lab1_v2/520_lab1_v2.sdk/design_1_wrapper.hdf.
23:11:41 INFO  : Successfully done setting SDK workspace  
23:11:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
