#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 10 12:19:26 2018
# Process ID: 16420
# Current directory: /home/chase/github/FPGA_VHDL/lab2/lab2.runs/synth_1
# Command line: vivado -log lab2_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_top.tcl
# Log file: /home/chase/github/FPGA_VHDL/lab2/lab2.runs/synth_1/lab2_top.vds
# Journal file: /home/chase/github/FPGA_VHDL/lab2/lab2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab2_top.tcl -notrace
