
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000568                       # Number of seconds simulated (Second)
simTicks                                    568366000                       # Number of ticks simulated (Tick)
finalTick                                  1557141000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      8.39                       # Real time elapsed on the host (Second)
hostTickRate                                 67707364                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680120                       # Number of bytes of host memory used (Byte)
simInsts                                      3312574                       # Number of instructions simulated (Count)
simOps                                        3704840                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   394609                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     441337                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          1136732                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1823616                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        2964034                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   5761                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                45097                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             76170                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1125070                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.634533                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.256392                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    287685     25.57%     25.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    161211     14.33%     39.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    133379     11.86%     51.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    110394      9.81%     61.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    169211     15.04%     76.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    137816     12.25%     88.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     66213      5.89%     94.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     31607      2.81%     97.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     27554      2.45%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1125070                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     695      0.33%      0.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                    336      0.16%      0.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   1029      0.48%      0.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    29      0.01%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 211290     98.88%     99.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   295      0.14%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        925061     31.21%     31.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           57      0.00%     31.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     31.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     31.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     31.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     31.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     31.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     31.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     31.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     31.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     31.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       123691      4.17%     35.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     35.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       245372      8.28%     43.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     43.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     43.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       121596      4.10%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1420667     47.93%     95.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       127590      4.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2964034                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.607505                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              213674                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.072089                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  4753782                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1213898                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1172041                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  2518792                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  654862                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          618568                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1867178                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     1310530                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           2959480                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1418453                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      4555                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  16                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1546016                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         129898                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       127563                       # Number of stores executed (Count)
system.cpu.numRate                           2.603498                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             120                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           11662                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1655340                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1778534                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.686706                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.686706                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.456227                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.456227                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    2994210                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    909260                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    1113512                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      394482                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     395286                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   2529753                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         259500                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        129437                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          290                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          107                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  142379                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            142265                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              4303                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               138349                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   36                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  138329                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999855                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       3                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              73                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               73                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           44056                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              4299                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1117229                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.591930                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.709166                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          721370     64.57%     64.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          128704     11.52%     76.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           18728      1.68%     77.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            4772      0.43%     78.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           23445      2.10%     80.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            3767      0.34%     80.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           77187      6.91%     87.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           91711      8.21%     95.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           47545      4.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1117229                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1655356                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1778550                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      375964                       # Number of memory references committed (Count)
system.cpu.commit.loads                        248961                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     129179                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           617116                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1281221                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       913032     51.34%     51.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           50      0.00%     51.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     51.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     51.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     51.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     51.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     51.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     51.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     51.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     51.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       123424      6.94%     58.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       244736     13.76%     72.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     72.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       121344      6.82%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       248961     14.00%     92.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       127003      7.14%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1778550                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         47545                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         177298                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            177298                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        177298                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           177298                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       198758                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          198758                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       198758                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         198758                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2570798355                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2570798355                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2570798355                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2570798355                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       376056                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        376056                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       376056                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       376056                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.528533                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.528533                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.528533                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.528533                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 12934.313864                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 12934.313864                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 12934.313864                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 12934.313864                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       828862                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       153707                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       5.392480                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       120049                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            120049                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        44057                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         44057                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        44057                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        44057                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       154701                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       154701                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       154701                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       154701                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2090916481                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2090916481                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2090916481                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2090916481                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.411378                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.411378                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.411378                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.411378                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13515.856271                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13515.856271                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13515.856271                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13515.856271                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 154700                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        51481                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           51481                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       197572                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        197572                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2557166000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2557166000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       249053                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       249053                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.793293                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.793293                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 12942.957504                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 12942.957504                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        43113                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        43113                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       154459                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       154459                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2087823000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2087823000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.620185                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.620185                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 13517.004513                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 13517.004513                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       125817                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         125817                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         1186                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         1186                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     13632355                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     13632355                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       127003                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       127003                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.009338                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.009338                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 11494.397133                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 11494.397133                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          944                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          944                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          242                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          242                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      3093481                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      3093481                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001905                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001905                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 12782.979339                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 12782.979339                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               379811                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             154700                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.455145                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          992                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1658924                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1658924                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    95592                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                763836                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    119055                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                142189                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4398                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               129237                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     4                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1868506                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    22                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             283995                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1849348                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      142379                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             138332                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        836673                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    8804                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    279734                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1138                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1125070                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.767700                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.706903                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   687227     61.08%     61.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51357      4.56%     65.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    18160      1.61%     67.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   164748     14.64%     81.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    10151      0.90%     82.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51624      4.59%     87.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     9214      0.82%     88.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     7855      0.70%     88.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   124734     11.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1125070                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.125253                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.626899                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         279626                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            279626                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        279626                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           279626                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          108                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             108                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          108                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            108                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      8553500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      8553500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      8553500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      8553500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       279734                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        279734                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       279734                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       279734                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000386                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000386                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000386                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000386                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 79199.074074                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 79199.074074                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 79199.074074                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 79199.074074                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          103                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               103                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            6                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             6                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            6                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            6                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          102                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          102                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          102                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          102                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      8102000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      8102000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      8102000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      8102000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000365                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000365                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000365                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000365                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 79431.372549                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 79431.372549                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 79431.372549                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 79431.372549                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    103                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       279626                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          279626                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          108                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           108                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      8553500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      8553500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       279734                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       279734                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000386                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000386                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 79199.074074                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 79199.074074                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            6                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          102                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          102                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      8102000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      8102000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000365                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000365                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 79431.372549                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 79431.372549                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                16449                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                103                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             159.699029                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2          243                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1119039                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1119039                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4398                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     158794                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    30907                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                1823635                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 3472                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   259500                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  129437                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     17562                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     2232                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             46                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           4266                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           43                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 4309                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  1791188                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 1790609                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1285928                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   1529720                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.575225                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.840630                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                        1749                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   10540                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  46                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2437                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   81                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 153266                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             248961                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             53.904600                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            38.139484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   4853      1.95%      1.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2186      0.88%      2.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                36425     14.63%     17.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                23761      9.54%     27.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                44434     17.85%     44.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                51437     20.66%     65.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                51503     20.69%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                24454      9.82%     96.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 4857      1.95%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1248      0.50%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                279      0.11%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 95      0.04%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 59      0.02%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 69      0.03%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                204      0.08%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                153      0.06%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                108      0.04%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                108      0.04%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 63      0.03%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 60      0.02%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 79      0.03%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 54      0.02%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 66      0.03%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 36      0.01%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 50      0.02%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 58      0.02%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                120      0.05%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                125      0.05%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                184      0.07%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                175      0.07%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1658      0.67%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1074                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               248961                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4398                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   149448                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  359166                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    196892                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                415166                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1843641                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   405                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 385721                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    645                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   2565                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1981763                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     4198574                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1866409                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   643752                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               1913989                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    67789                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    806609                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2891445                       # The number of ROB reads (Count)
system.cpu.rob.writes                         3653188                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1655340                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1778534                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 152330                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    152331                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     1                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                152330                       # number of overall hits (Count)
system.l2.overallHits::total                   152331                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  101                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 2358                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    2459                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 101                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                2358                       # number of overall misses (Count)
system.l2.overallMisses::total                   2459                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         7935000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       182065500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          190000500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        7935000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      182065500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         190000500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                102                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             154688                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                154790                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               102                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            154688                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               154790                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.990196                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.015244                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.015886                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.990196                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.015244                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.015886                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78564.356436                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 77211.832061                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    77267.385116                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78564.356436                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 77211.832061                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   77267.385116                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  206                       # number of writebacks (Count)
system.l2.writebacks::total                       206                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              101                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             2358                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                2459                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             101                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            2358                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               2459                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      6915000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    158495500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      165410500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      6915000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    158495500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     165410500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.990196                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.015244                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.015886                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.990196                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.015244                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.015886                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68465.346535                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67216.072943                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67267.385116                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68465.346535                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67216.072943                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67267.385116                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           2573                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           49                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             49                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data             13                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                13                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data           13                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            13                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst               1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           101                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              101                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      7935000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      7935000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          102                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            102                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.990196                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.990196                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78564.356436                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78564.356436                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          101                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          101                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      6915000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      6915000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.990196                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.990196                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68465.346535                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68465.346535                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                229                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   229                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.accesses::cpu.data            229                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               229                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.hits::cpu.data         152101                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            152101                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         2358                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            2358                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    182065500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    182065500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       154459                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        154459                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.015266                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.015266                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 77211.832061                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 77211.832061                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         2358                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         2358                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    158495500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    158495500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.015266                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.015266                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67216.072943                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67216.072943                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          103                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              103                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          103                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          103                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       120049                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           120049                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       120049                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       120049                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.949650                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         7370                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       2586                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.849961                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     148.795494                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       445.394769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3501.759388                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.036327                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.108739                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.854922                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   25                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3940                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  130                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2479434                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2479434                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       206.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       102.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      2341.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000154570500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                5163                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                184                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2460                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        206                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2460                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      206                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      22.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2460                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  206                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     969                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     876                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     430                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     198.166667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    157.623683                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    115.437376                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47             1      8.33%      8.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             1      8.33%     16.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             1      8.33%     25.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            1      8.33%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            1      8.33%     41.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1      8.33%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1      8.33%     58.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            1      8.33%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      8.33%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            1      8.33%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1      8.33%     91.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            1      8.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            12                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.333333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.317191                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.778499                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               10     83.33%     83.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2     16.67%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            12                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  157440                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                13184                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              277004606.18685842                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              23196320.68068815                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     568444000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     213219.80                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         6528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       149824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        12544                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 11485556.841894131154                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 263604789.871315300465                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 22070285.696188721806                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          102                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         2358                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          206                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      2712000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     61643250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   2788997000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26588.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26142.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  13538820.39                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         6528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       150848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         157376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         6528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         6528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        13184                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        13184                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          102                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         2357                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2459                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          206                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            206                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       11485557                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      265406446                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         276892003                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     11485557                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      11485557                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     23196321                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         23196321                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     23196321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      11485557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     265406446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        300088323                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 2443                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 196                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          142                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                18549000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              12215000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           64355250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7592.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26342.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2139                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                146                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            87.56                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           74.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          368                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   467.478261                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   248.808122                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   423.552987                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          149     40.49%     40.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           25      6.79%     47.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           22      5.98%     53.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           15      4.08%     57.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           17      4.62%     61.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           11      2.99%     64.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            9      2.45%     67.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      1.36%     68.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          115     31.25%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          368                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                156352                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              12544                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              275.090347                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               22.070286                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1499400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          789360                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        9481920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        365400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 44868720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    120631380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    119506560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     297142740                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   522.801751                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    309444000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     18980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    247333500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1313760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          698280                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        8632260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        751680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 44868720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     86225040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    148496640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     290986380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   511.970069                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    385156250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     18980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    171663500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2459                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           206                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2213                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2460                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         7338                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7338                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       170560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   170560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2460                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2460    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2460                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             6383000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           12843000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4879                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2419                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             154561                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       120255                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          103                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            37018                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               229                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              229                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            102                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        154459                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            13                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           13                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          308                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       464101                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 464409                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        13184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17583104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                17596288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            2573                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     13184                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            157376                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001290                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.035892                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  157173     99.87%     99.87% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     203      0.13%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              157376                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1557141000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          274955000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            155498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         232037000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        309606                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       154803                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             203                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000023                       # Number of seconds simulated (Second)
simTicks                                     23375000                       # Number of ticks simulated (Tick)
finalTick                                  1580516000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                239696312                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                      3322731                       # Number of instructions simulated (Count)
simOps                                        3716947                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 34022626                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   38053860                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            46750                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20826                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      239                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18251                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     50                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 8965                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5200                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  89                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               29746                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.613561                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.504505                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     23498     79.00%     79.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2083      7.00%     86.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1300      4.37%     90.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       795      2.67%     93.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       704      2.37%     95.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       494      1.66%     97.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       426      1.43%     98.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       227      0.76%     99.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       219      0.74%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 29746                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      96     18.71%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    232     45.22%     63.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   185     36.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          344      1.88%      1.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11501     63.02%     64.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           36      0.20%     65.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            16      0.09%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4230     23.18%     88.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2111     11.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18251                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.390396                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 513                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028108                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    66219                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   29720                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16760                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      592                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     322                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18097                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         323                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17919                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4127                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       332                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  72                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6194                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3126                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2067                       # Number of stores executed (Count)
system.cpu.numRate                           0.383294                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             196                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           17004                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10157                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12107                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.602737                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.602737                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.217262                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.217262                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18713                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11812                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2832                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2907                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2266                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4652                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2342                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          573                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          155                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5247                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3725                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               385                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1917                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  238                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1623                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.846635                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     392                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             568                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              552                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9170                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               559                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        28027                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.432440                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.465545                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           24400     87.06%     87.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1354      4.83%     91.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             614      2.19%     94.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             303      1.08%     95.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             351      1.25%     96.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             159      0.57%     96.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             117      0.42%     97.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             104      0.37%     97.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             625      2.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        28027                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10170                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12120                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4230                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2665                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2210                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11302                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   198                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7764     64.06%     64.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2665     21.99%     87.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1565     12.91%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12120                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           625                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4588                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4588                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4588                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4588                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          731                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             731                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          731                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            731                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     43621990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     43621990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     43621990                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     43621990                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5319                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5319                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5319                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5319                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.137432                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.137432                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.137432                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.137432                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 59674.404925                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 59674.404925                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 59674.404925                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 59674.404925                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1471                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           51                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      28.843137                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          263                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               263                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          389                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           389                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          389                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          389                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          342                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          342                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          342                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          342                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     21752499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     21752499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     21752499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     21752499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.064298                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.064298                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.064298                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.064298                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 63603.798246                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 63603.798246                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 63603.798246                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 63603.798246                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    345                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3211                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3211                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          617                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           617                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     41878000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     41878000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.161181                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.161181                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 67873.581848                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 67873.581848                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          304                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          304                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          313                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          313                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     20981500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     20981500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.081766                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.081766                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 67033.546326                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 67033.546326                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       113000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       113000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        56500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        56500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       111000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       111000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        55500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        55500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1377                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1377                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          114                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          114                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1743990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1743990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.076459                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.076459                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 15298.157895                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 15298.157895                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           85                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           85                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           29                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           29                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       770999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       770999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.019450                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.019450                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 26586.172414                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 26586.172414                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 9950                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1369                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.268079                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          916                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21917                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21917                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8202                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 16738                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3867                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   355                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    584                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1526                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    93                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23367                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   326                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               7975                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22740                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5247                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2031                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         19034                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1344                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  272                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1760                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3000                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   218                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              29746                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.878034                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.243472                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    24924     83.79%     83.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      436      1.47%     85.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      501      1.68%     86.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      425      1.43%     88.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      439      1.48%     89.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      531      1.79%     91.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      305      1.03%     92.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      316      1.06%     93.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1869      6.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                29746                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.112235                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.486417                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2702                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2702                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2702                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2702                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          298                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             298                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          298                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            298                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     20152999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     20152999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     20152999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     20152999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3000                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3000                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3000                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3000                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.099333                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.099333                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.099333                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.099333                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 67627.513423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 67627.513423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 67627.513423                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 67627.513423                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          142                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             71                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          239                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               239                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           58                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            58                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           58                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           58                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          240                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          240                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          240                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          240                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     16089499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     16089499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     16089499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     16089499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.080000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.080000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.080000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.080000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67039.579167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67039.579167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67039.579167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67039.579167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    239                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2702                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2702                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          298                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           298                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     20152999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     20152999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3000                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3000                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.099333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.099333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 67627.513423                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 67627.513423                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           58                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           58                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          240                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          240                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     16089499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     16089499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.080000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.080000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67039.579167                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67039.579167                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               336343                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                495                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             679.480808                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          105                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12239                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12239                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       584                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       4469                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      633                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21137                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   84                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4652                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2342                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   239                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        45                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      552                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             89                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          556                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  645                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17426                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17024                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8858                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14821                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.364150                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597665                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         160                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1988                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    777                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   53                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     37                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2665                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             23.583114                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            60.908364                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2243     84.17%     84.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   16      0.60%     84.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  109      4.09%     88.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   26      0.98%     89.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    5      0.19%     90.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.08%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.04%     90.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    2      0.08%     90.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.04%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.04%     90.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.04%     90.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  8      0.30%     90.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 51      1.91%     92.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  9      0.34%     92.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  3      0.11%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 42      1.58%     94.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  6      0.23%     94.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 13      0.49%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 91      3.41%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 12      0.45%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.08%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  4      0.15%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  6      0.23%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.04%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.04%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                9      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              716                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2665                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    584                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8484                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    6613                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           7895                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3877                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  2293                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22370                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    26                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    666                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    947                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    848                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20435                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30183                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23564                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      235                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11278                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9163                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      35                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1698                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            48484                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44157                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10157                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12107                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     47                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    143                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       190                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    47                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   143                       # number of overall hits (Count)
system.l2.overallHits::total                      190                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  193                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  200                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     393                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 193                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 200                       # number of overall misses (Count)
system.l2.overallMisses::total                    393                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        15224000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        19766000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           34990000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       15224000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       19766000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          34990000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                240                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                343                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   583                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               240                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               343                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  583                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.804167                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.583090                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.674099                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.804167                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.583090                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.674099                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78880.829016                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data        98830                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    89033.078880                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78880.829016                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data        98830                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   89033.078880                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  122                       # number of writebacks (Count)
system.l2.writebacks::total                       122                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              193                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              200                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 393                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             193                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             200                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                393                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     13304000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     17756000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       31060000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     13304000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     17756000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      31060000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.804167                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.583090                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.674099                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.804167                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.583090                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.674099                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68932.642487                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data        88780                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 79033.078880                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68932.642487                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data        88780                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 79033.078880                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            476                       # number of replacements (Count)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst              47                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 47                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           193                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              193                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     15224000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     15224000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          240                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            240                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.804167                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.804167                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78880.829016                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78880.829016                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          193                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          193                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     13304000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     13304000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.804167                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.804167                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68932.642487                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68932.642487                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 23                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    23                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                7                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   7                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       570500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         570500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             30                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                30                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.233333                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.233333                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data        81500                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total        81500                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            7                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               7                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       500500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       500500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.233333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.233333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        71500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        71500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            120                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               120                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          193                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             193                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     19195500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     19195500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          313                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           313                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.616613                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.616613                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 99458.549223                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 99458.549223                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          193                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          193                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     17255500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     17255500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.616613                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.616613                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 89406.735751                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 89406.735751                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          239                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              239                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          239                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          239                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          263                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              263                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          263                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          263                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.516535                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       314496                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4573                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      68.772360                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     183.942332                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       445.519168                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3466.055034                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.044908                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.108769                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.846205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999882                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  179                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  312                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3501                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  104                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9821                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9821                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       122.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       192.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       198.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000955256750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                 853                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                123                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         392                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        122                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       392                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      122                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   392                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  122                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     235                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      59.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     54.085666                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     30.552063                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             1     12.50%     12.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             1     12.50%     25.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             2     25.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51             2     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             1     12.50%     87.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::116-119            1     12.50%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.375000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.347419                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.060660                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                7     87.50%     87.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1     12.50%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   25088                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 7808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1073283422.45989311                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              334032085.56149733                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      23277000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      45285.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        12672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         8384                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 525689839.572192549706                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 542117647.058823585510                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 358673796.791443884373                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          192                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          200                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          122                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      5396250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data      9417250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  10357509250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28105.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     47086.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  84897616.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        12864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          25152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         7808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         7808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          192                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          201                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             393                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          122                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            122                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      525689840                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      550331551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1076021390                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    525689840                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     525689840                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    334032086                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        334032086                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    334032086                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     525689840                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     550331551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1410053476                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  390                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 131                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 7501000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               1950000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           14813500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19233.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37983.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 226                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 94                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           71.76                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          188                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   164.425532                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   117.795172                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   161.725951                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          100     53.19%     53.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           44     23.40%     76.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           17      9.04%     85.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           18      9.57%     95.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            4      2.13%     97.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            3      1.60%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.53%     99.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          188                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 24960                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               8384                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1067.807487                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              358.673797                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.80                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               61.42                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          564060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          277035                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1106700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        151380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     10464060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       164160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      14571315                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   623.371765                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       344000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     22251000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          871080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          436425                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1685040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        532440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     10364880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       247680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      15981465                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   683.699037                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       562000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     22033000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 386                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           122                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               328                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  7                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 7                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            385                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1235                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1235                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        32960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    32960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                392                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      392    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  392                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1430000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2116000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            842                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          450                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                553                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          385                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          239                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              436                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                30                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               30                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            240                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           313                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             1                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          718                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1034                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1752                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        38848                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   69440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             476                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      7808                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1060                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.024528                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.154755                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1034     97.55%     97.55% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      26      2.45%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1060                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     23375000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1086000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            358999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            516500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1168                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          584                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              26                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           26                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
