// Seed: 3626293093
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    output wand id_3,
    output wire id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input wor id_10,
    input wire id_11,
    output wand id_12,
    input wand id_13,
    input tri id_14,
    input wand id_15,
    output supply1 id_16
);
  wire id_18;
  assign id_3 = 1;
  wire id_19;
  id_20(
      1, 1, id_4, 1, id_10 && id_3
  );
  assign id_12 = 1;
  initial #1 id_3 = 1;
  wire id_21;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    input tri id_3,
    input supply0 id_4
);
  assign id_2 = 1;
  wire id_6;
  module_0(
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_3,
      id_4,
      id_4,
      id_3,
      id_2,
      id_4,
      id_1,
      id_2,
      id_3,
      id_3,
      id_4,
      id_2
  );
  wire id_7;
endmodule
