{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3478, "design__instance__area": 24205.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.008256894536316395, "power__switching__total": 0.009900910779833794, "power__leakage__total": 2.725142067561137e-08, "power__total": 0.01815783418715, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.051663, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.051663, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.288307, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.185649, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.311401, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.185649, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 21, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.08487, "clock__skew__worst_setup": -0.06558, "timing__hold__ws": 0.093496, "timing__setup__ws": -7.073504, "timing__hold__tns": 0.0, "timing__setup__tns": -216.603409, "timing__hold__wns": 0.0, "timing__setup__wns": -7.073504, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.105413, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 193, "timing__setup_r2r__ws": -7.073504, "timing__setup_r2r_vio__count": 193, "design__die__bbox": "0.0 0.0 227.13 237.85", "design__core__bbox": "5.52 10.88 221.26 225.76", "design__io": 262, "design__die__area": 54022.9, "design__core__area": 46358.2, "design__instance__count__stdcell": 3478, "design__instance__area__stdcell": 24205.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.522145, "design__instance__utilization__stdcell": 0.522145, "floorplan__design__io": 260, "design__io__hpwl": 22560090, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 64252.5, "design__violations": 0, "design__instance__count__setup_buffer": 21, "design__instance__count__hold_buffer": 151, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "route__net": 3025, "route__net__special": 2, "route__drc_errors__iter:1": 1699, "route__wirelength__iter:1": 70988, "route__drc_errors__iter:2": 897, "route__wirelength__iter:2": 70390, "route__drc_errors__iter:3": 814, "route__wirelength__iter:3": 70183, "route__drc_errors__iter:4": 123, "route__wirelength__iter:4": 70219, "route__drc_errors__iter:5": 2, "route__wirelength__iter:5": 70204, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 70204, "route__drc_errors": 0, "route__wirelength": 70204, "route__vias": 18158, "route__vias__singlecut": 18158, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 729.2, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 8, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.077386, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.077386, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.873524, "timing__setup__ws__corner:nom_ss_100C_1v60": -6.911216, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -208.281921, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -6.911216, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.873524, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 64, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -6.911216, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 64, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.042711, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.042711, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.096478, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.440783, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.106834, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 4.440783, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 8, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.04773, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.04773, "timing__hold__ws__corner:min_tt_025C_1v80": 0.289638, "timing__setup__ws__corner:min_tt_025C_1v80": 1.263087, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.309478, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.263087, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 4, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 8, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.07504, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.07504, "timing__hold__ws__corner:min_ss_100C_1v60": 0.871494, "timing__setup__ws__corner:min_ss_100C_1v60": -6.761159, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -200.689682, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -6.761159, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.871494, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 64, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -6.761159, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 64, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 8, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.037249, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.037249, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.097102, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.493781, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.105413, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 4.493781, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 8, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.06558, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.06558, "timing__hold__ws__corner:max_tt_025C_1v80": 0.284038, "timing__setup__ws__corner:max_tt_025C_1v80": 1.10918, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.314079, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.10918, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 21, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 8, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.08487, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.08487, "timing__hold__ws__corner:max_ss_100C_1v60": 0.878242, "timing__setup__ws__corner:max_ss_100C_1v60": -7.073504, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -216.603409, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -7.073504, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.878242, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 65, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -7.073504, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 65, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 8, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.055294, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.055294, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.093496, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.385742, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.108849, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 4.385742, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79564, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000930885, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00435537, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00447842, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000922894, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00447842, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000931, "ir__drop__worst": 0.00436, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}