
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//size_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004018d0 <.init>:
  4018d0:	stp	x29, x30, [sp, #-16]!
  4018d4:	mov	x29, sp
  4018d8:	bl	402228 <ferror@plt+0x498>
  4018dc:	ldp	x29, x30, [sp], #16
  4018e0:	ret

Disassembly of section .plt:

00000000004018f0 <memcpy@plt-0x20>:
  4018f0:	stp	x16, x30, [sp, #-16]!
  4018f4:	adrp	x16, 416000 <ferror@plt+0x14270>
  4018f8:	ldr	x17, [x16, #4088]
  4018fc:	add	x16, x16, #0xff8
  401900:	br	x17
  401904:	nop
  401908:	nop
  40190c:	nop

0000000000401910 <memcpy@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15270>
  401914:	ldr	x17, [x16]
  401918:	add	x16, x16, #0x0
  40191c:	br	x17

0000000000401920 <memmove@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15270>
  401924:	ldr	x17, [x16, #8]
  401928:	add	x16, x16, #0x8
  40192c:	br	x17

0000000000401930 <mkstemps@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15270>
  401934:	ldr	x17, [x16, #16]
  401938:	add	x16, x16, #0x10
  40193c:	br	x17

0000000000401940 <strlen@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15270>
  401944:	ldr	x17, [x16, #24]
  401948:	add	x16, x16, #0x18
  40194c:	br	x17

0000000000401950 <fputs@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15270>
  401954:	ldr	x17, [x16, #32]
  401958:	add	x16, x16, #0x20
  40195c:	br	x17

0000000000401960 <bfd_scan_vma@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15270>
  401964:	ldr	x17, [x16, #40]
  401968:	add	x16, x16, #0x28
  40196c:	br	x17

0000000000401970 <exit@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15270>
  401974:	ldr	x17, [x16, #48]
  401978:	add	x16, x16, #0x30
  40197c:	br	x17

0000000000401980 <bfd_core_file_failing_command@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15270>
  401984:	ldr	x17, [x16, #56]
  401988:	add	x16, x16, #0x38
  40198c:	br	x17

0000000000401990 <bfd_arch_list@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15270>
  401994:	ldr	x17, [x16, #64]
  401998:	add	x16, x16, #0x40
  40199c:	br	x17

00000000004019a0 <bfd_set_default_target@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019a4:	ldr	x17, [x16, #72]
  4019a8:	add	x16, x16, #0x48
  4019ac:	br	x17

00000000004019b0 <ftell@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019b4:	ldr	x17, [x16, #80]
  4019b8:	add	x16, x16, #0x50
  4019bc:	br	x17

00000000004019c0 <sprintf@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019c4:	ldr	x17, [x16, #88]
  4019c8:	add	x16, x16, #0x58
  4019cc:	br	x17

00000000004019d0 <putc@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019d4:	ldr	x17, [x16, #96]
  4019d8:	add	x16, x16, #0x60
  4019dc:	br	x17

00000000004019e0 <fputc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019e4:	ldr	x17, [x16, #104]
  4019e8:	add	x16, x16, #0x68
  4019ec:	br	x17

00000000004019f0 <ctime@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019f4:	ldr	x17, [x16, #112]
  4019f8:	add	x16, x16, #0x70
  4019fc:	br	x17

0000000000401a00 <bfd_openr@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a04:	ldr	x17, [x16, #120]
  401a08:	add	x16, x16, #0x78
  401a0c:	br	x17

0000000000401a10 <fclose@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a14:	ldr	x17, [x16, #128]
  401a18:	add	x16, x16, #0x80
  401a1c:	br	x17

0000000000401a20 <fopen@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a24:	ldr	x17, [x16, #136]
  401a28:	add	x16, x16, #0x88
  401a2c:	br	x17

0000000000401a30 <xrealloc@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a34:	ldr	x17, [x16, #144]
  401a38:	add	x16, x16, #0x90
  401a3c:	br	x17

0000000000401a40 <bindtextdomain@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a44:	ldr	x17, [x16, #152]
  401a48:	add	x16, x16, #0x98
  401a4c:	br	x17

0000000000401a50 <bfd_target_list@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a54:	ldr	x17, [x16, #160]
  401a58:	add	x16, x16, #0xa0
  401a5c:	br	x17

0000000000401a60 <__libc_start_main@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a64:	ldr	x17, [x16, #168]
  401a68:	add	x16, x16, #0xa8
  401a6c:	br	x17

0000000000401a70 <bfd_get_error@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a74:	ldr	x17, [x16, #176]
  401a78:	add	x16, x16, #0xb0
  401a7c:	br	x17

0000000000401a80 <memset@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a84:	ldr	x17, [x16, #184]
  401a88:	add	x16, x16, #0xb8
  401a8c:	br	x17

0000000000401a90 <xmalloc@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a94:	ldr	x17, [x16, #192]
  401a98:	add	x16, x16, #0xc0
  401a9c:	br	x17

0000000000401aa0 <bfd_set_error@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401aa4:	ldr	x17, [x16, #200]
  401aa8:	add	x16, x16, #0xc8
  401aac:	br	x17

0000000000401ab0 <xmalloc_set_program_name@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ab4:	ldr	x17, [x16, #208]
  401ab8:	add	x16, x16, #0xd0
  401abc:	br	x17

0000000000401ac0 <xstrdup@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ac4:	ldr	x17, [x16, #216]
  401ac8:	add	x16, x16, #0xd8
  401acc:	br	x17

0000000000401ad0 <bfd_init@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ad4:	ldr	x17, [x16, #224]
  401ad8:	add	x16, x16, #0xe0
  401adc:	br	x17

0000000000401ae0 <strerror@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ae4:	ldr	x17, [x16, #232]
  401ae8:	add	x16, x16, #0xe8
  401aec:	br	x17

0000000000401af0 <close@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401af4:	ldr	x17, [x16, #240]
  401af8:	add	x16, x16, #0xf0
  401afc:	br	x17

0000000000401b00 <strrchr@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b04:	ldr	x17, [x16, #248]
  401b08:	add	x16, x16, #0xf8
  401b0c:	br	x17

0000000000401b10 <__gmon_start__@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b14:	ldr	x17, [x16, #256]
  401b18:	add	x16, x16, #0x100
  401b1c:	br	x17

0000000000401b20 <bfd_set_format@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b24:	ldr	x17, [x16, #264]
  401b28:	add	x16, x16, #0x108
  401b2c:	br	x17

0000000000401b30 <mkdtemp@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b34:	ldr	x17, [x16, #272]
  401b38:	add	x16, x16, #0x110
  401b3c:	br	x17

0000000000401b40 <fseek@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b44:	ldr	x17, [x16, #280]
  401b48:	add	x16, x16, #0x118
  401b4c:	br	x17

0000000000401b50 <abort@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b54:	ldr	x17, [x16, #288]
  401b58:	add	x16, x16, #0x120
  401b5c:	br	x17

0000000000401b60 <access@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b64:	ldr	x17, [x16, #296]
  401b68:	add	x16, x16, #0x128
  401b6c:	br	x17

0000000000401b70 <bfd_close_all_done@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b74:	ldr	x17, [x16, #304]
  401b78:	add	x16, x16, #0x130
  401b7c:	br	x17

0000000000401b80 <puts@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b84:	ldr	x17, [x16, #312]
  401b88:	add	x16, x16, #0x138
  401b8c:	br	x17

0000000000401b90 <textdomain@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b94:	ldr	x17, [x16, #320]
  401b98:	add	x16, x16, #0x140
  401b9c:	br	x17

0000000000401ba0 <getopt_long@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ba4:	ldr	x17, [x16, #328]
  401ba8:	add	x16, x16, #0x148
  401bac:	br	x17

0000000000401bb0 <strcmp@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bb4:	ldr	x17, [x16, #336]
  401bb8:	add	x16, x16, #0x150
  401bbc:	br	x17

0000000000401bc0 <bfd_printable_arch_mach@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bc4:	ldr	x17, [x16, #344]
  401bc8:	add	x16, x16, #0x158
  401bcc:	br	x17

0000000000401bd0 <strtol@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bd4:	ldr	x17, [x16, #352]
  401bd8:	add	x16, x16, #0x160
  401bdc:	br	x17

0000000000401be0 <fread@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401be4:	ldr	x17, [x16, #360]
  401be8:	add	x16, x16, #0x168
  401bec:	br	x17

0000000000401bf0 <bfd_iterate_over_targets@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bf4:	ldr	x17, [x16, #368]
  401bf8:	add	x16, x16, #0x170
  401bfc:	br	x17

0000000000401c00 <free@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c04:	ldr	x17, [x16, #376]
  401c08:	add	x16, x16, #0x178
  401c0c:	br	x17

0000000000401c10 <bfd_openw@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c14:	ldr	x17, [x16, #384]
  401c18:	add	x16, x16, #0x180
  401c1c:	br	x17

0000000000401c20 <fwrite@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c24:	ldr	x17, [x16, #392]
  401c28:	add	x16, x16, #0x188
  401c2c:	br	x17

0000000000401c30 <bfd_set_error_program_name@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c34:	ldr	x17, [x16, #400]
  401c38:	add	x16, x16, #0x190
  401c3c:	br	x17

0000000000401c40 <fflush@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c44:	ldr	x17, [x16, #408]
  401c48:	add	x16, x16, #0x198
  401c4c:	br	x17

0000000000401c50 <strcpy@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c54:	ldr	x17, [x16, #416]
  401c58:	add	x16, x16, #0x1a0
  401c5c:	br	x17

0000000000401c60 <mkstemp@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c64:	ldr	x17, [x16, #424]
  401c68:	add	x16, x16, #0x1a8
  401c6c:	br	x17

0000000000401c70 <xexit@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c74:	ldr	x17, [x16, #432]
  401c78:	add	x16, x16, #0x1b0
  401c7c:	br	x17

0000000000401c80 <bfd_close@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c84:	ldr	x17, [x16, #440]
  401c88:	add	x16, x16, #0x1b8
  401c8c:	br	x17

0000000000401c90 <bfd_check_format_matches@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c94:	ldr	x17, [x16, #448]
  401c98:	add	x16, x16, #0x1c0
  401c9c:	br	x17

0000000000401ca0 <bfd_errmsg@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ca4:	ldr	x17, [x16, #456]
  401ca8:	add	x16, x16, #0x1c8
  401cac:	br	x17

0000000000401cb0 <dcgettext@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cb4:	ldr	x17, [x16, #464]
  401cb8:	add	x16, x16, #0x1d0
  401cbc:	br	x17

0000000000401cc0 <bfd_check_format@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cc4:	ldr	x17, [x16, #472]
  401cc8:	add	x16, x16, #0x1d8
  401ccc:	br	x17

0000000000401cd0 <bfd_openr_next_archived_file@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cd4:	ldr	x17, [x16, #480]
  401cd8:	add	x16, x16, #0x1e0
  401cdc:	br	x17

0000000000401ce0 <vfprintf@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ce4:	ldr	x17, [x16, #488]
  401ce8:	add	x16, x16, #0x1e8
  401cec:	br	x17

0000000000401cf0 <printf@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cf4:	ldr	x17, [x16, #496]
  401cf8:	add	x16, x16, #0x1f0
  401cfc:	br	x17

0000000000401d00 <bfd_map_over_sections@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d04:	ldr	x17, [x16, #504]
  401d08:	add	x16, x16, #0x1f8
  401d0c:	br	x17

0000000000401d10 <__assert_fail@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d14:	ldr	x17, [x16, #512]
  401d18:	add	x16, x16, #0x200
  401d1c:	br	x17

0000000000401d20 <__errno_location@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d24:	ldr	x17, [x16, #520]
  401d28:	add	x16, x16, #0x208
  401d2c:	br	x17

0000000000401d30 <getenv@plt>:
  401d30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d34:	ldr	x17, [x16, #528]
  401d38:	add	x16, x16, #0x210
  401d3c:	br	x17

0000000000401d40 <putchar@plt>:
  401d40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d44:	ldr	x17, [x16, #536]
  401d48:	add	x16, x16, #0x218
  401d4c:	br	x17

0000000000401d50 <__xstat@plt>:
  401d50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d54:	ldr	x17, [x16, #544]
  401d58:	add	x16, x16, #0x220
  401d5c:	br	x17

0000000000401d60 <unlink@plt>:
  401d60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d64:	ldr	x17, [x16, #552]
  401d68:	add	x16, x16, #0x228
  401d6c:	br	x17

0000000000401d70 <fprintf@plt>:
  401d70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d74:	ldr	x17, [x16, #560]
  401d78:	add	x16, x16, #0x230
  401d7c:	br	x17

0000000000401d80 <setlocale@plt>:
  401d80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d84:	ldr	x17, [x16, #568]
  401d88:	add	x16, x16, #0x238
  401d8c:	br	x17

0000000000401d90 <ferror@plt>:
  401d90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d94:	ldr	x17, [x16, #576]
  401d98:	add	x16, x16, #0x240
  401d9c:	br	x17

Disassembly of section .text:

0000000000401da0 <.text>:
  401da0:	stp	x29, x30, [sp, #-96]!
  401da4:	mov	x29, sp
  401da8:	stp	x19, x20, [sp, #16]
  401dac:	adrp	x19, 404000 <ferror@plt+0x2270>
  401db0:	add	x19, x19, #0xa58
  401db4:	stp	x21, x22, [sp, #32]
  401db8:	stp	x23, x24, [sp, #48]
  401dbc:	str	x25, [sp, #64]
  401dc0:	str	x1, [sp, #80]
  401dc4:	mov	x1, x19
  401dc8:	str	w0, [sp, #92]
  401dcc:	mov	w0, #0x5                   	// #5
  401dd0:	bl	401d80 <setlocale@plt>
  401dd4:	mov	x1, x19
  401dd8:	mov	w0, #0x0                   	// #0
  401ddc:	bl	401d80 <setlocale@plt>
  401de0:	adrp	x19, 404000 <ferror@plt+0x2270>
  401de4:	adrp	x1, 404000 <ferror@plt+0x2270>
  401de8:	add	x1, x1, #0xee8
  401dec:	add	x19, x19, #0xf00
  401df0:	mov	x0, x19
  401df4:	bl	401a40 <bindtextdomain@plt>
  401df8:	mov	x0, x19
  401dfc:	bl	401b90 <textdomain@plt>
  401e00:	ldr	x0, [sp, #80]
  401e04:	adrp	x19, 417000 <ferror@plt+0x15270>
  401e08:	ldr	x0, [x0]
  401e0c:	str	x0, [x19, #2176]
  401e10:	bl	401ab0 <xmalloc_set_program_name@plt>
  401e14:	ldr	x0, [x19, #2176]
  401e18:	bl	401c30 <bfd_set_error_program_name@plt>
  401e1c:	add	x1, sp, #0x50
  401e20:	add	x0, sp, #0x5c
  401e24:	bl	4042d0 <ferror@plt+0x2540>
  401e28:	bl	401ad0 <bfd_init@plt>
  401e2c:	cmp	w0, #0x118
  401e30:	b.ne	4021c0 <ferror@plt+0x430>  // b.any
  401e34:	adrp	x20, 417000 <ferror@plt+0x15270>
  401e38:	adrp	x19, 404000 <ferror@plt+0x2270>
  401e3c:	adrp	x21, 417000 <ferror@plt+0x15270>
  401e40:	add	x20, x20, #0x258
  401e44:	add	x19, x19, #0xf78
  401e48:	add	x21, x21, #0x7e0
  401e4c:	mov	w22, #0x1                   	// #1
  401e50:	mov	w24, #0x2                   	// #2
  401e54:	adrp	x23, 417000 <ferror@plt+0x15270>
  401e58:	bl	4031b8 <ferror@plt+0x1428>
  401e5c:	nop
  401e60:	ldr	w0, [sp, #92]
  401e64:	mov	x3, x20
  401e68:	ldr	x1, [sp, #80]
  401e6c:	mov	x2, x19
  401e70:	mov	x4, #0x0                   	// #0
  401e74:	bl	401ba0 <getopt_long@plt>
  401e78:	cmn	w0, #0x1
  401e7c:	b.eq	401ed0 <ferror@plt+0x140>  // b.none
  401e80:	cmp	w0, #0x6f
  401e84:	b.eq	4020d4 <ferror@plt+0x344>  // b.none
  401e88:	b.le	402050 <ferror@plt+0x2c0>
  401e8c:	cmp	w0, #0xc8
  401e90:	b.eq	402128 <ferror@plt+0x398>  // b.none
  401e94:	b.le	402028 <ferror@plt+0x298>
  401e98:	cmp	w0, #0xc9
  401e9c:	b.eq	4020dc <ferror@plt+0x34c>  // b.none
  401ea0:	cmp	w0, #0xca
  401ea4:	b.ne	401e60 <ferror@plt+0xd0>  // b.any
  401ea8:	ldr	x0, [x23, #864]
  401eac:	str	x0, [x21, #120]
  401eb0:	ldr	w0, [sp, #92]
  401eb4:	mov	x3, x20
  401eb8:	ldr	x1, [sp, #80]
  401ebc:	mov	x2, x19
  401ec0:	mov	x4, #0x0                   	// #0
  401ec4:	bl	401ba0 <getopt_long@plt>
  401ec8:	cmn	w0, #0x1
  401ecc:	b.ne	401e80 <ferror@plt+0xf0>  // b.any
  401ed0:	adrp	x21, 417000 <ferror@plt+0x15270>
  401ed4:	add	x20, x21, #0x7e0
  401ed8:	ldr	w0, [x20, #128]
  401edc:	cbnz	w0, 402180 <ferror@plt+0x3f0>
  401ee0:	ldr	w0, [x20, #132]
  401ee4:	cbnz	w0, 4021b0 <ferror@plt+0x420>
  401ee8:	adrp	x19, 417000 <ferror@plt+0x15270>
  401eec:	ldr	w1, [sp, #92]
  401ef0:	ldr	w0, [x19, #872]
  401ef4:	cmp	w0, w1
  401ef8:	b.eq	4021a0 <ferror@plt+0x410>  // b.none
  401efc:	add	x19, x19, #0x368
  401f00:	b.ge	401f2c <ferror@plt+0x19c>  // b.tcont
  401f04:	nop
  401f08:	ldr	x1, [sp, #80]
  401f0c:	add	w2, w0, #0x1
  401f10:	ldr	x0, [x1, w0, sxtw #3]
  401f14:	str	w2, [x19]
  401f18:	bl	402b90 <ferror@plt+0xe00>
  401f1c:	ldr	w0, [x19]
  401f20:	ldr	w1, [sp, #92]
  401f24:	cmp	w0, w1
  401f28:	b.lt	401f08 <ferror@plt+0x178>  // b.tstop
  401f2c:	ldr	w0, [x20, #84]
  401f30:	cbz	w0, 40200c <ferror@plt+0x27c>
  401f34:	ldr	w0, [x21, #2016]
  401f38:	tst	w0, #0xfffffffd
  401f3c:	b.ne	40200c <ferror@plt+0x27c>  // b.any
  401f40:	cmp	w0, #0x0
  401f44:	mov	w2, #0x7                   	// #7
  401f48:	ldp	x0, x1, [x20, #88]
  401f4c:	mov	w22, #0xa                   	// #10
  401f50:	ldr	x24, [x20, #104]
  401f54:	csel	w22, w22, w2, ne  // ne = any
  401f58:	mov	w2, #0x9                   	// #9
  401f5c:	adrp	x23, 417000 <ferror@plt+0x15270>
  401f60:	mov	w19, #0x20                  	// #32
  401f64:	csel	w19, w19, w2, ne  // ne = any
  401f68:	add	x1, x0, x1
  401f6c:	mov	w0, w22
  401f70:	add	x24, x1, x24
  401f74:	ldr	x1, [x20, #88]
  401f78:	bl	4024a0 <ferror@plt+0x710>
  401f7c:	ldr	x1, [x23, #880]
  401f80:	mov	w0, w19
  401f84:	bl	4019d0 <putc@plt>
  401f88:	ldr	x1, [x20, #96]
  401f8c:	mov	w0, w22
  401f90:	bl	4024a0 <ferror@plt+0x710>
  401f94:	ldr	x1, [x23, #880]
  401f98:	mov	w0, w19
  401f9c:	bl	4019d0 <putc@plt>
  401fa0:	ldr	x1, [x20, #104]
  401fa4:	mov	w0, w22
  401fa8:	bl	4024a0 <ferror@plt+0x710>
  401fac:	ldr	x1, [x23, #880]
  401fb0:	mov	w0, w19
  401fb4:	bl	4019d0 <putc@plt>
  401fb8:	ldr	w0, [x21, #2016]
  401fbc:	cbnz	w0, 402190 <ferror@plt+0x400>
  401fc0:	ldr	w2, [x20, #32]
  401fc4:	adrp	x0, 404000 <ferror@plt+0x2270>
  401fc8:	adrp	x1, 404000 <ferror@plt+0x2270>
  401fcc:	add	x0, x0, #0xe20
  401fd0:	cmp	w2, #0x1
  401fd4:	add	x1, x1, #0xe10
  401fd8:	csel	x0, x1, x0, eq  // eq = none
  401fdc:	mov	x2, x24
  401fe0:	mov	x1, x24
  401fe4:	bl	401cf0 <printf@plt>
  401fe8:	ldr	x1, [x23, #880]
  401fec:	mov	w0, w19
  401ff0:	bl	4019d0 <putc@plt>
  401ff4:	ldr	x3, [x23, #880]
  401ff8:	adrp	x0, 404000 <ferror@plt+0x2270>
  401ffc:	mov	x2, #0x9                   	// #9
  402000:	add	x0, x0, #0xf90
  402004:	mov	x1, #0x1                   	// #1
  402008:	bl	401c20 <fwrite@plt>
  40200c:	ldr	w0, [x20, #112]
  402010:	ldp	x19, x20, [sp, #16]
  402014:	ldp	x21, x22, [sp, #32]
  402018:	ldp	x23, x24, [sp, #48]
  40201c:	ldr	x25, [sp, #64]
  402020:	ldp	x29, x30, [sp], #96
  402024:	ret
  402028:	cmp	w0, #0x76
  40202c:	b.eq	402080 <ferror@plt+0x2f0>  // b.none
  402030:	cmp	w0, #0x78
  402034:	b.ne	402040 <ferror@plt+0x2b0>  // b.any
  402038:	str	w24, [x21, #32]
  40203c:	b	401e60 <ferror@plt+0xd0>
  402040:	cmp	w0, #0x74
  402044:	b.ne	401e60 <ferror@plt+0xd0>  // b.any
  402048:	str	w22, [x21, #84]
  40204c:	b	401e60 <ferror@plt+0xd0>
  402050:	cmp	w0, #0x47
  402054:	b.eq	4020cc <ferror@plt+0x33c>  // b.none
  402058:	b.le	4020a0 <ferror@plt+0x310>
  40205c:	cmp	w0, #0x64
  402060:	b.ne	40206c <ferror@plt+0x2dc>  // b.any
  402064:	str	wzr, [x21, #32]
  402068:	b	401e60 <ferror@plt+0xd0>
  40206c:	b.gt	402088 <ferror@plt+0x2f8>
  402070:	cmp	w0, #0x48
  402074:	b.eq	402090 <ferror@plt+0x300>  // b.none
  402078:	cmp	w0, #0x56
  40207c:	b.ne	401e60 <ferror@plt+0xd0>  // b.any
  402080:	str	w22, [x21, #128]
  402084:	b	401e60 <ferror@plt+0xd0>
  402088:	cmp	w0, #0x68
  40208c:	b.ne	401e60 <ferror@plt+0xd0>  // b.any
  402090:	adrp	x0, 417000 <ferror@plt+0x15270>
  402094:	mov	w1, #0x1                   	// #1
  402098:	ldr	x0, [x0, #856]
  40209c:	bl	402348 <ferror@plt+0x5b8>
  4020a0:	cmp	w0, #0x41
  4020a4:	b.eq	4020c4 <ferror@plt+0x334>  // b.none
  4020a8:	cmp	w0, #0x42
  4020ac:	b.ne	4020b8 <ferror@plt+0x328>  // b.any
  4020b0:	str	wzr, [x21]
  4020b4:	b	401e60 <ferror@plt+0xd0>
  4020b8:	cmp	w0, #0x3f
  4020bc:	b.ne	401e60 <ferror@plt+0xd0>  // b.any
  4020c0:	b	402090 <ferror@plt+0x300>
  4020c4:	str	w22, [x21]
  4020c8:	b	401e60 <ferror@plt+0xd0>
  4020cc:	str	w24, [x21]
  4020d0:	b	401e60 <ferror@plt+0xd0>
  4020d4:	str	w22, [x21, #32]
  4020d8:	b	401e60 <ferror@plt+0xd0>
  4020dc:	ldr	x0, [x23, #864]
  4020e0:	mov	w2, #0xa                   	// #10
  4020e4:	mov	x1, #0x0                   	// #0
  4020e8:	add	x25, x23, #0x360
  4020ec:	bl	401bd0 <strtol@plt>
  4020f0:	cmp	w0, #0xa
  4020f4:	b.eq	402064 <ferror@plt+0x2d4>  // b.none
  4020f8:	cmp	w0, #0x10
  4020fc:	b.eq	402038 <ferror@plt+0x2a8>  // b.none
  402100:	cmp	w0, #0x8
  402104:	b.eq	4020d4 <ferror@plt+0x344>  // b.none
  402108:	mov	w2, #0x5                   	// #5
  40210c:	adrp	x1, 404000 <ferror@plt+0x2270>
  402110:	mov	x0, #0x0                   	// #0
  402114:	add	x1, x1, #0xf60
  402118:	bl	401cb0 <dcgettext@plt>
  40211c:	ldr	x1, [x25]
  402120:	bl	403140 <ferror@plt+0x13b0>
  402124:	b	402090 <ferror@plt+0x300>
  402128:	ldr	x0, [x23, #864]
  40212c:	ldrb	w0, [x0]
  402130:	sub	w0, w0, #0x42
  402134:	and	w1, w0, #0xff
  402138:	cmp	w1, #0x31
  40213c:	b.hi	402160 <ferror@plt+0x3d0>  // b.pmore
  402140:	mov	x0, #0x1                   	// #1
  402144:	lsl	x0, x0, x1
  402148:	tst	x0, #0x2000000020
  40214c:	b.ne	4020cc <ferror@plt+0x33c>  // b.any
  402150:	tst	x0, #0x2000000020000
  402154:	b.ne	4020c4 <ferror@plt+0x334>  // b.any
  402158:	tst	x0, #0x100000001
  40215c:	b.ne	4020b0 <ferror@plt+0x320>  // b.any
  402160:	mov	w2, #0x5                   	// #5
  402164:	adrp	x1, 404000 <ferror@plt+0x2270>
  402168:	mov	x0, #0x0                   	// #0
  40216c:	add	x1, x1, #0xf38
  402170:	bl	401cb0 <dcgettext@plt>
  402174:	ldr	x1, [x23, #864]
  402178:	bl	403140 <ferror@plt+0x13b0>
  40217c:	b	402090 <ferror@plt+0x300>
  402180:	adrp	x0, 404000 <ferror@plt+0x2270>
  402184:	add	x0, x0, #0xe50
  402188:	bl	403d98 <ferror@plt+0x2008>
  40218c:	b	401ee0 <ferror@plt+0x150>
  402190:	mov	x1, x24
  402194:	mov	w0, w22
  402198:	bl	4024a0 <ferror@plt+0x710>
  40219c:	b	401fe8 <ferror@plt+0x258>
  4021a0:	adrp	x0, 404000 <ferror@plt+0x2270>
  4021a4:	add	x0, x0, #0xf88
  4021a8:	bl	402b90 <ferror@plt+0xe00>
  4021ac:	b	401f2c <ferror@plt+0x19c>
  4021b0:	adrp	x0, 417000 <ferror@plt+0x15270>
  4021b4:	mov	w1, #0x0                   	// #0
  4021b8:	ldr	x0, [x0, #880]
  4021bc:	bl	402348 <ferror@plt+0x5b8>
  4021c0:	adrp	x1, 404000 <ferror@plt+0x2270>
  4021c4:	add	x1, x1, #0xf10
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	mov	x0, #0x0                   	// #0
  4021d0:	bl	401cb0 <dcgettext@plt>
  4021d4:	bl	4030c8 <ferror@plt+0x1338>
  4021d8:	mov	x29, #0x0                   	// #0
  4021dc:	mov	x30, #0x0                   	// #0
  4021e0:	mov	x5, x0
  4021e4:	ldr	x1, [sp]
  4021e8:	add	x2, sp, #0x8
  4021ec:	mov	x6, sp
  4021f0:	movz	x0, #0x0, lsl #48
  4021f4:	movk	x0, #0x0, lsl #32
  4021f8:	movk	x0, #0x40, lsl #16
  4021fc:	movk	x0, #0x1da0
  402200:	movz	x3, #0x0, lsl #48
  402204:	movk	x3, #0x0, lsl #32
  402208:	movk	x3, #0x40, lsl #16
  40220c:	movk	x3, #0x4988
  402210:	movz	x4, #0x0, lsl #48
  402214:	movk	x4, #0x0, lsl #32
  402218:	movk	x4, #0x40, lsl #16
  40221c:	movk	x4, #0x4a08
  402220:	bl	401a60 <__libc_start_main@plt>
  402224:	bl	401b50 <abort@plt>
  402228:	adrp	x0, 416000 <ferror@plt+0x14270>
  40222c:	ldr	x0, [x0, #4064]
  402230:	cbz	x0, 402238 <ferror@plt+0x4a8>
  402234:	b	401b10 <__gmon_start__@plt>
  402238:	ret
  40223c:	nop
  402240:	adrp	x0, 417000 <ferror@plt+0x15270>
  402244:	add	x0, x0, #0x358
  402248:	adrp	x1, 417000 <ferror@plt+0x15270>
  40224c:	add	x1, x1, #0x358
  402250:	cmp	x1, x0
  402254:	b.eq	40226c <ferror@plt+0x4dc>  // b.none
  402258:	adrp	x1, 404000 <ferror@plt+0x2270>
  40225c:	ldr	x1, [x1, #2600]
  402260:	cbz	x1, 40226c <ferror@plt+0x4dc>
  402264:	mov	x16, x1
  402268:	br	x16
  40226c:	ret
  402270:	adrp	x0, 417000 <ferror@plt+0x15270>
  402274:	add	x0, x0, #0x358
  402278:	adrp	x1, 417000 <ferror@plt+0x15270>
  40227c:	add	x1, x1, #0x358
  402280:	sub	x1, x1, x0
  402284:	lsr	x2, x1, #63
  402288:	add	x1, x2, x1, asr #3
  40228c:	cmp	xzr, x1, asr #1
  402290:	asr	x1, x1, #1
  402294:	b.eq	4022ac <ferror@plt+0x51c>  // b.none
  402298:	adrp	x2, 404000 <ferror@plt+0x2270>
  40229c:	ldr	x2, [x2, #2608]
  4022a0:	cbz	x2, 4022ac <ferror@plt+0x51c>
  4022a4:	mov	x16, x2
  4022a8:	br	x16
  4022ac:	ret
  4022b0:	stp	x29, x30, [sp, #-32]!
  4022b4:	mov	x29, sp
  4022b8:	str	x19, [sp, #16]
  4022bc:	adrp	x19, 417000 <ferror@plt+0x15270>
  4022c0:	ldrb	w0, [x19, #2008]
  4022c4:	cbnz	w0, 4022d4 <ferror@plt+0x544>
  4022c8:	bl	402240 <ferror@plt+0x4b0>
  4022cc:	mov	w0, #0x1                   	// #1
  4022d0:	strb	w0, [x19, #2008]
  4022d4:	ldr	x19, [sp, #16]
  4022d8:	ldp	x29, x30, [sp], #32
  4022dc:	ret
  4022e0:	b	402270 <ferror@plt+0x4e0>
  4022e4:	nop
  4022e8:	ldr	w2, [x1, #32]
  4022ec:	tbz	w2, #0, 40230c <ferror@plt+0x57c>
  4022f0:	adrp	x0, 417000 <ferror@plt+0x15270>
  4022f4:	ldr	x3, [x1, #56]
  4022f8:	tbz	w2, #4, 402310 <ferror@plt+0x580>
  4022fc:	add	x0, x0, #0x7e0
  402300:	ldr	x1, [x0, #8]
  402304:	add	x1, x1, x3
  402308:	str	x1, [x0, #8]
  40230c:	ret
  402310:	ldr	w1, [x0, #2016]
  402314:	cbnz	w1, 40231c <ferror@plt+0x58c>
  402318:	tbnz	w2, #3, 4022fc <ferror@plt+0x56c>
  40231c:	add	x0, x0, #0x7e0
  402320:	tbz	w2, #8, 402334 <ferror@plt+0x5a4>
  402324:	ldr	x1, [x0, #16]
  402328:	add	x1, x1, x3
  40232c:	str	x1, [x0, #16]
  402330:	ret
  402334:	ldr	x1, [x0, #24]
  402338:	add	x1, x1, x3
  40233c:	str	x1, [x0, #24]
  402340:	ret
  402344:	nop
  402348:	stp	x29, x30, [sp, #-48]!
  40234c:	mov	w2, #0x5                   	// #5
  402350:	mov	x29, sp
  402354:	str	x21, [sp, #32]
  402358:	adrp	x21, 417000 <ferror@plt+0x15270>
  40235c:	stp	x19, x20, [sp, #16]
  402360:	mov	x19, x0
  402364:	mov	w20, w1
  402368:	mov	x0, #0x0                   	// #0
  40236c:	adrp	x1, 404000 <ferror@plt+0x2270>
  402370:	add	x1, x1, #0xa38
  402374:	bl	401cb0 <dcgettext@plt>
  402378:	ldr	x2, [x21, #2176]
  40237c:	mov	x1, x0
  402380:	mov	x0, x19
  402384:	bl	401d70 <fprintf@plt>
  402388:	mov	w2, #0x5                   	// #5
  40238c:	adrp	x1, 404000 <ferror@plt+0x2270>
  402390:	mov	x0, #0x0                   	// #0
  402394:	add	x1, x1, #0xa60
  402398:	bl	401cb0 <dcgettext@plt>
  40239c:	mov	x1, x0
  4023a0:	mov	x0, x19
  4023a4:	bl	401d70 <fprintf@plt>
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	adrp	x1, 404000 <ferror@plt+0x2270>
  4023b0:	mov	x0, #0x0                   	// #0
  4023b4:	add	x1, x1, #0xa98
  4023b8:	bl	401cb0 <dcgettext@plt>
  4023bc:	mov	x1, x0
  4023c0:	mov	x0, x19
  4023c4:	bl	401d70 <fprintf@plt>
  4023c8:	mov	w2, #0x5                   	// #5
  4023cc:	adrp	x1, 404000 <ferror@plt+0x2270>
  4023d0:	mov	x0, #0x0                   	// #0
  4023d4:	add	x1, x1, #0xad0
  4023d8:	bl	401cb0 <dcgettext@plt>
  4023dc:	mov	x1, x0
  4023e0:	adrp	x2, 404000 <ferror@plt+0x2270>
  4023e4:	mov	x0, x19
  4023e8:	add	x2, x2, #0xd20
  4023ec:	bl	401d70 <fprintf@plt>
  4023f0:	ldr	x0, [x21, #2176]
  4023f4:	mov	x1, x19
  4023f8:	bl	4032b0 <ferror@plt+0x1520>
  4023fc:	cbz	w20, 402408 <ferror@plt+0x678>
  402400:	mov	w0, w20
  402404:	bl	401970 <exit@plt>
  402408:	mov	w2, #0x5                   	// #5
  40240c:	adrp	x1, 404000 <ferror@plt+0x2270>
  402410:	mov	x0, #0x0                   	// #0
  402414:	add	x1, x1, #0xd30
  402418:	bl	401cb0 <dcgettext@plt>
  40241c:	mov	x1, x0
  402420:	adrp	x2, 404000 <ferror@plt+0x2270>
  402424:	mov	x0, x19
  402428:	add	x2, x2, #0xd48
  40242c:	bl	401d70 <fprintf@plt>
  402430:	b	402400 <ferror@plt+0x670>
  402434:	nop
  402438:	stp	x29, x30, [sp, #-64]!
  40243c:	adrp	x1, 417000 <ferror@plt+0x15270>
  402440:	mov	x2, x0
  402444:	mov	x29, sp
  402448:	ldr	w0, [x1, #2048]
  40244c:	cbz	w0, 402480 <ferror@plt+0x6f0>
  402450:	cmp	w0, #0x1
  402454:	adrp	x1, 404000 <ferror@plt+0x2270>
  402458:	adrp	x0, 404000 <ferror@plt+0x2270>
  40245c:	add	x1, x1, #0xd78
  402460:	add	x0, x0, #0xd80
  402464:	csel	x1, x1, x0, eq  // eq = none
  402468:	add	x0, sp, #0x18
  40246c:	bl	4019c0 <sprintf@plt>
  402470:	add	x0, sp, #0x18
  402474:	bl	401940 <strlen@plt>
  402478:	ldp	x29, x30, [sp], #64
  40247c:	ret
  402480:	adrp	x1, 404000 <ferror@plt+0x2270>
  402484:	add	x1, x1, #0xd70
  402488:	add	x0, sp, #0x18
  40248c:	bl	4019c0 <sprintf@plt>
  402490:	add	x0, sp, #0x18
  402494:	bl	401940 <strlen@plt>
  402498:	ldp	x29, x30, [sp], #64
  40249c:	ret
  4024a0:	stp	x29, x30, [sp, #-80]!
  4024a4:	adrp	x2, 417000 <ferror@plt+0x15270>
  4024a8:	mov	x29, sp
  4024ac:	str	x19, [sp, #16]
  4024b0:	mov	w19, w0
  4024b4:	ldr	w0, [x2, #2048]
  4024b8:	mov	x2, x1
  4024bc:	cbz	w0, 402500 <ferror@plt+0x770>
  4024c0:	cmp	w0, #0x1
  4024c4:	adrp	x1, 404000 <ferror@plt+0x2270>
  4024c8:	adrp	x3, 404000 <ferror@plt+0x2270>
  4024cc:	add	x1, x1, #0xd80
  4024d0:	add	x3, x3, #0xd78
  4024d4:	csel	x1, x3, x1, eq  // eq = none
  4024d8:	add	x0, sp, #0x28
  4024dc:	bl	4019c0 <sprintf@plt>
  4024e0:	add	x2, sp, #0x28
  4024e4:	mov	w1, w19
  4024e8:	adrp	x0, 404000 <ferror@plt+0x2270>
  4024ec:	add	x0, x0, #0xd88
  4024f0:	bl	401cf0 <printf@plt>
  4024f4:	ldr	x19, [sp, #16]
  4024f8:	ldp	x29, x30, [sp], #80
  4024fc:	ret
  402500:	adrp	x3, 404000 <ferror@plt+0x2270>
  402504:	add	x1, x3, #0xd70
  402508:	b	4024d8 <ferror@plt+0x748>
  40250c:	nop
  402510:	stp	x29, x30, [sp, #-48]!
  402514:	mov	x29, sp
  402518:	stp	x19, x20, [sp, #16]
  40251c:	adrp	x19, 417000 <ferror@plt+0x15270>
  402520:	add	x19, x19, #0x7e0
  402524:	str	x21, [sp, #32]
  402528:	mov	x21, x1
  40252c:	mov	x20, x2
  402530:	mov	x2, x0
  402534:	ldr	w1, [x19, #36]
  402538:	adrp	x0, 404000 <ferror@plt+0x2270>
  40253c:	add	x0, x0, #0xd90
  402540:	bl	401cf0 <printf@plt>
  402544:	ldr	w0, [x19, #40]
  402548:	mov	x1, x21
  40254c:	bl	4024a0 <ferror@plt+0x710>
  402550:	adrp	x0, 404000 <ferror@plt+0x2270>
  402554:	add	x0, x0, #0xd98
  402558:	bl	401cf0 <printf@plt>
  40255c:	ldr	w0, [x19, #44]
  402560:	mov	x1, x20
  402564:	bl	4024a0 <ferror@plt+0x710>
  402568:	ldp	x19, x20, [sp, #16]
  40256c:	mov	w0, #0xa                   	// #10
  402570:	ldr	x21, [sp, #32]
  402574:	ldp	x29, x30, [sp], #48
  402578:	b	401d40 <putchar@plt>
  40257c:	nop
  402580:	stp	x29, x30, [sp, #-80]!
  402584:	mov	x29, sp
  402588:	stp	x19, x20, [sp, #16]
  40258c:	mov	x20, x0
  402590:	stp	x23, x24, [sp, #48]
  402594:	adrp	x23, 417000 <ferror@plt+0x15270>
  402598:	add	x19, x23, #0x7e0
  40259c:	stp	x21, x22, [sp, #32]
  4025a0:	ldr	w1, [x19, #48]
  4025a4:	cbnz	w1, 402890 <ferror@plt+0xb00>
  4025a8:	ldr	w0, [x23, #2016]
  4025ac:	cmp	w0, #0x1
  4025b0:	b.eq	40276c <ferror@plt+0x9dc>  // b.none
  4025b4:	cmp	w0, #0x0
  4025b8:	mov	w1, #0x20                  	// #32
  4025bc:	mov	w0, #0xa                   	// #10
  4025c0:	mov	x2, #0x0                   	// #0
  4025c4:	mov	w21, #0x9                   	// #9
  4025c8:	mov	w22, #0x7                   	// #7
  4025cc:	csel	w21, w21, w1, eq  // eq = none
  4025d0:	csel	w22, w22, w0, eq  // eq = none
  4025d4:	adrp	x1, 402000 <ferror@plt+0x270>
  4025d8:	mov	x0, x20
  4025dc:	add	x1, x1, #0x2e8
  4025e0:	stp	xzr, xzr, [x19, #8]
  4025e4:	str	xzr, [x19, #24]
  4025e8:	str	x25, [sp, #64]
  4025ec:	bl	401d00 <bfd_map_over_sections@plt>
  4025f0:	ldr	x0, [x19, #24]
  4025f4:	ldr	x2, [x19, #56]
  4025f8:	ldr	w1, [x19, #80]
  4025fc:	add	x0, x0, x2
  402600:	str	x0, [x19, #24]
  402604:	add	w2, w1, #0x1
  402608:	str	w2, [x19, #80]
  40260c:	cbnz	w1, 40263c <ferror@plt+0x8ac>
  402610:	ldr	w0, [x23, #2016]
  402614:	cbnz	w0, 402954 <ferror@plt+0xbc4>
  402618:	ldr	w2, [x19, #32]
  40261c:	adrp	x1, 404000 <ferror@plt+0x2270>
  402620:	add	x1, x1, #0xdd8
  402624:	adrp	x0, 404000 <ferror@plt+0x2270>
  402628:	cmp	w2, #0x1
  40262c:	add	x0, x0, #0xda0
  402630:	csel	x0, x0, x1, eq  // eq = none
  402634:	bl	401b80 <puts@plt>
  402638:	ldr	x0, [x19, #24]
  40263c:	ldp	x1, x2, [x19, #8]
  402640:	ldr	w3, [x19, #84]
  402644:	add	x25, x1, x2
  402648:	add	x25, x25, x0
  40264c:	cbz	w3, 40266c <ferror@plt+0x8dc>
  402650:	ldp	x5, x4, [x19, #88]
  402654:	ldr	x3, [x19, #104]
  402658:	add	x0, x3, x0
  40265c:	str	x0, [x19, #104]
  402660:	add	x5, x5, x1
  402664:	add	x2, x4, x2
  402668:	stp	x5, x2, [x19, #88]
  40266c:	adrp	x24, 417000 <ferror@plt+0x15270>
  402670:	mov	w0, w22
  402674:	bl	4024a0 <ferror@plt+0x710>
  402678:	ldr	x1, [x24, #880]
  40267c:	mov	w0, w21
  402680:	bl	4019d0 <putc@plt>
  402684:	ldr	x1, [x19, #16]
  402688:	mov	w0, w22
  40268c:	bl	4024a0 <ferror@plt+0x710>
  402690:	ldr	x1, [x24, #880]
  402694:	mov	w0, w21
  402698:	bl	4019d0 <putc@plt>
  40269c:	ldr	x1, [x19, #24]
  4026a0:	mov	w0, w22
  4026a4:	bl	4024a0 <ferror@plt+0x710>
  4026a8:	ldr	x1, [x24, #880]
  4026ac:	mov	w0, w21
  4026b0:	bl	4019d0 <putc@plt>
  4026b4:	ldr	w0, [x23, #2016]
  4026b8:	cbnz	w0, 402728 <ferror@plt+0x998>
  4026bc:	ldr	w2, [x19, #32]
  4026c0:	adrp	x1, 404000 <ferror@plt+0x2270>
  4026c4:	adrp	x0, 404000 <ferror@plt+0x2270>
  4026c8:	add	x1, x1, #0xe20
  4026cc:	cmp	w2, #0x1
  4026d0:	add	x0, x0, #0xe10
  4026d4:	csel	x0, x0, x1, eq  // eq = none
  4026d8:	mov	x2, x25
  4026dc:	mov	x1, x25
  4026e0:	bl	401cf0 <printf@plt>
  4026e4:	ldr	x1, [x24, #880]
  4026e8:	mov	w0, w21
  4026ec:	bl	4019d0 <putc@plt>
  4026f0:	ldr	x1, [x24, #880]
  4026f4:	ldr	x0, [x20]
  4026f8:	bl	401950 <fputs@plt>
  4026fc:	ldr	x0, [x20, #208]
  402700:	cbz	x0, 402754 <ferror@plt+0x9c4>
  402704:	ldp	x19, x20, [sp, #16]
  402708:	ldp	x21, x22, [sp, #32]
  40270c:	ldp	x23, x24, [sp, #48]
  402710:	ldr	x25, [sp, #64]
  402714:	ldp	x29, x30, [sp], #80
  402718:	ldr	x1, [x0]
  40271c:	adrp	x0, 404000 <ferror@plt+0x2270>
  402720:	add	x0, x0, #0xe38
  402724:	b	401cf0 <printf@plt>
  402728:	mov	x1, x25
  40272c:	mov	w0, w22
  402730:	bl	4024a0 <ferror@plt+0x710>
  402734:	ldr	x1, [x24, #880]
  402738:	mov	w0, w21
  40273c:	bl	4019d0 <putc@plt>
  402740:	ldr	x1, [x24, #880]
  402744:	ldr	x0, [x20]
  402748:	bl	401950 <fputs@plt>
  40274c:	ldr	x0, [x20, #208]
  402750:	cbnz	x0, 402704 <ferror@plt+0x974>
  402754:	ldp	x19, x20, [sp, #16]
  402758:	ldp	x21, x22, [sp, #32]
  40275c:	ldp	x23, x24, [sp, #48]
  402760:	ldr	x25, [sp, #64]
  402764:	ldp	x29, x30, [sp], #80
  402768:	ret
  40276c:	mov	x0, x20
  402770:	adrp	x1, 402000 <ferror@plt+0x270>
  402774:	mov	x2, #0x0                   	// #0
  402778:	add	x1, x1, #0xaa8
  40277c:	str	wzr, [x19, #36]
  402780:	stp	xzr, xzr, [x19, #64]
  402784:	bl	401d00 <bfd_map_over_sections@plt>
  402788:	ldr	w0, [x19, #48]
  40278c:	cbz	w0, 4027b0 <ferror@plt+0xa20>
  402790:	ldr	w0, [x19, #36]
  402794:	cmp	w0, #0x4
  402798:	b.gt	4027a4 <ferror@plt+0xa14>
  40279c:	mov	w0, #0x5                   	// #5
  4027a0:	str	w0, [x19, #36]
  4027a4:	ldp	x1, x0, [x19, #56]
  4027a8:	add	x0, x0, x1
  4027ac:	str	x0, [x19, #64]
  4027b0:	ldr	x0, [x19, #72]
  4027b4:	mov	w21, #0x4                   	// #4
  4027b8:	bl	402438 <ferror@plt+0x6a8>
  4027bc:	cmp	w0, #0x3
  4027c0:	csel	w1, w0, w21, hi  // hi = pmore
  4027c4:	str	w1, [x19, #44]
  4027c8:	ldr	x0, [x19, #64]
  4027cc:	bl	402438 <ferror@plt+0x6a8>
  4027d0:	cmp	w0, #0x3
  4027d4:	ldr	x1, [x20]
  4027d8:	csel	w2, w0, w21, hi  // hi = pmore
  4027dc:	adrp	x3, 404000 <ferror@plt+0x2270>
  4027e0:	add	x0, x3, #0xe30
  4027e4:	str	w2, [x19, #40]
  4027e8:	str	xzr, [x19, #64]
  4027ec:	bl	401cf0 <printf@plt>
  4027f0:	ldr	x0, [x20, #208]
  4027f4:	cbz	x0, 402808 <ferror@plt+0xa78>
  4027f8:	ldr	x1, [x0]
  4027fc:	adrp	x0, 404000 <ferror@plt+0x2270>
  402800:	add	x0, x0, #0xe38
  402804:	bl	401cf0 <printf@plt>
  402808:	ldp	w1, w3, [x19, #36]
  40280c:	adrp	x6, 404000 <ferror@plt+0x2270>
  402810:	ldr	w5, [x19, #44]
  402814:	add	x6, x6, #0xe48
  402818:	adrp	x4, 404000 <ferror@plt+0x2270>
  40281c:	add	x4, x4, #0xe50
  402820:	adrp	x2, 404000 <ferror@plt+0x2270>
  402824:	adrp	x0, 404000 <ferror@plt+0x2270>
  402828:	add	x2, x2, #0xe58
  40282c:	add	x0, x0, #0xe60
  402830:	bl	401cf0 <printf@plt>
  402834:	mov	x0, x20
  402838:	adrp	x1, 402000 <ferror@plt+0x270>
  40283c:	mov	x2, #0x0                   	// #0
  402840:	add	x1, x1, #0xb38
  402844:	bl	401d00 <bfd_map_over_sections@plt>
  402848:	ldr	w0, [x19, #48]
  40284c:	cbnz	w0, 402934 <ferror@plt+0xba4>
  402850:	ldr	w1, [x19, #36]
  402854:	adrp	x2, 404000 <ferror@plt+0x2270>
  402858:	adrp	x0, 404000 <ferror@plt+0x2270>
  40285c:	add	x2, x2, #0xe80
  402860:	add	x0, x0, #0xd90
  402864:	bl	401cf0 <printf@plt>
  402868:	ldr	w0, [x19, #40]
  40286c:	ldr	x1, [x19, #64]
  402870:	bl	4024a0 <ferror@plt+0x710>
  402874:	ldp	x19, x20, [sp, #16]
  402878:	adrp	x0, 404000 <ferror@plt+0x2270>
  40287c:	ldp	x21, x22, [sp, #32]
  402880:	add	x0, x0, #0xd18
  402884:	ldp	x23, x24, [sp, #48]
  402888:	ldp	x29, x30, [sp], #80
  40288c:	b	401b80 <puts@plt>
  402890:	ldr	w1, [x0, #72]
  402894:	mov	w2, #0x52                  	// #82
  402898:	str	xzr, [x19, #56]
  40289c:	and	w1, w1, w2
  4028a0:	cmp	w1, #0x10
  4028a4:	b.ne	4025a8 <ferror@plt+0x818>  // b.any
  4028a8:	ldr	x1, [x0, #8]
  4028ac:	ldr	x1, [x1, #496]
  4028b0:	blr	x1
  4028b4:	cmp	x0, #0x0
  4028b8:	b.lt	402988 <ferror@plt+0xbf8>  // b.tstop
  4028bc:	mov	x21, #0x0                   	// #0
  4028c0:	b.ne	40297c <ferror@plt+0xbec>  // b.any
  4028c4:	ldr	x2, [x20, #8]
  4028c8:	mov	x1, x21
  4028cc:	mov	x0, x20
  4028d0:	ldr	x2, [x2, #504]
  4028d4:	blr	x2
  4028d8:	tbnz	x0, #63, 402988 <ferror@plt+0xbf8>
  4028dc:	sub	x2, x0, #0x1
  4028e0:	cbz	x0, 402928 <ferror@plt+0xb98>
  4028e4:	ldr	x1, [x19, #56]
  4028e8:	mov	w5, #0x0                   	// #0
  4028ec:	nop
  4028f0:	ldr	x3, [x21, x2, lsl #3]
  4028f4:	ldr	x4, [x3, #32]
  4028f8:	ldr	w4, [x4, #32]
  4028fc:	tbz	w4, #12, 402914 <ferror@plt+0xb84>
  402900:	ldr	w0, [x3, #24]
  402904:	tbnz	w0, #8, 402914 <ferror@plt+0xb84>
  402908:	ldr	x0, [x3, #16]
  40290c:	mov	w5, #0x1                   	// #1
  402910:	add	x1, x1, x0
  402914:	sub	x2, x2, #0x1
  402918:	cmn	x2, #0x1
  40291c:	b.ne	4028f0 <ferror@plt+0xb60>  // b.any
  402920:	cbz	w5, 402928 <ferror@plt+0xb98>
  402924:	str	x1, [x19, #56]
  402928:	mov	x0, x21
  40292c:	bl	401c00 <free@plt>
  402930:	b	4025a8 <ferror@plt+0x818>
  402934:	ldp	x1, x3, [x19, #56]
  402938:	adrp	x0, 404000 <ferror@plt+0x2270>
  40293c:	mov	x2, #0x0                   	// #0
  402940:	add	x0, x0, #0xe78
  402944:	add	x3, x3, x1
  402948:	str	x3, [x19, #64]
  40294c:	bl	402510 <ferror@plt+0x780>
  402950:	b	402850 <ferror@plt+0xac0>
  402954:	adrp	x0, 404000 <ferror@plt+0x2270>
  402958:	add	x0, x0, #0xe88
  40295c:	bl	401b80 <puts@plt>
  402960:	ldp	x1, x2, [x19, #8]
  402964:	ldr	w3, [x19, #84]
  402968:	ldr	x0, [x19, #24]
  40296c:	add	x25, x1, x2
  402970:	add	x25, x25, x0
  402974:	cbz	w3, 40266c <ferror@plt+0x8dc>
  402978:	b	402650 <ferror@plt+0x8c0>
  40297c:	bl	401a90 <xmalloc@plt>
  402980:	mov	x21, x0
  402984:	b	4028c4 <ferror@plt+0xb34>
  402988:	ldr	x0, [x20]
  40298c:	str	x25, [sp, #64]
  402990:	bl	403038 <ferror@plt+0x12a8>
  402994:	nop
  402998:	stp	x29, x30, [sp, #-48]!
  40299c:	mov	w1, #0x2                   	// #2
  4029a0:	mov	x29, sp
  4029a4:	str	x19, [sp, #16]
  4029a8:	mov	x19, x0
  4029ac:	bl	401cc0 <bfd_check_format@plt>
  4029b0:	cbz	w0, 4029c0 <ferror@plt+0xc30>
  4029b4:	ldr	x19, [sp, #16]
  4029b8:	ldp	x29, x30, [sp], #48
  4029bc:	ret
  4029c0:	add	x2, sp, #0x28
  4029c4:	mov	x0, x19
  4029c8:	mov	w1, #0x1                   	// #1
  4029cc:	bl	401c90 <bfd_check_format_matches@plt>
  4029d0:	cbnz	w0, 402a70 <ferror@plt+0xce0>
  4029d4:	bl	401a70 <bfd_get_error@plt>
  4029d8:	cmp	w0, #0xd
  4029dc:	b.eq	402a8c <ferror@plt+0xcfc>  // b.none
  4029e0:	add	x2, sp, #0x28
  4029e4:	mov	x0, x19
  4029e8:	mov	w1, #0x3                   	// #3
  4029ec:	bl	401c90 <bfd_check_format_matches@plt>
  4029f0:	cbnz	w0, 402a20 <ferror@plt+0xc90>
  4029f4:	ldr	x0, [x19]
  4029f8:	bl	402da0 <ferror@plt+0x1010>
  4029fc:	bl	401a70 <bfd_get_error@plt>
  402a00:	cmp	w0, #0xd
  402a04:	b.eq	402a94 <ferror@plt+0xd04>  // b.none
  402a08:	adrp	x0, 417000 <ferror@plt+0x15270>
  402a0c:	mov	w1, #0x3                   	// #3
  402a10:	ldr	x19, [sp, #16]
  402a14:	str	w1, [x0, #2128]
  402a18:	ldp	x29, x30, [sp], #48
  402a1c:	ret
  402a20:	mov	x0, x19
  402a24:	bl	402580 <ferror@plt+0x7f0>
  402a28:	adrp	x3, 417000 <ferror@plt+0x15270>
  402a2c:	mov	x1, #0x1                   	// #1
  402a30:	mov	x2, #0xb                   	// #11
  402a34:	adrp	x0, 404000 <ferror@plt+0x2270>
  402a38:	ldr	x3, [x3, #880]
  402a3c:	add	x0, x0, #0xec0
  402a40:	bl	401c20 <fwrite@plt>
  402a44:	mov	x0, x19
  402a48:	bl	401980 <bfd_core_file_failing_command@plt>
  402a4c:	mov	x1, x0
  402a50:	cbz	x0, 402a60 <ferror@plt+0xcd0>
  402a54:	adrp	x0, 404000 <ferror@plt+0x2270>
  402a58:	add	x0, x0, #0xed0
  402a5c:	bl	401cf0 <printf@plt>
  402a60:	adrp	x0, 404000 <ferror@plt+0x2270>
  402a64:	add	x0, x0, #0xee0
  402a68:	bl	401b80 <puts@plt>
  402a6c:	b	4029b4 <ferror@plt+0xc24>
  402a70:	mov	x0, x19
  402a74:	bl	402580 <ferror@plt+0x7f0>
  402a78:	mov	w0, #0xa                   	// #10
  402a7c:	bl	401d40 <putchar@plt>
  402a80:	ldr	x19, [sp, #16]
  402a84:	ldp	x29, x30, [sp], #48
  402a88:	ret
  402a8c:	ldr	x0, [x19]
  402a90:	bl	402da0 <ferror@plt+0x1010>
  402a94:	ldr	x0, [sp, #40]
  402a98:	bl	403218 <ferror@plt+0x1488>
  402a9c:	ldr	x0, [sp, #40]
  402aa0:	bl	401c00 <free@plt>
  402aa4:	b	402a08 <ferror@plt+0xc78>
  402aa8:	stp	x29, x30, [sp, #-32]!
  402aac:	adrp	x0, 417000 <ferror@plt+0x15270>
  402ab0:	add	x0, x0, #0x5a8
  402ab4:	mov	x29, sp
  402ab8:	stp	x19, x20, [sp, #16]
  402abc:	mov	x19, x1
  402ac0:	ldr	w1, [x1, #32]
  402ac4:	cmp	w1, #0x0
  402ac8:	ccmp	x19, x0, #0x4, ne  // ne = any
  402acc:	b.ne	402adc <ferror@plt+0xd4c>  // b.any
  402ad0:	ldp	x19, x20, [sp, #16]
  402ad4:	ldp	x29, x30, [sp], #32
  402ad8:	ret
  402adc:	tst	x1, #0x1000
  402ae0:	adrp	x0, 417000 <ferror@plt+0x15270>
  402ae4:	add	x0, x0, #0x490
  402ae8:	ccmp	x19, x0, #0x4, eq  // eq = none
  402aec:	b.eq	402ad0 <ferror@plt+0xd40>  // b.none
  402af0:	ldr	x0, [x19]
  402af4:	ldr	x20, [x19, #56]
  402af8:	bl	401940 <strlen@plt>
  402afc:	adrp	x1, 417000 <ferror@plt+0x15270>
  402b00:	add	x1, x1, #0x7e0
  402b04:	ldr	w2, [x1, #36]
  402b08:	cmp	w0, w2
  402b0c:	b.le	402b14 <ferror@plt+0xd84>
  402b10:	str	w0, [x1, #36]
  402b14:	ldp	x0, x3, [x1, #64]
  402b18:	ldr	x2, [x19, #40]
  402b1c:	add	x0, x0, x20
  402b20:	str	x0, [x1, #64]
  402b24:	cmp	x2, x3
  402b28:	b.ls	402ad0 <ferror@plt+0xd40>  // b.plast
  402b2c:	str	x2, [x1, #72]
  402b30:	b	402ad0 <ferror@plt+0xd40>
  402b34:	nop
  402b38:	ldr	w2, [x1, #32]
  402b3c:	adrp	x0, 417000 <ferror@plt+0x15270>
  402b40:	add	x0, x0, #0x5a8
  402b44:	cmp	w2, #0x0
  402b48:	ccmp	x1, x0, #0x4, ne  // ne = any
  402b4c:	b.ne	402b54 <ferror@plt+0xdc4>  // b.any
  402b50:	ret
  402b54:	tst	x2, #0x1000
  402b58:	adrp	x0, 417000 <ferror@plt+0x15270>
  402b5c:	add	x0, x0, #0x490
  402b60:	ccmp	x1, x0, #0x4, eq  // eq = none
  402b64:	b.eq	402b50 <ferror@plt+0xdc0>  // b.none
  402b68:	adrp	x3, 417000 <ferror@plt+0x15270>
  402b6c:	add	x3, x3, #0x7e0
  402b70:	ldr	x0, [x1]
  402b74:	ldr	x2, [x1, #40]
  402b78:	ldr	x1, [x1, #56]
  402b7c:	ldr	x4, [x3, #64]
  402b80:	add	x4, x4, x1
  402b84:	str	x4, [x3, #64]
  402b88:	b	402510 <ferror@plt+0x780>
  402b8c:	nop
  402b90:	stp	x29, x30, [sp, #-64]!
  402b94:	mov	x29, sp
  402b98:	str	x23, [sp, #48]
  402b9c:	mov	x23, x0
  402ba0:	bl	403958 <ferror@plt+0x1bc8>
  402ba4:	cmp	x0, #0x0
  402ba8:	b.le	402c88 <ferror@plt+0xef8>
  402bac:	stp	x21, x22, [sp, #32]
  402bb0:	adrp	x22, 417000 <ferror@plt+0x15270>
  402bb4:	add	x22, x22, #0x7e0
  402bb8:	mov	x0, x23
  402bbc:	ldr	x1, [x22, #120]
  402bc0:	bl	401a00 <bfd_openr@plt>
  402bc4:	mov	x21, x0
  402bc8:	cbz	x0, 402c68 <ferror@plt+0xed8>
  402bcc:	mov	w1, #0x2                   	// #2
  402bd0:	bl	401cc0 <bfd_check_format@plt>
  402bd4:	cbz	w0, 402ca0 <ferror@plt+0xf10>
  402bd8:	mov	w0, #0x0                   	// #0
  402bdc:	stp	x19, x20, [sp, #16]
  402be0:	bl	401aa0 <bfd_set_error@plt>
  402be4:	mov	x0, x21
  402be8:	mov	x20, #0x0                   	// #0
  402bec:	mov	x1, x20
  402bf0:	bl	401cd0 <bfd_openr_next_archived_file@plt>
  402bf4:	mov	x19, x0
  402bf8:	cbz	x0, 402c38 <ferror@plt+0xea8>
  402bfc:	nop
  402c00:	bl	402998 <ferror@plt+0xc08>
  402c04:	mov	x0, x20
  402c08:	cbz	x20, 402c18 <ferror@plt+0xe88>
  402c0c:	bl	401c80 <bfd_close@plt>
  402c10:	cmp	x20, x19
  402c14:	b.eq	402cc4 <ferror@plt+0xf34>  // b.none
  402c18:	mov	x20, x19
  402c1c:	mov	w0, #0x0                   	// #0
  402c20:	bl	401aa0 <bfd_set_error@plt>
  402c24:	mov	x1, x20
  402c28:	mov	x0, x21
  402c2c:	bl	401cd0 <bfd_openr_next_archived_file@plt>
  402c30:	mov	x19, x0
  402c34:	cbnz	x0, 402c00 <ferror@plt+0xe70>
  402c38:	bl	401a70 <bfd_get_error@plt>
  402c3c:	cmp	w0, #0x9
  402c40:	b.eq	402c54 <ferror@plt+0xec4>  // b.none
  402c44:	ldr	x0, [x21]
  402c48:	bl	402da0 <ferror@plt+0x1010>
  402c4c:	mov	w0, #0x2                   	// #2
  402c50:	str	w0, [x22, #112]
  402c54:	cbz	x20, 402cc4 <ferror@plt+0xf34>
  402c58:	mov	x0, x20
  402c5c:	bl	401c80 <bfd_close@plt>
  402c60:	ldp	x19, x20, [sp, #16]
  402c64:	b	402ca8 <ferror@plt+0xf18>
  402c68:	mov	x0, x23
  402c6c:	bl	402da0 <ferror@plt+0x1010>
  402c70:	mov	w0, #0x1                   	// #1
  402c74:	str	w0, [x22, #112]
  402c78:	ldp	x21, x22, [sp, #32]
  402c7c:	ldr	x23, [sp, #48]
  402c80:	ldp	x29, x30, [sp], #64
  402c84:	ret
  402c88:	adrp	x0, 417000 <ferror@plt+0x15270>
  402c8c:	mov	w1, #0x1                   	// #1
  402c90:	ldr	x23, [sp, #48]
  402c94:	str	w1, [x0, #2128]
  402c98:	ldp	x29, x30, [sp], #64
  402c9c:	ret
  402ca0:	mov	x0, x21
  402ca4:	bl	402998 <ferror@plt+0xc08>
  402ca8:	mov	x0, x21
  402cac:	bl	401c80 <bfd_close@plt>
  402cb0:	cbz	w0, 402c68 <ferror@plt+0xed8>
  402cb4:	ldp	x21, x22, [sp, #32]
  402cb8:	ldr	x23, [sp, #48]
  402cbc:	ldp	x29, x30, [sp], #64
  402cc0:	ret
  402cc4:	ldp	x19, x20, [sp, #16]
  402cc8:	b	402ca8 <ferror@plt+0xf18>
  402ccc:	nop
  402cd0:	stp	x29, x30, [sp, #-32]!
  402cd4:	mov	w1, #0x2f                  	// #47
  402cd8:	mov	x29, sp
  402cdc:	stp	x19, x20, [sp, #16]
  402ce0:	mov	x20, x0
  402ce4:	bl	401b00 <strrchr@plt>
  402ce8:	cbz	x0, 402d40 <ferror@plt+0xfb0>
  402cec:	sub	x19, x0, x20
  402cf0:	add	x0, x19, #0xb
  402cf4:	bl	401a90 <xmalloc@plt>
  402cf8:	mov	x1, x20
  402cfc:	mov	x2, x19
  402d00:	mov	x20, x0
  402d04:	bl	401910 <memcpy@plt>
  402d08:	add	x2, x19, #0x1
  402d0c:	mov	w0, #0x2f                  	// #47
  402d10:	add	x2, x20, x2
  402d14:	strb	w0, [x20, x19]
  402d18:	adrp	x1, 404000 <ferror@plt+0x2270>
  402d1c:	add	x1, x1, #0xfd8
  402d20:	mov	x0, x20
  402d24:	ldr	x3, [x1]
  402d28:	str	x3, [x2]
  402d2c:	ldrb	w1, [x1, #8]
  402d30:	strb	w1, [x2, #8]
  402d34:	ldp	x19, x20, [sp, #16]
  402d38:	ldp	x29, x30, [sp], #32
  402d3c:	ret
  402d40:	mov	x0, #0x9                   	// #9
  402d44:	bl	401a90 <xmalloc@plt>
  402d48:	mov	x20, x0
  402d4c:	mov	x2, x0
  402d50:	b	402d18 <ferror@plt+0xf88>
  402d54:	nop
  402d58:	cbz	w0, 402d78 <ferror@plt+0xfe8>
  402d5c:	cmp	w0, #0x1
  402d60:	b.eq	402d8c <ferror@plt+0xffc>  // b.none
  402d64:	adrp	x1, 405000 <ferror@plt+0x3270>
  402d68:	mov	w2, #0x5                   	// #5
  402d6c:	add	x1, x1, #0x8
  402d70:	mov	x0, #0x0                   	// #0
  402d74:	b	401cb0 <dcgettext@plt>
  402d78:	adrp	x1, 404000 <ferror@plt+0x2270>
  402d7c:	mov	w2, #0x5                   	// #5
  402d80:	add	x1, x1, #0xfe8
  402d84:	mov	x0, #0x0                   	// #0
  402d88:	b	401cb0 <dcgettext@plt>
  402d8c:	adrp	x1, 404000 <ferror@plt+0x2270>
  402d90:	mov	w2, #0x5                   	// #5
  402d94:	add	x1, x1, #0xff8
  402d98:	mov	x0, #0x0                   	// #0
  402d9c:	b	401cb0 <dcgettext@plt>
  402da0:	stp	x29, x30, [sp, #-32]!
  402da4:	mov	x29, sp
  402da8:	stp	x19, x20, [sp, #16]
  402dac:	mov	x19, x0
  402db0:	bl	401a70 <bfd_get_error@plt>
  402db4:	cbnz	w0, 402e0c <ferror@plt+0x107c>
  402db8:	adrp	x1, 405000 <ferror@plt+0x3270>
  402dbc:	mov	w2, #0x5                   	// #5
  402dc0:	add	x1, x1, #0x20
  402dc4:	mov	x0, #0x0                   	// #0
  402dc8:	bl	401cb0 <dcgettext@plt>
  402dcc:	mov	x20, x0
  402dd0:	adrp	x0, 417000 <ferror@plt+0x15270>
  402dd4:	ldr	x0, [x0, #880]
  402dd8:	bl	401c40 <fflush@plt>
  402ddc:	cbz	x19, 402e24 <ferror@plt+0x1094>
  402de0:	mov	x4, x20
  402de4:	mov	x3, x19
  402de8:	adrp	x1, 417000 <ferror@plt+0x15270>
  402dec:	adrp	x0, 417000 <ferror@plt+0x15270>
  402df0:	ldp	x19, x20, [sp, #16]
  402df4:	ldp	x29, x30, [sp], #32
  402df8:	ldr	x2, [x1, #2176]
  402dfc:	adrp	x1, 405000 <ferror@plt+0x3270>
  402e00:	ldr	x0, [x0, #856]
  402e04:	add	x1, x1, #0x38
  402e08:	b	401d70 <fprintf@plt>
  402e0c:	bl	401ca0 <bfd_errmsg@plt>
  402e10:	mov	x20, x0
  402e14:	adrp	x0, 417000 <ferror@plt+0x15270>
  402e18:	ldr	x0, [x0, #880]
  402e1c:	bl	401c40 <fflush@plt>
  402e20:	cbnz	x19, 402de0 <ferror@plt+0x1050>
  402e24:	mov	x3, x20
  402e28:	adrp	x2, 417000 <ferror@plt+0x15270>
  402e2c:	adrp	x0, 417000 <ferror@plt+0x15270>
  402e30:	adrp	x1, 405000 <ferror@plt+0x3270>
  402e34:	ldp	x19, x20, [sp, #16]
  402e38:	add	x1, x1, #0x530
  402e3c:	ldp	x29, x30, [sp], #32
  402e40:	ldr	x2, [x2, #2176]
  402e44:	ldr	x0, [x0, #856]
  402e48:	b	401d70 <fprintf@plt>
  402e4c:	nop
  402e50:	stp	x29, x30, [sp, #-80]!
  402e54:	mov	x29, sp
  402e58:	stp	x21, x22, [sp, #32]
  402e5c:	mov	x21, x1
  402e60:	ldr	w1, [x1, #12]
  402e64:	stp	x19, x20, [sp, #16]
  402e68:	mov	w20, #0x60                  	// #96
  402e6c:	add	w1, w1, #0x1
  402e70:	stp	x23, x24, [sp, #48]
  402e74:	mov	x22, x0
  402e78:	ldr	x2, [x21, #16]
  402e7c:	smull	x0, w1, w20
  402e80:	str	w1, [x21, #12]
  402e84:	cmp	x2, x0
  402e88:	b.cs	402ed0 <ferror@plt+0x1140>  // b.hs, b.nlast
  402e8c:	mov	w19, #0xc0                  	// #192
  402e90:	cmp	w1, #0x3f
  402e94:	ldr	x0, [x21, #24]
  402e98:	smull	x1, w1, w19
  402e9c:	mov	x19, #0x3000                	// #12288
  402ea0:	csel	x19, x1, x19, gt
  402ea4:	mov	x1, x19
  402ea8:	bl	401a30 <xrealloc@plt>
  402eac:	ldr	x2, [x21, #16]
  402eb0:	str	x0, [x21, #24]
  402eb4:	mov	w1, #0x0                   	// #0
  402eb8:	add	x0, x0, x2
  402ebc:	sub	x2, x19, x2
  402ec0:	bl	401a80 <memset@plt>
  402ec4:	str	x19, [x21, #16]
  402ec8:	ldr	w0, [x21, #12]
  402ecc:	smull	x0, w0, w20
  402ed0:	ldr	x3, [x21, #24]
  402ed4:	mov	w2, #0x5                   	// #5
  402ed8:	ldr	x4, [x22]
  402edc:	add	x3, x3, x0
  402ee0:	adrp	x1, 405000 <ferror@plt+0x3270>
  402ee4:	mov	x0, #0x0                   	// #0
  402ee8:	add	x1, x1, #0x48
  402eec:	stur	x4, [x3, #-96]
  402ef0:	bl	401cb0 <dcgettext@plt>
  402ef4:	mov	x19, x0
  402ef8:	ldr	w0, [x22, #16]
  402efc:	ldr	x23, [x22]
  402f00:	bl	402d58 <ferror@plt+0xfc8>
  402f04:	mov	x20, x0
  402f08:	ldr	w0, [x22, #12]
  402f0c:	bl	402d58 <ferror@plt+0xfc8>
  402f10:	mov	x3, x0
  402f14:	mov	x2, x20
  402f18:	mov	x1, x23
  402f1c:	mov	x0, x19
  402f20:	bl	401cf0 <printf@plt>
  402f24:	ldr	x0, [x21]
  402f28:	ldr	x1, [x22]
  402f2c:	bl	401c10 <bfd_openw@plt>
  402f30:	mov	x20, x0
  402f34:	cbz	x0, 403010 <ferror@plt+0x1280>
  402f38:	mov	w1, #0x1                   	// #1
  402f3c:	mov	w19, #0x2                   	// #2
  402f40:	bl	401b20 <bfd_set_format@plt>
  402f44:	cbz	w0, 402ff0 <ferror@plt+0x1260>
  402f48:	adrp	x22, 405000 <ferror@plt+0x3270>
  402f4c:	mov	x24, #0xffffffffffffffa0    	// #-96
  402f50:	add	x22, x22, #0x68
  402f54:	mov	w23, #0x1                   	// #1
  402f58:	str	x25, [sp, #64]
  402f5c:	mov	w25, #0x60                  	// #96
  402f60:	b	402f70 <ferror@plt+0x11e0>
  402f64:	add	w19, w19, #0x1
  402f68:	cmp	w19, #0x59
  402f6c:	b.eq	402fcc <ferror@plt+0x123c>  // b.none
  402f70:	ldr	x3, [x20, #8]
  402f74:	mov	w1, w19
  402f78:	mov	x0, x20
  402f7c:	mov	x2, #0x0                   	// #0
  402f80:	ldr	x3, [x3, #656]
  402f84:	blr	x3
  402f88:	cbz	w0, 402f64 <ferror@plt+0x11d4>
  402f8c:	mov	w0, w19
  402f90:	mov	x1, #0x0                   	// #0
  402f94:	bl	401bc0 <bfd_printable_arch_mach@plt>
  402f98:	mov	x1, x0
  402f9c:	mov	x0, x22
  402fa0:	bl	401cf0 <printf@plt>
  402fa4:	ldr	w2, [x21, #12]
  402fa8:	sub	w0, w19, #0x2
  402fac:	ldr	x1, [x21, #24]
  402fb0:	add	w19, w19, #0x1
  402fb4:	cmp	w19, #0x59
  402fb8:	smaddl	x2, w2, w25, x24
  402fbc:	add	x1, x1, x2
  402fc0:	add	x0, x1, x0
  402fc4:	strb	w23, [x0, #8]
  402fc8:	b.ne	402f70 <ferror@plt+0x11e0>  // b.any
  402fcc:	ldr	x25, [sp, #64]
  402fd0:	mov	x0, x20
  402fd4:	bl	401b70 <bfd_close_all_done@plt>
  402fd8:	ldr	w0, [x21, #8]
  402fdc:	ldp	x19, x20, [sp, #16]
  402fe0:	ldp	x21, x22, [sp, #32]
  402fe4:	ldp	x23, x24, [sp, #48]
  402fe8:	ldp	x29, x30, [sp], #80
  402fec:	ret
  402ff0:	bl	401a70 <bfd_get_error@plt>
  402ff4:	cmp	w0, #0x5
  402ff8:	b.eq	402fd0 <ferror@plt+0x1240>  // b.none
  402ffc:	ldr	x0, [x22]
  403000:	bl	402da0 <ferror@plt+0x1010>
  403004:	mov	w0, #0x1                   	// #1
  403008:	str	w0, [x21, #8]
  40300c:	b	402fd0 <ferror@plt+0x1240>
  403010:	ldr	x0, [x21]
  403014:	bl	402da0 <ferror@plt+0x1010>
  403018:	mov	w1, #0x1                   	// #1
  40301c:	str	w1, [x21, #8]
  403020:	mov	w0, w1
  403024:	ldp	x19, x20, [sp, #16]
  403028:	ldp	x21, x22, [sp, #32]
  40302c:	ldp	x23, x24, [sp, #48]
  403030:	ldp	x29, x30, [sp], #80
  403034:	ret
  403038:	stp	x29, x30, [sp, #-16]!
  40303c:	mov	x29, sp
  403040:	bl	402da0 <ferror@plt+0x1010>
  403044:	mov	w0, #0x1                   	// #1
  403048:	bl	401c70 <xexit@plt>
  40304c:	nop
  403050:	stp	x29, x30, [sp, #-80]!
  403054:	adrp	x2, 417000 <ferror@plt+0x15270>
  403058:	mov	x29, sp
  40305c:	str	x21, [sp, #32]
  403060:	mov	x21, x0
  403064:	ldr	x0, [x2, #880]
  403068:	stp	x19, x20, [sp, #16]
  40306c:	mov	x19, x1
  403070:	adrp	x20, 417000 <ferror@plt+0x15270>
  403074:	bl	401c40 <fflush@plt>
  403078:	adrp	x2, 417000 <ferror@plt+0x15270>
  40307c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403080:	ldr	x0, [x20, #856]
  403084:	add	x1, x1, #0x70
  403088:	ldr	x2, [x2, #2176]
  40308c:	bl	401d70 <fprintf@plt>
  403090:	ldp	x6, x7, [x19]
  403094:	mov	x1, x21
  403098:	ldp	x4, x5, [x19, #16]
  40309c:	add	x2, sp, #0x30
  4030a0:	ldr	x0, [x20, #856]
  4030a4:	stp	x6, x7, [sp, #48]
  4030a8:	stp	x4, x5, [sp, #64]
  4030ac:	bl	401ce0 <vfprintf@plt>
  4030b0:	ldr	x1, [x20, #856]
  4030b4:	mov	w0, #0xa                   	// #10
  4030b8:	ldp	x19, x20, [sp, #16]
  4030bc:	ldr	x21, [sp, #32]
  4030c0:	ldp	x29, x30, [sp], #80
  4030c4:	b	4019d0 <putc@plt>
  4030c8:	stp	x29, x30, [sp, #-272]!
  4030cc:	mov	w9, #0xffffffc8            	// #-56
  4030d0:	mov	w8, #0xffffff80            	// #-128
  4030d4:	mov	x29, sp
  4030d8:	add	x10, sp, #0xd0
  4030dc:	add	x11, sp, #0x110
  4030e0:	stp	x11, x11, [sp, #48]
  4030e4:	str	x10, [sp, #64]
  4030e8:	stp	w9, w8, [sp, #72]
  4030ec:	ldp	x10, x11, [sp, #48]
  4030f0:	stp	x1, x2, [sp, #216]
  4030f4:	add	x1, sp, #0x10
  4030f8:	ldp	x8, x9, [sp, #64]
  4030fc:	stp	x10, x11, [sp, #16]
  403100:	stp	x8, x9, [sp, #32]
  403104:	str	q0, [sp, #80]
  403108:	str	q1, [sp, #96]
  40310c:	str	q2, [sp, #112]
  403110:	str	q3, [sp, #128]
  403114:	str	q4, [sp, #144]
  403118:	str	q5, [sp, #160]
  40311c:	str	q6, [sp, #176]
  403120:	str	q7, [sp, #192]
  403124:	stp	x3, x4, [sp, #232]
  403128:	stp	x5, x6, [sp, #248]
  40312c:	str	x7, [sp, #264]
  403130:	bl	403050 <ferror@plt+0x12c0>
  403134:	mov	w0, #0x1                   	// #1
  403138:	bl	401c70 <xexit@plt>
  40313c:	nop
  403140:	stp	x29, x30, [sp, #-272]!
  403144:	mov	w9, #0xffffffc8            	// #-56
  403148:	mov	w8, #0xffffff80            	// #-128
  40314c:	mov	x29, sp
  403150:	add	x10, sp, #0xd0
  403154:	add	x11, sp, #0x110
  403158:	stp	x11, x11, [sp, #48]
  40315c:	str	x10, [sp, #64]
  403160:	stp	w9, w8, [sp, #72]
  403164:	ldp	x10, x11, [sp, #48]
  403168:	stp	x10, x11, [sp, #16]
  40316c:	ldp	x8, x9, [sp, #64]
  403170:	stp	x8, x9, [sp, #32]
  403174:	str	q0, [sp, #80]
  403178:	str	q1, [sp, #96]
  40317c:	str	q2, [sp, #112]
  403180:	str	q3, [sp, #128]
  403184:	str	q4, [sp, #144]
  403188:	str	q5, [sp, #160]
  40318c:	str	q6, [sp, #176]
  403190:	str	q7, [sp, #192]
  403194:	stp	x1, x2, [sp, #216]
  403198:	add	x1, sp, #0x10
  40319c:	stp	x3, x4, [sp, #232]
  4031a0:	stp	x5, x6, [sp, #248]
  4031a4:	str	x7, [sp, #264]
  4031a8:	bl	403050 <ferror@plt+0x12c0>
  4031ac:	ldp	x29, x30, [sp], #272
  4031b0:	ret
  4031b4:	nop
  4031b8:	stp	x29, x30, [sp, #-32]!
  4031bc:	mov	x29, sp
  4031c0:	stp	x19, x20, [sp, #16]
  4031c4:	adrp	x19, 405000 <ferror@plt+0x3270>
  4031c8:	add	x19, x19, #0x78
  4031cc:	mov	x0, x19
  4031d0:	bl	4019a0 <bfd_set_default_target@plt>
  4031d4:	cbz	w0, 4031e4 <ferror@plt+0x1454>
  4031d8:	ldp	x19, x20, [sp, #16]
  4031dc:	ldp	x29, x30, [sp], #32
  4031e0:	ret
  4031e4:	adrp	x1, 405000 <ferror@plt+0x3270>
  4031e8:	add	x1, x1, #0x98
  4031ec:	mov	w2, #0x5                   	// #5
  4031f0:	mov	x0, #0x0                   	// #0
  4031f4:	bl	401cb0 <dcgettext@plt>
  4031f8:	mov	x20, x0
  4031fc:	bl	401a70 <bfd_get_error@plt>
  403200:	bl	401ca0 <bfd_errmsg@plt>
  403204:	mov	x2, x0
  403208:	mov	x1, x19
  40320c:	mov	x0, x20
  403210:	bl	4030c8 <ferror@plt+0x1338>
  403214:	nop
  403218:	stp	x29, x30, [sp, #-48]!
  40321c:	adrp	x1, 417000 <ferror@plt+0x15270>
  403220:	mov	x29, sp
  403224:	stp	x19, x20, [sp, #16]
  403228:	mov	x19, x0
  40322c:	ldr	x0, [x1, #880]
  403230:	stp	x21, x22, [sp, #32]
  403234:	adrp	x22, 417000 <ferror@plt+0x15270>
  403238:	bl	401c40 <fflush@plt>
  40323c:	mov	w2, #0x5                   	// #5
  403240:	adrp	x1, 405000 <ferror@plt+0x3270>
  403244:	ldr	x20, [x22, #856]
  403248:	add	x1, x1, #0xc8
  40324c:	mov	x0, #0x0                   	// #0
  403250:	bl	401cb0 <dcgettext@plt>
  403254:	adrp	x2, 417000 <ferror@plt+0x15270>
  403258:	mov	x1, x0
  40325c:	mov	x0, x20
  403260:	ldr	x2, [x2, #2176]
  403264:	bl	401d70 <fprintf@plt>
  403268:	ldr	x2, [x19]
  40326c:	cbz	x2, 403294 <ferror@plt+0x1504>
  403270:	adrp	x20, 405000 <ferror@plt+0x3270>
  403274:	add	x21, x22, #0x358
  403278:	add	x20, x20, #0x258
  40327c:	nop
  403280:	ldr	x0, [x21]
  403284:	mov	x1, x20
  403288:	bl	401d70 <fprintf@plt>
  40328c:	ldr	x2, [x19, #8]!
  403290:	cbnz	x2, 403280 <ferror@plt+0x14f0>
  403294:	ldr	x1, [x22, #856]
  403298:	mov	w0, #0xa                   	// #10
  40329c:	ldp	x19, x20, [sp, #16]
  4032a0:	ldp	x21, x22, [sp, #32]
  4032a4:	ldp	x29, x30, [sp], #48
  4032a8:	b	4019e0 <fputc@plt>
  4032ac:	nop
  4032b0:	stp	x29, x30, [sp, #-48]!
  4032b4:	mov	x29, sp
  4032b8:	stp	x19, x20, [sp, #16]
  4032bc:	mov	x20, x1
  4032c0:	stp	x21, x22, [sp, #32]
  4032c4:	cbz	x0, 403344 <ferror@plt+0x15b4>
  4032c8:	mov	x19, x0
  4032cc:	mov	w2, #0x5                   	// #5
  4032d0:	adrp	x1, 405000 <ferror@plt+0x3270>
  4032d4:	mov	x0, #0x0                   	// #0
  4032d8:	add	x1, x1, #0xf8
  4032dc:	bl	401cb0 <dcgettext@plt>
  4032e0:	mov	x2, x19
  4032e4:	mov	x1, x0
  4032e8:	mov	x0, x20
  4032ec:	bl	401d70 <fprintf@plt>
  4032f0:	bl	401a50 <bfd_target_list@plt>
  4032f4:	mov	x22, x0
  4032f8:	ldr	x2, [x0]
  4032fc:	cbz	x2, 403324 <ferror@plt+0x1594>
  403300:	adrp	x21, 405000 <ferror@plt+0x3270>
  403304:	add	x19, x0, #0x8
  403308:	add	x21, x21, #0x258
  40330c:	nop
  403310:	mov	x1, x21
  403314:	mov	x0, x20
  403318:	bl	401d70 <fprintf@plt>
  40331c:	ldr	x2, [x19], #8
  403320:	cbnz	x2, 403310 <ferror@plt+0x1580>
  403324:	mov	x1, x20
  403328:	mov	w0, #0xa                   	// #10
  40332c:	bl	4019e0 <fputc@plt>
  403330:	mov	x0, x22
  403334:	ldp	x19, x20, [sp, #16]
  403338:	ldp	x21, x22, [sp, #32]
  40333c:	ldp	x29, x30, [sp], #48
  403340:	b	401c00 <free@plt>
  403344:	mov	w2, #0x5                   	// #5
  403348:	adrp	x1, 405000 <ferror@plt+0x3270>
  40334c:	add	x1, x1, #0xe0
  403350:	bl	401cb0 <dcgettext@plt>
  403354:	mov	x1, x0
  403358:	mov	x0, x20
  40335c:	bl	401d70 <fprintf@plt>
  403360:	b	4032f0 <ferror@plt+0x1560>
  403364:	nop
  403368:	stp	x29, x30, [sp, #-48]!
  40336c:	mov	x29, sp
  403370:	stp	x19, x20, [sp, #16]
  403374:	mov	x20, x1
  403378:	stp	x21, x22, [sp, #32]
  40337c:	cbz	x0, 4033fc <ferror@plt+0x166c>
  403380:	mov	x19, x0
  403384:	mov	w2, #0x5                   	// #5
  403388:	adrp	x1, 405000 <ferror@plt+0x3270>
  40338c:	mov	x0, #0x0                   	// #0
  403390:	add	x1, x1, #0x130
  403394:	bl	401cb0 <dcgettext@plt>
  403398:	mov	x2, x19
  40339c:	mov	x1, x0
  4033a0:	mov	x0, x20
  4033a4:	bl	401d70 <fprintf@plt>
  4033a8:	bl	401990 <bfd_arch_list@plt>
  4033ac:	mov	x22, x0
  4033b0:	ldr	x2, [x0]
  4033b4:	cbz	x2, 4033dc <ferror@plt+0x164c>
  4033b8:	adrp	x21, 405000 <ferror@plt+0x3270>
  4033bc:	mov	x19, x0
  4033c0:	add	x21, x21, #0x258
  4033c4:	nop
  4033c8:	mov	x1, x21
  4033cc:	mov	x0, x20
  4033d0:	bl	401d70 <fprintf@plt>
  4033d4:	ldr	x2, [x19, #8]!
  4033d8:	cbnz	x2, 4033c8 <ferror@plt+0x1638>
  4033dc:	mov	x1, x20
  4033e0:	mov	w0, #0xa                   	// #10
  4033e4:	bl	4019e0 <fputc@plt>
  4033e8:	mov	x0, x22
  4033ec:	ldp	x19, x20, [sp, #16]
  4033f0:	ldp	x21, x22, [sp, #32]
  4033f4:	ldp	x29, x30, [sp], #48
  4033f8:	b	401c00 <free@plt>
  4033fc:	mov	w2, #0x5                   	// #5
  403400:	adrp	x1, 405000 <ferror@plt+0x3270>
  403404:	add	x1, x1, #0x110
  403408:	bl	401cb0 <dcgettext@plt>
  40340c:	mov	x1, x0
  403410:	mov	x0, x20
  403414:	bl	401d70 <fprintf@plt>
  403418:	b	4033a8 <ferror@plt+0x1618>
  40341c:	nop
  403420:	stp	x29, x30, [sp, #-192]!
  403424:	mov	w2, #0x5                   	// #5
  403428:	adrp	x1, 405000 <ferror@plt+0x3270>
  40342c:	mov	x29, sp
  403430:	add	x1, x1, #0x150
  403434:	mov	x0, #0x0                   	// #0
  403438:	stp	x19, x20, [sp, #16]
  40343c:	bl	401cb0 <dcgettext@plt>
  403440:	adrp	x1, 405000 <ferror@plt+0x3270>
  403444:	add	x1, x1, #0x170
  403448:	bl	401cf0 <printf@plt>
  40344c:	mov	x0, #0x0                   	// #0
  403450:	bl	404978 <ferror@plt+0x2be8>
  403454:	mov	x2, x0
  403458:	add	x1, sp, #0xa0
  40345c:	adrp	x0, 402000 <ferror@plt+0x270>
  403460:	add	x0, x0, #0xe50
  403464:	stp	x2, xzr, [sp, #160]
  403468:	stp	xzr, xzr, [sp, #176]
  40346c:	bl	401bf0 <bfd_iterate_over_targets@plt>
  403470:	ldr	x0, [sp, #160]
  403474:	bl	401d60 <unlink@plt>
  403478:	ldr	x0, [sp, #160]
  40347c:	bl	401c00 <free@plt>
  403480:	ldr	w19, [sp, #168]
  403484:	cbz	w19, 403498 <ferror@plt+0x1708>
  403488:	mov	w0, w19
  40348c:	ldp	x19, x20, [sp, #16]
  403490:	ldp	x29, x30, [sp], #192
  403494:	ret
  403498:	mov	w20, #0x2                   	// #2
  40349c:	stp	x21, x22, [sp, #32]
  4034a0:	stp	x23, x24, [sp, #48]
  4034a4:	stp	x25, x26, [sp, #64]
  4034a8:	mov	w26, #0x0                   	// #0
  4034ac:	stp	x27, x28, [sp, #80]
  4034b0:	mov	x1, #0x0                   	// #0
  4034b4:	mov	w0, w20
  4034b8:	bl	401bc0 <bfd_printable_arch_mach@plt>
  4034bc:	add	w20, w20, #0x1
  4034c0:	bl	401940 <strlen@plt>
  4034c4:	cmp	w26, w0
  4034c8:	csel	w26, w26, w0, ge  // ge = tcont
  4034cc:	cmp	w20, #0x59
  4034d0:	b.ne	4034b0 <ferror@plt+0x1720>  // b.any
  4034d4:	adrp	x0, 405000 <ferror@plt+0x3270>
  4034d8:	add	x0, x0, #0x188
  4034dc:	bl	401d30 <getenv@plt>
  4034e0:	cbz	x0, 4034f8 <ferror@plt+0x1768>
  4034e4:	mov	w2, #0xa                   	// #10
  4034e8:	mov	x1, #0x0                   	// #0
  4034ec:	bl	401bd0 <strtol@plt>
  4034f0:	mov	w2, w0
  4034f4:	cbnz	w0, 4034fc <ferror@plt+0x176c>
  4034f8:	mov	w2, #0x50                  	// #80
  4034fc:	ldr	w1, [sp, #172]
  403500:	cmp	w1, #0x0
  403504:	b.le	403734 <ferror@plt+0x19a4>
  403508:	sub	w2, w2, w26
  40350c:	adrp	x28, 405000 <ferror@plt+0x3270>
  403510:	sub	w0, w2, #0x1
  403514:	adrp	x27, 405000 <ferror@plt+0x3270>
  403518:	adrp	x23, 417000 <ferror@plt+0x15270>
  40351c:	adrp	x2, 405000 <ferror@plt+0x3270>
  403520:	add	x28, x28, #0x190
  403524:	add	x2, x2, #0x1a0
  403528:	add	x27, x27, #0x198
  40352c:	add	x23, x23, #0x370
  403530:	str	w0, [sp, #124]
  403534:	adrp	x0, 405000 <ferror@plt+0x3270>
  403538:	add	x0, x0, #0x1f0
  40353c:	str	x2, [sp, #128]
  403540:	add	w2, w26, #0x1
  403544:	str	x0, [sp, #144]
  403548:	adrp	x0, 405000 <ferror@plt+0x3270>
  40354c:	add	x0, x0, #0x1b0
  403550:	str	x0, [sp, #136]
  403554:	str	w2, [sp, #152]
  403558:	mov	w24, #0x60                  	// #96
  40355c:	ldr	w22, [sp, #124]
  403560:	ldr	x21, [sp, #184]
  403564:	smull	x24, w19, w24
  403568:	sxtw	x25, w19
  40356c:	mov	w20, w19
  403570:	add	x21, x21, x24
  403574:	nop
  403578:	ldr	x0, [x21]
  40357c:	sub	w22, w22, #0x1
  403580:	add	x21, x21, #0x60
  403584:	str	w1, [sp, #104]
  403588:	bl	401940 <strlen@plt>
  40358c:	subs	w22, w22, w0
  403590:	b.mi	4035a4 <ferror@plt+0x1814>  // b.first
  403594:	ldr	w1, [sp, #104]
  403598:	add	w20, w20, #0x1
  40359c:	cmp	w1, w20
  4035a0:	b.gt	403578 <ferror@plt+0x17e8>
  4035a4:	ldr	w1, [sp, #152]
  4035a8:	mov	x2, x28
  4035ac:	mov	x0, x27
  4035b0:	bl	401cf0 <printf@plt>
  4035b4:	cmp	w20, w19
  4035b8:	b.eq	403758 <ferror@plt+0x19c8>  // b.none
  4035bc:	mvn	w21, w19
  4035c0:	add	x25, x25, #0x1
  4035c4:	add	w0, w21, w20
  4035c8:	mov	x2, x24
  4035cc:	add	x0, x0, x25
  4035d0:	add	x0, x0, x0, lsl #1
  4035d4:	lsl	x22, x0, #5
  4035d8:	ldr	x1, [sp, #184]
  4035dc:	ldr	x0, [sp, #144]
  4035e0:	ldr	x1, [x1, x2]
  4035e4:	add	x2, x2, #0x60
  4035e8:	stp	x2, x2, [sp, #104]
  4035ec:	bl	401cf0 <printf@plt>
  4035f0:	ldr	x2, [sp, #104]
  4035f4:	cmp	x22, x2
  4035f8:	b.ne	4035d8 <ferror@plt+0x1848>  // b.any
  4035fc:	add	w21, w21, w20
  403600:	mov	w0, #0xa                   	// #10
  403604:	add	x25, x21, x25
  403608:	mov	w22, #0x2                   	// #2
  40360c:	ldr	x1, [x23]
  403610:	add	x25, x25, x25, lsl #1
  403614:	lsl	x25, x25, #5
  403618:	bl	4019d0 <putc@plt>
  40361c:	nop
  403620:	mov	x1, #0x0                   	// #0
  403624:	mov	w0, w22
  403628:	bl	401bc0 <bfd_printable_arch_mach@plt>
  40362c:	ldr	x1, [sp, #128]
  403630:	bl	401bb0 <strcmp@plt>
  403634:	cbnz	w0, 403658 <ferror@plt+0x18c8>
  403638:	add	w22, w22, #0x1
  40363c:	cmp	w22, #0x59
  403640:	b.ne	403620 <ferror@plt+0x1890>  // b.any
  403644:	ldr	w1, [sp, #172]
  403648:	cmp	w1, w20
  40364c:	b.le	403734 <ferror@plt+0x19a4>
  403650:	mov	w19, w20
  403654:	b	403558 <ferror@plt+0x17c8>
  403658:	mov	x1, #0x0                   	// #0
  40365c:	mov	w0, w22
  403660:	bl	401bc0 <bfd_printable_arch_mach@plt>
  403664:	mov	x2, x0
  403668:	ldr	x0, [sp, #136]
  40366c:	mov	w1, w26
  403670:	bl	401cf0 <printf@plt>
  403674:	cmp	w20, w19
  403678:	b.eq	403720 <ferror@plt+0x1990>  // b.none
  40367c:	sub	w0, w22, #0x2
  403680:	str	x0, [sp, #104]
  403684:	ldr	x0, [sp, #184]
  403688:	mov	x21, x24
  40368c:	ldr	x3, [sp, #104]
  403690:	add	x2, x0, x21
  403694:	ldr	x1, [x23]
  403698:	add	x2, x2, x3
  40369c:	ldr	x0, [x0, x21]
  4036a0:	ldrb	w2, [x2, #8]
  4036a4:	cbz	w2, 4036e4 <ferror@plt+0x1954>
  4036a8:	bl	401950 <fputs@plt>
  4036ac:	ldr	x1, [x23]
  4036b0:	add	x21, x21, #0x60
  4036b4:	cmp	x25, x21
  4036b8:	b.eq	403728 <ferror@plt+0x1998>  // b.none
  4036bc:	mov	w0, #0x20                  	// #32
  4036c0:	bl	4019d0 <putc@plt>
  4036c4:	ldr	x0, [sp, #184]
  4036c8:	ldr	x3, [sp, #104]
  4036cc:	add	x2, x0, x21
  4036d0:	ldr	x1, [x23]
  4036d4:	add	x2, x2, x3
  4036d8:	ldr	x0, [x0, x21]
  4036dc:	ldrb	w2, [x2, #8]
  4036e0:	cbnz	w2, 4036a8 <ferror@plt+0x1918>
  4036e4:	str	x1, [sp, #112]
  4036e8:	bl	401940 <strlen@plt>
  4036ec:	sub	w2, w0, #0x1
  4036f0:	ldr	x1, [sp, #112]
  4036f4:	cbz	w0, 4036b0 <ferror@plt+0x1920>
  4036f8:	sub	w2, w2, #0x1
  4036fc:	mov	w0, #0x2d                  	// #45
  403700:	str	w2, [sp, #112]
  403704:	str	w2, [sp, #156]
  403708:	bl	4019d0 <putc@plt>
  40370c:	ldr	w2, [sp, #112]
  403710:	ldr	x1, [x23]
  403714:	cmn	w2, #0x1
  403718:	b.ne	4036f8 <ferror@plt+0x1968>  // b.any
  40371c:	b	4036b0 <ferror@plt+0x1920>
  403720:	ldr	x1, [x23]
  403724:	nop
  403728:	mov	w0, #0xa                   	// #10
  40372c:	bl	4019d0 <putc@plt>
  403730:	b	403638 <ferror@plt+0x18a8>
  403734:	ldr	w19, [sp, #168]
  403738:	ldp	x21, x22, [sp, #32]
  40373c:	mov	w0, w19
  403740:	ldp	x19, x20, [sp, #16]
  403744:	ldp	x23, x24, [sp, #48]
  403748:	ldp	x25, x26, [sp, #64]
  40374c:	ldp	x27, x28, [sp, #80]
  403750:	ldp	x29, x30, [sp], #192
  403754:	ret
  403758:	add	x25, x25, #0x1
  40375c:	mvn	w21, w20
  403760:	b	4035fc <ferror@plt+0x186c>
  403764:	nop
  403768:	stp	x29, x30, [sp, #-240]!
  40376c:	mov	x29, sp
  403770:	stp	x19, x20, [sp, #16]
  403774:	mov	x20, x0
  403778:	mov	x19, x1
  40377c:	stp	x21, x22, [sp, #32]
  403780:	mov	w21, w3
  403784:	cbz	w2, 4037a0 <ferror@plt+0x1a10>
  403788:	ldr	x2, [x19, #8]
  40378c:	add	x1, sp, #0x70
  403790:	mov	x0, x19
  403794:	ldr	x2, [x2, #480]
  403798:	blr	x2
  40379c:	cbz	w0, 403810 <ferror@plt+0x1a80>
  4037a0:	ldr	x0, [x19]
  4037a4:	mov	x1, x20
  4037a8:	bl	401950 <fputs@plt>
  4037ac:	cbz	w21, 4037c0 <ferror@plt+0x1a30>
  4037b0:	ldrb	w0, [x19, #76]
  4037b4:	tbz	w0, #7, 4037dc <ferror@plt+0x1a4c>
  4037b8:	ldr	x2, [x19, #96]
  4037bc:	cbnz	x2, 4037e4 <ferror@plt+0x1a54>
  4037c0:	mov	x1, x20
  4037c4:	mov	w0, #0xa                   	// #10
  4037c8:	bl	4019e0 <fputc@plt>
  4037cc:	ldp	x19, x20, [sp, #16]
  4037d0:	ldp	x21, x22, [sp, #32]
  4037d4:	ldp	x29, x30, [sp], #240
  4037d8:	ret
  4037dc:	ldr	x2, [x19, #88]
  4037e0:	cbz	x2, 4037c0 <ferror@plt+0x1a30>
  4037e4:	mov	x0, x20
  4037e8:	adrp	x1, 405000 <ferror@plt+0x3270>
  4037ec:	add	x1, x1, #0x1f8
  4037f0:	bl	401d70 <fprintf@plt>
  4037f4:	mov	x1, x20
  4037f8:	mov	w0, #0xa                   	// #10
  4037fc:	bl	4019e0 <fputc@plt>
  403800:	ldp	x19, x20, [sp, #16]
  403804:	ldp	x21, x22, [sp, #32]
  403808:	ldp	x29, x30, [sp], #240
  40380c:	ret
  403810:	ldr	x1, [sp, #200]
  403814:	add	x0, sp, #0x30
  403818:	str	x1, [sp, #48]
  40381c:	bl	4019f0 <ctime@plt>
  403820:	mov	x2, x0
  403824:	cbz	x0, 403878 <ferror@plt+0x1ae8>
  403828:	add	x22, sp, #0x48
  40382c:	add	x3, x2, #0x14
  403830:	adrp	x1, 405000 <ferror@plt+0x3270>
  403834:	mov	x0, x22
  403838:	add	x1, x1, #0x1d0
  40383c:	add	x2, x2, #0x4
  403840:	bl	4019c0 <sprintf@plt>
  403844:	ldr	w0, [sp, #128]
  403848:	add	x1, sp, #0x38
  40384c:	bl	403df0 <ferror@plt+0x2060>
  403850:	strb	wzr, [sp, #66]
  403854:	ldp	w3, w4, [sp, #136]
  403858:	add	x2, sp, #0x39
  40385c:	ldr	x5, [sp, #160]
  403860:	mov	x6, x22
  403864:	mov	x0, x20
  403868:	adrp	x1, 405000 <ferror@plt+0x3270>
  40386c:	add	x1, x1, #0x1e0
  403870:	bl	401d70 <fprintf@plt>
  403874:	b	4037a0 <ferror@plt+0x1a10>
  403878:	mov	w2, #0x5                   	// #5
  40387c:	add	x22, sp, #0x48
  403880:	adrp	x1, 405000 <ferror@plt+0x3270>
  403884:	add	x1, x1, #0x1b8
  403888:	bl	401cb0 <dcgettext@plt>
  40388c:	mov	x1, x0
  403890:	mov	x0, x22
  403894:	bl	4019c0 <sprintf@plt>
  403898:	b	403844 <ferror@plt+0x1ab4>
  40389c:	nop
  4038a0:	stp	x29, x30, [sp, #-32]!
  4038a4:	mov	x29, sp
  4038a8:	str	x19, [sp, #16]
  4038ac:	bl	402cd0 <ferror@plt+0xf40>
  4038b0:	mov	x19, x0
  4038b4:	bl	401c60 <mkstemp@plt>
  4038b8:	cmn	w0, #0x1
  4038bc:	b.eq	4038d4 <ferror@plt+0x1b44>  // b.none
  4038c0:	bl	401af0 <close@plt>
  4038c4:	mov	x0, x19
  4038c8:	ldr	x19, [sp, #16]
  4038cc:	ldp	x29, x30, [sp], #32
  4038d0:	ret
  4038d4:	mov	x0, x19
  4038d8:	mov	x19, #0x0                   	// #0
  4038dc:	bl	401c00 <free@plt>
  4038e0:	b	4038c4 <ferror@plt+0x1b34>
  4038e4:	nop
  4038e8:	stp	x29, x30, [sp, #-16]!
  4038ec:	mov	x29, sp
  4038f0:	bl	402cd0 <ferror@plt+0xf40>
  4038f4:	ldp	x29, x30, [sp], #16
  4038f8:	b	401b30 <mkdtemp@plt>
  4038fc:	nop
  403900:	stp	x29, x30, [sp, #-48]!
  403904:	mov	w2, #0x0                   	// #0
  403908:	mov	x29, sp
  40390c:	stp	x19, x20, [sp, #16]
  403910:	mov	x19, x1
  403914:	mov	x20, x0
  403918:	add	x1, sp, #0x28
  40391c:	bl	401960 <bfd_scan_vma@plt>
  403920:	ldr	x1, [sp, #40]
  403924:	ldrb	w1, [x1]
  403928:	cbnz	w1, 403938 <ferror@plt+0x1ba8>
  40392c:	ldp	x19, x20, [sp, #16]
  403930:	ldp	x29, x30, [sp], #48
  403934:	ret
  403938:	mov	w2, #0x5                   	// #5
  40393c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403940:	mov	x0, #0x0                   	// #0
  403944:	add	x1, x1, #0x200
  403948:	bl	401cb0 <dcgettext@plt>
  40394c:	mov	x2, x20
  403950:	mov	x1, x19
  403954:	bl	4030c8 <ferror@plt+0x1338>
  403958:	cbz	x0, 403a54 <ferror@plt+0x1cc4>
  40395c:	stp	x29, x30, [sp, #-160]!
  403960:	mov	x1, x0
  403964:	mov	x29, sp
  403968:	add	x2, sp, #0x20
  40396c:	stp	x19, x20, [sp, #16]
  403970:	mov	x19, x0
  403974:	mov	w0, #0x0                   	// #0
  403978:	bl	401d50 <__xstat@plt>
  40397c:	tbnz	w0, #31, 4039ac <ferror@plt+0x1c1c>
  403980:	ldr	w0, [sp, #48]
  403984:	and	w0, w0, #0xf000
  403988:	cmp	w0, #0x4, lsl #12
  40398c:	b.eq	403a80 <ferror@plt+0x1cf0>  // b.none
  403990:	cmp	w0, #0x8, lsl #12
  403994:	b.ne	403a30 <ferror@plt+0x1ca0>  // b.any
  403998:	ldr	x0, [sp, #80]
  40399c:	tbnz	x0, #63, 403a5c <ferror@plt+0x1ccc>
  4039a0:	ldp	x19, x20, [sp, #16]
  4039a4:	ldp	x29, x30, [sp], #160
  4039a8:	ret
  4039ac:	bl	401d20 <__errno_location@plt>
  4039b0:	mov	x20, x0
  4039b4:	ldr	w0, [x0]
  4039b8:	cmp	w0, #0x2
  4039bc:	b.eq	403a04 <ferror@plt+0x1c74>  // b.none
  4039c0:	mov	w2, #0x5                   	// #5
  4039c4:	adrp	x1, 405000 <ferror@plt+0x3270>
  4039c8:	mov	x0, #0x0                   	// #0
  4039cc:	add	x1, x1, #0x230
  4039d0:	bl	401cb0 <dcgettext@plt>
  4039d4:	mov	x1, x0
  4039d8:	ldr	w0, [x20]
  4039dc:	mov	x20, x1
  4039e0:	bl	401ae0 <strerror@plt>
  4039e4:	mov	x2, x0
  4039e8:	mov	x1, x19
  4039ec:	mov	x0, x20
  4039f0:	bl	403140 <ferror@plt+0x13b0>
  4039f4:	mov	x0, #0xffffffffffffffff    	// #-1
  4039f8:	ldp	x19, x20, [sp, #16]
  4039fc:	ldp	x29, x30, [sp], #160
  403a00:	ret
  403a04:	mov	w2, #0x5                   	// #5
  403a08:	adrp	x1, 405000 <ferror@plt+0x3270>
  403a0c:	mov	x0, #0x0                   	// #0
  403a10:	add	x1, x1, #0x218
  403a14:	bl	401cb0 <dcgettext@plt>
  403a18:	mov	x1, x19
  403a1c:	bl	403140 <ferror@plt+0x13b0>
  403a20:	mov	x0, #0xffffffffffffffff    	// #-1
  403a24:	ldp	x19, x20, [sp, #16]
  403a28:	ldp	x29, x30, [sp], #160
  403a2c:	ret
  403a30:	mov	w2, #0x5                   	// #5
  403a34:	adrp	x1, 405000 <ferror@plt+0x3270>
  403a38:	mov	x0, #0x0                   	// #0
  403a3c:	add	x1, x1, #0x280
  403a40:	bl	401cb0 <dcgettext@plt>
  403a44:	mov	x1, x19
  403a48:	bl	403140 <ferror@plt+0x13b0>
  403a4c:	mov	x0, #0xffffffffffffffff    	// #-1
  403a50:	b	4039a0 <ferror@plt+0x1c10>
  403a54:	mov	x0, #0xffffffffffffffff    	// #-1
  403a58:	ret
  403a5c:	mov	w2, #0x5                   	// #5
  403a60:	adrp	x1, 405000 <ferror@plt+0x3270>
  403a64:	mov	x0, #0x0                   	// #0
  403a68:	add	x1, x1, #0x2a8
  403a6c:	bl	401cb0 <dcgettext@plt>
  403a70:	mov	x1, x19
  403a74:	bl	403140 <ferror@plt+0x13b0>
  403a78:	mov	x0, #0xffffffffffffffff    	// #-1
  403a7c:	b	4039a0 <ferror@plt+0x1c10>
  403a80:	mov	w2, #0x5                   	// #5
  403a84:	adrp	x1, 405000 <ferror@plt+0x3270>
  403a88:	mov	x0, #0x0                   	// #0
  403a8c:	add	x1, x1, #0x260
  403a90:	bl	401cb0 <dcgettext@plt>
  403a94:	mov	x1, x19
  403a98:	bl	403140 <ferror@plt+0x13b0>
  403a9c:	mov	x0, #0xffffffffffffffff    	// #-1
  403aa0:	b	4039a0 <ferror@plt+0x1c10>
  403aa4:	nop
  403aa8:	stp	x29, x30, [sp, #-64]!
  403aac:	mov	x29, sp
  403ab0:	stp	x19, x20, [sp, #16]
  403ab4:	cbz	x0, 403b7c <ferror@plt+0x1dec>
  403ab8:	mov	x19, x0
  403abc:	ldr	x0, [x0, #208]
  403ac0:	cbz	x0, 403b60 <ferror@plt+0x1dd0>
  403ac4:	ldrb	w1, [x0, #76]
  403ac8:	tbnz	w1, #7, 403b60 <ferror@plt+0x1dd0>
  403acc:	stp	x21, x22, [sp, #32]
  403ad0:	ldr	x21, [x0]
  403ad4:	stp	x23, x24, [sp, #48]
  403ad8:	adrp	x24, 417000 <ferror@plt+0x15270>
  403adc:	mov	x0, x21
  403ae0:	bl	401940 <strlen@plt>
  403ae4:	ldr	x23, [x19]
  403ae8:	mov	x20, x0
  403aec:	add	x22, x24, #0x868
  403af0:	mov	x0, x23
  403af4:	bl	401940 <strlen@plt>
  403af8:	ldr	x1, [x24, #2152]
  403afc:	add	x20, x20, x0
  403b00:	add	x20, x20, #0x3
  403b04:	cmp	x1, x20
  403b08:	b.cc	403b3c <ferror@plt+0x1dac>  // b.lo, b.ul, b.last
  403b0c:	ldr	x0, [x22, #8]
  403b10:	mov	x3, x23
  403b14:	mov	x2, x21
  403b18:	adrp	x1, 405000 <ferror@plt+0x3270>
  403b1c:	add	x1, x1, #0x310
  403b20:	bl	4019c0 <sprintf@plt>
  403b24:	ldr	x0, [x22, #8]
  403b28:	ldp	x19, x20, [sp, #16]
  403b2c:	ldp	x21, x22, [sp, #32]
  403b30:	ldp	x23, x24, [sp, #48]
  403b34:	ldp	x29, x30, [sp], #64
  403b38:	ret
  403b3c:	cbnz	x1, 403b70 <ferror@plt+0x1de0>
  403b40:	add	x0, x20, x20, lsr #1
  403b44:	str	x0, [x24, #2152]
  403b48:	bl	401a90 <xmalloc@plt>
  403b4c:	str	x0, [x22, #8]
  403b50:	ldr	x1, [x19, #208]
  403b54:	ldr	x23, [x19]
  403b58:	ldr	x21, [x1]
  403b5c:	b	403b10 <ferror@plt+0x1d80>
  403b60:	ldr	x0, [x19]
  403b64:	ldp	x19, x20, [sp, #16]
  403b68:	ldp	x29, x30, [sp], #64
  403b6c:	ret
  403b70:	ldr	x0, [x22, #8]
  403b74:	bl	401c00 <free@plt>
  403b78:	b	403b40 <ferror@plt+0x1db0>
  403b7c:	adrp	x3, 405000 <ferror@plt+0x3270>
  403b80:	adrp	x1, 405000 <ferror@plt+0x3270>
  403b84:	adrp	x0, 405000 <ferror@plt+0x3270>
  403b88:	add	x3, x3, #0x340
  403b8c:	add	x1, x1, #0x2e8
  403b90:	add	x0, x0, #0x300
  403b94:	mov	w2, #0x281                 	// #641
  403b98:	stp	x21, x22, [sp, #32]
  403b9c:	stp	x23, x24, [sp, #48]
  403ba0:	bl	401d10 <__assert_fail@plt>
  403ba4:	nop
  403ba8:	stp	x29, x30, [sp, #-288]!
  403bac:	mov	x29, sp
  403bb0:	stp	x19, x20, [sp, #16]
  403bb4:	mov	x19, x0
  403bb8:	stp	x21, x22, [sp, #32]
  403bbc:	mov	x22, x2
  403bc0:	mov	x21, x3
  403bc4:	stp	x23, x24, [sp, #48]
  403bc8:	mov	x23, x1
  403bcc:	str	q0, [sp, #128]
  403bd0:	str	q1, [sp, #144]
  403bd4:	str	q2, [sp, #160]
  403bd8:	str	q3, [sp, #176]
  403bdc:	str	q4, [sp, #192]
  403be0:	str	q5, [sp, #208]
  403be4:	str	q6, [sp, #224]
  403be8:	str	q7, [sp, #240]
  403bec:	stp	x4, x5, [sp, #256]
  403bf0:	stp	x6, x7, [sp, #272]
  403bf4:	bl	401a70 <bfd_get_error@plt>
  403bf8:	cbnz	w0, 403cf8 <ferror@plt+0x1f68>
  403bfc:	adrp	x1, 405000 <ferror@plt+0x3270>
  403c00:	mov	w2, #0x5                   	// #5
  403c04:	add	x1, x1, #0x20
  403c08:	mov	x0, #0x0                   	// #0
  403c0c:	bl	401cb0 <dcgettext@plt>
  403c10:	mov	x24, x0
  403c14:	adrp	x0, 417000 <ferror@plt+0x15270>
  403c18:	adrp	x20, 417000 <ferror@plt+0x15270>
  403c1c:	ldr	x0, [x0, #880]
  403c20:	bl	401c40 <fflush@plt>
  403c24:	adrp	x0, 417000 <ferror@plt+0x15270>
  403c28:	add	x4, sp, #0x100
  403c2c:	ldr	x1, [x20, #856]
  403c30:	add	x5, sp, #0x120
  403c34:	ldr	x0, [x0, #2176]
  403c38:	mov	w3, #0xffffffe0            	// #-32
  403c3c:	mov	w2, #0xffffff80            	// #-128
  403c40:	stp	x5, x5, [sp, #96]
  403c44:	str	x4, [sp, #112]
  403c48:	stp	w3, w2, [sp, #120]
  403c4c:	bl	401950 <fputs@plt>
  403c50:	cbz	x23, 403c7c <ferror@plt+0x1eec>
  403c54:	cbz	x19, 403d04 <ferror@plt+0x1f74>
  403c58:	ldr	x0, [x20, #856]
  403c5c:	cbz	x22, 403c80 <ferror@plt+0x1ef0>
  403c60:	ldr	x3, [x22]
  403c64:	cbz	x3, 403c80 <ferror@plt+0x1ef0>
  403c68:	mov	x2, x19
  403c6c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403c70:	add	x1, x1, #0x318
  403c74:	bl	401d70 <fprintf@plt>
  403c78:	b	403c90 <ferror@plt+0x1f00>
  403c7c:	ldr	x0, [x20, #856]
  403c80:	adrp	x1, 405000 <ferror@plt+0x3270>
  403c84:	mov	x2, x19
  403c88:	add	x1, x1, #0x328
  403c8c:	bl	401d70 <fprintf@plt>
  403c90:	ldr	x0, [x20, #856]
  403c94:	cbz	x21, 403cd4 <ferror@plt+0x1f44>
  403c98:	mov	x3, x0
  403c9c:	mov	x2, #0x2                   	// #2
  403ca0:	mov	x1, #0x1                   	// #1
  403ca4:	adrp	x0, 405000 <ferror@plt+0x3270>
  403ca8:	add	x0, x0, #0x330
  403cac:	bl	401c20 <fwrite@plt>
  403cb0:	ldp	x6, x7, [sp, #96]
  403cb4:	mov	x1, x21
  403cb8:	ldp	x4, x5, [sp, #112]
  403cbc:	add	x2, sp, #0x40
  403cc0:	ldr	x0, [x20, #856]
  403cc4:	stp	x6, x7, [sp, #64]
  403cc8:	stp	x4, x5, [sp, #80]
  403ccc:	bl	401ce0 <vfprintf@plt>
  403cd0:	ldr	x0, [x20, #856]
  403cd4:	mov	x2, x24
  403cd8:	adrp	x1, 405000 <ferror@plt+0x3270>
  403cdc:	add	x1, x1, #0x338
  403ce0:	bl	401d70 <fprintf@plt>
  403ce4:	ldp	x19, x20, [sp, #16]
  403ce8:	ldp	x21, x22, [sp, #32]
  403cec:	ldp	x23, x24, [sp, #48]
  403cf0:	ldp	x29, x30, [sp], #288
  403cf4:	ret
  403cf8:	bl	401ca0 <bfd_errmsg@plt>
  403cfc:	mov	x24, x0
  403d00:	b	403c14 <ferror@plt+0x1e84>
  403d04:	mov	x0, x23
  403d08:	bl	403aa8 <ferror@plt+0x1d18>
  403d0c:	mov	x19, x0
  403d10:	b	403c58 <ferror@plt+0x1ec8>
  403d14:	nop
  403d18:	ldrb	w1, [x0]
  403d1c:	cmp	w1, #0x2f
  403d20:	b.eq	403d8c <ferror@plt+0x1ffc>  // b.none
  403d24:	cbz	w1, 403d5c <ferror@plt+0x1fcc>
  403d28:	cmp	w1, #0x2e
  403d2c:	b.eq	403d64 <ferror@plt+0x1fd4>  // b.none
  403d30:	ldrb	w1, [x0]
  403d34:	nop
  403d38:	cmp	w1, #0x2f
  403d3c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403d40:	b.eq	403d50 <ferror@plt+0x1fc0>  // b.none
  403d44:	ldrb	w1, [x0, #1]!
  403d48:	b	403d38 <ferror@plt+0x1fa8>
  403d4c:	ldrb	w1, [x0, #1]!
  403d50:	cmp	w1, #0x2f
  403d54:	b.eq	403d4c <ferror@plt+0x1fbc>  // b.none
  403d58:	cbnz	w1, 403d28 <ferror@plt+0x1f98>
  403d5c:	mov	w0, #0x1                   	// #1
  403d60:	ret
  403d64:	ldrb	w1, [x0, #1]
  403d68:	cmp	w1, #0x2e
  403d6c:	b.eq	403d78 <ferror@plt+0x1fe8>  // b.none
  403d70:	add	x0, x0, #0x1
  403d74:	b	403d38 <ferror@plt+0x1fa8>
  403d78:	ldrb	w1, [x0, #2]
  403d7c:	add	x0, x0, #0x2
  403d80:	cmp	w1, #0x2f
  403d84:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403d88:	b.ne	403d44 <ferror@plt+0x1fb4>  // b.any
  403d8c:	mov	w0, #0x0                   	// #0
  403d90:	ret
  403d94:	nop
  403d98:	stp	x29, x30, [sp, #-16]!
  403d9c:	mov	x1, x0
  403da0:	adrp	x2, 405000 <ferror@plt+0x3270>
  403da4:	mov	x29, sp
  403da8:	add	x2, x2, #0x170
  403dac:	adrp	x0, 405000 <ferror@plt+0x3270>
  403db0:	add	x0, x0, #0x360
  403db4:	bl	401cf0 <printf@plt>
  403db8:	adrp	x1, 405000 <ferror@plt+0x3270>
  403dbc:	add	x1, x1, #0x370
  403dc0:	mov	w2, #0x5                   	// #5
  403dc4:	mov	x0, #0x0                   	// #0
  403dc8:	bl	401cb0 <dcgettext@plt>
  403dcc:	bl	401cf0 <printf@plt>
  403dd0:	adrp	x1, 405000 <ferror@plt+0x3270>
  403dd4:	add	x1, x1, #0x3a8
  403dd8:	mov	w2, #0x5                   	// #5
  403ddc:	mov	x0, #0x0                   	// #0
  403de0:	bl	401cb0 <dcgettext@plt>
  403de4:	bl	401cf0 <printf@plt>
  403de8:	mov	w0, #0x0                   	// #0
  403dec:	bl	401970 <exit@plt>
  403df0:	and	x2, x0, #0xf000
  403df4:	mov	w6, #0x64                  	// #100
  403df8:	cmp	x2, #0x4, lsl #12
  403dfc:	b.eq	403e40 <ferror@plt+0x20b0>  // b.none
  403e00:	cmp	x2, #0xa, lsl #12
  403e04:	mov	w6, #0x6c                  	// #108
  403e08:	b.eq	403e40 <ferror@plt+0x20b0>  // b.none
  403e0c:	cmp	x2, #0x6, lsl #12
  403e10:	mov	w6, #0x62                  	// #98
  403e14:	b.eq	403e40 <ferror@plt+0x20b0>  // b.none
  403e18:	cmp	x2, #0x2, lsl #12
  403e1c:	mov	w6, #0x63                  	// #99
  403e20:	b.eq	403e40 <ferror@plt+0x20b0>  // b.none
  403e24:	cmp	x2, #0xc, lsl #12
  403e28:	mov	w6, #0x73                  	// #115
  403e2c:	b.eq	403e40 <ferror@plt+0x20b0>  // b.none
  403e30:	cmp	x2, #0x1, lsl #12
  403e34:	mov	w6, #0x70                  	// #112
  403e38:	mov	w2, #0x2d                  	// #45
  403e3c:	csel	w6, w6, w2, eq  // eq = none
  403e40:	tst	x0, #0x100
  403e44:	mov	w2, #0x2d                  	// #45
  403e48:	mov	w5, #0x72                  	// #114
  403e4c:	csel	w11, w5, w2, ne  // ne = any
  403e50:	tst	x0, #0x80
  403e54:	mov	w4, #0x77                  	// #119
  403e58:	csel	w10, w4, w2, ne  // ne = any
  403e5c:	tst	x0, #0x40
  403e60:	mov	w3, #0x78                  	// #120
  403e64:	csel	w7, w3, w2, ne  // ne = any
  403e68:	tst	x0, #0x20
  403e6c:	strb	w6, [x1]
  403e70:	csel	w9, w5, w2, ne  // ne = any
  403e74:	tst	x0, #0x10
  403e78:	csel	w8, w4, w2, ne  // ne = any
  403e7c:	tst	x0, #0x8
  403e80:	csel	w6, w3, w2, ne  // ne = any
  403e84:	tst	x0, #0x4
  403e88:	csel	w5, w5, w2, ne  // ne = any
  403e8c:	tst	x0, #0x2
  403e90:	csel	w4, w4, w2, ne  // ne = any
  403e94:	tst	x0, #0x1
  403e98:	csel	w2, w3, w2, ne  // ne = any
  403e9c:	strb	w11, [x1, #1]
  403ea0:	strb	w10, [x1, #2]
  403ea4:	strb	w7, [x1, #3]
  403ea8:	strb	w9, [x1, #4]
  403eac:	strb	w8, [x1, #5]
  403eb0:	strb	w6, [x1, #6]
  403eb4:	strb	w5, [x1, #7]
  403eb8:	strb	w4, [x1, #8]
  403ebc:	strb	w2, [x1, #9]
  403ec0:	tbz	w0, #11, 403ed8 <ferror@plt+0x2148>
  403ec4:	cmp	w7, w3
  403ec8:	mov	w4, #0x73                  	// #115
  403ecc:	mov	w3, #0x53                  	// #83
  403ed0:	csel	w3, w3, w4, ne  // ne = any
  403ed4:	strb	w3, [x1, #3]
  403ed8:	tbz	w0, #10, 403ef0 <ferror@plt+0x2160>
  403edc:	cmp	w6, #0x78
  403ee0:	mov	w4, #0x73                  	// #115
  403ee4:	mov	w3, #0x53                  	// #83
  403ee8:	csel	w3, w3, w4, ne  // ne = any
  403eec:	strb	w3, [x1, #6]
  403ef0:	tbz	w0, #9, 403f08 <ferror@plt+0x2178>
  403ef4:	cmp	w2, #0x78
  403ef8:	mov	w0, #0x54                  	// #84
  403efc:	mov	w2, #0x74                  	// #116
  403f00:	csel	w0, w0, w2, ne  // ne = any
  403f04:	strb	w0, [x1, #9]
  403f08:	ret
  403f0c:	nop
  403f10:	stp	x29, x30, [sp, #-48]!
  403f14:	mov	x29, sp
  403f18:	str	x21, [sp, #32]
  403f1c:	cbz	x0, 403fb8 <ferror@plt+0x2228>
  403f20:	stp	x19, x20, [sp, #16]
  403f24:	mov	x20, x0
  403f28:	ldr	x0, [x0]
  403f2c:	cbz	x0, 403f98 <ferror@plt+0x2208>
  403f30:	sub	x3, x20, #0x8
  403f34:	mov	x1, #0x1                   	// #1
  403f38:	mov	w0, w1
  403f3c:	add	x1, x1, #0x1
  403f40:	ldr	x2, [x3, x1, lsl #3]
  403f44:	cbnz	x2, 403f38 <ferror@plt+0x21a8>
  403f48:	add	w0, w0, #0x1
  403f4c:	sbfiz	x0, x0, #3, #32
  403f50:	bl	401a90 <xmalloc@plt>
  403f54:	mov	x21, x0
  403f58:	ldr	x0, [x20]
  403f5c:	cbz	x0, 403fb0 <ferror@plt+0x2220>
  403f60:	mov	x19, #0x0                   	// #0
  403f64:	nop
  403f68:	bl	401ac0 <xstrdup@plt>
  403f6c:	str	x0, [x21, x19]
  403f70:	add	x19, x19, #0x8
  403f74:	ldr	x0, [x20, x19]
  403f78:	cbnz	x0, 403f68 <ferror@plt+0x21d8>
  403f7c:	add	x19, x21, x19
  403f80:	str	xzr, [x19]
  403f84:	ldp	x19, x20, [sp, #16]
  403f88:	mov	x0, x21
  403f8c:	ldr	x21, [sp, #32]
  403f90:	ldp	x29, x30, [sp], #48
  403f94:	ret
  403f98:	mov	x0, #0x8                   	// #8
  403f9c:	bl	401a90 <xmalloc@plt>
  403fa0:	mov	x21, x0
  403fa4:	ldr	x0, [x20]
  403fa8:	cbnz	x0, 403f60 <ferror@plt+0x21d0>
  403fac:	nop
  403fb0:	mov	x19, x21
  403fb4:	b	403f80 <ferror@plt+0x21f0>
  403fb8:	mov	x21, #0x0                   	// #0
  403fbc:	b	403f88 <ferror@plt+0x21f8>
  403fc0:	cbz	x0, 403ffc <ferror@plt+0x226c>
  403fc4:	stp	x29, x30, [sp, #-32]!
  403fc8:	mov	x29, sp
  403fcc:	stp	x19, x20, [sp, #16]
  403fd0:	mov	x20, x0
  403fd4:	ldr	x0, [x0]
  403fd8:	cbz	x0, 403fec <ferror@plt+0x225c>
  403fdc:	mov	x19, x20
  403fe0:	bl	401c00 <free@plt>
  403fe4:	ldr	x0, [x19, #8]!
  403fe8:	cbnz	x0, 403fe0 <ferror@plt+0x2250>
  403fec:	mov	x0, x20
  403ff0:	ldp	x19, x20, [sp, #16]
  403ff4:	ldp	x29, x30, [sp], #32
  403ff8:	b	401c00 <free@plt>
  403ffc:	ret
  404000:	stp	x29, x30, [sp, #-112]!
  404004:	mov	x29, sp
  404008:	stp	x27, x28, [sp, #80]
  40400c:	mov	x27, #0x0                   	// #0
  404010:	cbz	x0, 40413c <ferror@plt+0x23ac>
  404014:	stp	x19, x20, [sp, #16]
  404018:	mov	x19, x0
  40401c:	mov	x27, #0x0                   	// #0
  404020:	stp	x21, x22, [sp, #32]
  404024:	mov	w20, #0x0                   	// #0
  404028:	adrp	x21, 416000 <ferror@plt+0x14270>
  40402c:	stp	x23, x24, [sp, #48]
  404030:	mov	w24, #0x0                   	// #0
  404034:	mov	w23, #0x0                   	// #0
  404038:	stp	x25, x26, [sp, #64]
  40403c:	bl	401940 <strlen@plt>
  404040:	add	x0, x0, #0x1
  404044:	bl	401a90 <xmalloc@plt>
  404048:	mov	x22, x0
  40404c:	mov	x25, #0x0                   	// #0
  404050:	mov	w26, #0x0                   	// #0
  404054:	nop
  404058:	ldr	x2, [x21, #4056]
  40405c:	ldrb	w0, [x19]
  404060:	ldrh	w0, [x2, x0, lsl #1]
  404064:	tbz	w0, #6, 404074 <ferror@plt+0x22e4>
  404068:	ldrb	w1, [x19, #1]!
  40406c:	ldrh	w1, [x2, x1, lsl #1]
  404070:	tbnz	w1, #6, 404068 <ferror@plt+0x22d8>
  404074:	lsl	x2, x25, #3
  404078:	cbz	w26, 40408c <ferror@plt+0x22fc>
  40407c:	sub	w0, w26, #0x1
  404080:	add	x28, x27, x2
  404084:	cmp	w0, w25
  404088:	b.gt	4040b4 <ferror@plt+0x2324>
  40408c:	str	x2, [sp, #104]
  404090:	cbz	x27, 4041c4 <ferror@plt+0x2434>
  404094:	lsl	w26, w26, #1
  404098:	mov	x0, x27
  40409c:	sbfiz	x1, x26, #3, #32
  4040a0:	bl	401a30 <xrealloc@plt>
  4040a4:	ldr	x2, [sp, #104]
  4040a8:	mov	x27, x0
  4040ac:	add	x28, x27, x2
  4040b0:	str	xzr, [x27, x2]
  4040b4:	ldrb	w1, [x19]
  4040b8:	cbz	w1, 4041e8 <ferror@plt+0x2458>
  4040bc:	ldr	x4, [x21, #4056]
  4040c0:	mov	x2, x22
  4040c4:	nop
  4040c8:	ldrh	w3, [x4, w1, sxtw #1]
  4040cc:	tbz	w3, #6, 4040dc <ferror@plt+0x234c>
  4040d0:	orr	w3, w24, w23
  4040d4:	orr	w3, w3, w20
  4040d8:	cbz	w3, 40414c <ferror@plt+0x23bc>
  4040dc:	cbz	w20, 40415c <ferror@plt+0x23cc>
  4040e0:	mov	w20, #0x0                   	// #0
  4040e4:	strb	w1, [x2], #1
  4040e8:	ldrb	w1, [x19, #1]!
  4040ec:	cbnz	w1, 4040c8 <ferror@plt+0x2338>
  4040f0:	strb	wzr, [x2]
  4040f4:	mov	x0, x22
  4040f8:	bl	401ac0 <xstrdup@plt>
  4040fc:	stp	x0, xzr, [x28]
  404100:	ldr	x3, [x21, #4056]
  404104:	ldrb	w1, [x19]
  404108:	ldrh	w0, [x3, w1, sxtw #1]
  40410c:	tbz	w0, #6, 40411c <ferror@plt+0x238c>
  404110:	ldrb	w1, [x19, #1]!
  404114:	ldrh	w2, [x3, w1, sxtw #1]
  404118:	tbnz	w2, #6, 404110 <ferror@plt+0x2380>
  40411c:	add	x25, x25, #0x1
  404120:	cbnz	w1, 404058 <ferror@plt+0x22c8>
  404124:	mov	x0, x22
  404128:	bl	401c00 <free@plt>
  40412c:	ldp	x19, x20, [sp, #16]
  404130:	ldp	x21, x22, [sp, #32]
  404134:	ldp	x23, x24, [sp, #48]
  404138:	ldp	x25, x26, [sp, #64]
  40413c:	mov	x0, x27
  404140:	ldp	x27, x28, [sp, #80]
  404144:	ldp	x29, x30, [sp], #112
  404148:	ret
  40414c:	mov	w24, #0x0                   	// #0
  404150:	mov	w23, #0x0                   	// #0
  404154:	mov	w20, #0x0                   	// #0
  404158:	b	4040f0 <ferror@plt+0x2360>
  40415c:	cmp	w1, #0x5c
  404160:	b.eq	404180 <ferror@plt+0x23f0>  // b.none
  404164:	cbz	w23, 404188 <ferror@plt+0x23f8>
  404168:	cmp	w1, #0x27
  40416c:	b.eq	404178 <ferror@plt+0x23e8>  // b.none
  404170:	strb	w1, [x2], #1
  404174:	b	4040e8 <ferror@plt+0x2358>
  404178:	mov	w23, #0x0                   	// #0
  40417c:	b	4040e8 <ferror@plt+0x2358>
  404180:	mov	w20, #0x1                   	// #1
  404184:	b	4040e8 <ferror@plt+0x2358>
  404188:	cbz	w24, 4041a0 <ferror@plt+0x2410>
  40418c:	mov	w20, w23
  404190:	cmp	w1, #0x22
  404194:	b.ne	404170 <ferror@plt+0x23e0>  // b.any
  404198:	mov	w24, #0x0                   	// #0
  40419c:	b	4040e8 <ferror@plt+0x2358>
  4041a0:	mov	w20, w24
  4041a4:	cmp	w1, #0x27
  4041a8:	mov	w23, #0x1                   	// #1
  4041ac:	b.eq	4040e8 <ferror@plt+0x2358>  // b.none
  4041b0:	cmp	w1, #0x22
  4041b4:	b.eq	4041dc <ferror@plt+0x244c>  // b.none
  4041b8:	mov	w23, w24
  4041bc:	strb	w1, [x2], #1
  4041c0:	b	4040e8 <ferror@plt+0x2358>
  4041c4:	mov	x0, #0x40                  	// #64
  4041c8:	bl	401a90 <xmalloc@plt>
  4041cc:	mov	w26, #0x8                   	// #8
  4041d0:	mov	x27, x0
  4041d4:	ldr	x2, [sp, #104]
  4041d8:	b	4040ac <ferror@plt+0x231c>
  4041dc:	mov	w23, w24
  4041e0:	mov	w24, #0x1                   	// #1
  4041e4:	b	4040e8 <ferror@plt+0x2358>
  4041e8:	mov	x2, x22
  4041ec:	b	4040f0 <ferror@plt+0x2360>
  4041f0:	cbz	x1, 4042c8 <ferror@plt+0x2538>
  4041f4:	stp	x29, x30, [sp, #-80]!
  4041f8:	mov	x29, sp
  4041fc:	stp	x21, x22, [sp, #32]
  404200:	ldr	x21, [x0]
  404204:	stp	x23, x24, [sp, #48]
  404208:	mov	x24, x0
  40420c:	cbz	x21, 4042c0 <ferror@plt+0x2530>
  404210:	adrp	x22, 416000 <ferror@plt+0x14270>
  404214:	stp	x19, x20, [sp, #16]
  404218:	mov	x20, x1
  40421c:	ldr	x22, [x22, #4056]
  404220:	mov	w23, #0x22                  	// #34
  404224:	str	x25, [sp, #64]
  404228:	mov	w25, #0x27                  	// #39
  40422c:	ldrb	w19, [x21]
  404230:	cbnz	w19, 404240 <ferror@plt+0x24b0>
  404234:	b	40429c <ferror@plt+0x250c>
  404238:	ldrb	w19, [x21, #1]!
  40423c:	cbz	w19, 40429c <ferror@plt+0x250c>
  404240:	ldrh	w2, [x22, w19, sxtw #1]
  404244:	mov	x1, x20
  404248:	mov	w0, #0x5c                  	// #92
  40424c:	tbnz	w2, #6, 404260 <ferror@plt+0x24d0>
  404250:	cmp	w19, w0
  404254:	ccmp	w19, w25, #0x4, ne  // ne = any
  404258:	ccmp	w19, w23, #0x4, ne  // ne = any
  40425c:	b.ne	40426c <ferror@plt+0x24dc>  // b.any
  404260:	bl	4019e0 <fputc@plt>
  404264:	cmn	w0, #0x1
  404268:	b.eq	404280 <ferror@plt+0x24f0>  // b.none
  40426c:	mov	w0, w19
  404270:	mov	x1, x20
  404274:	bl	4019e0 <fputc@plt>
  404278:	cmn	w0, #0x1
  40427c:	b.ne	404238 <ferror@plt+0x24a8>  // b.any
  404280:	ldp	x19, x20, [sp, #16]
  404284:	mov	w0, #0x1                   	// #1
  404288:	ldr	x25, [sp, #64]
  40428c:	ldp	x21, x22, [sp, #32]
  404290:	ldp	x23, x24, [sp, #48]
  404294:	ldp	x29, x30, [sp], #80
  404298:	ret
  40429c:	mov	x1, x20
  4042a0:	mov	w0, #0xa                   	// #10
  4042a4:	bl	4019e0 <fputc@plt>
  4042a8:	cmn	w0, #0x1
  4042ac:	b.eq	404280 <ferror@plt+0x24f0>  // b.none
  4042b0:	ldr	x21, [x24, #8]!
  4042b4:	cbnz	x21, 40422c <ferror@plt+0x249c>
  4042b8:	ldp	x19, x20, [sp, #16]
  4042bc:	ldr	x25, [sp, #64]
  4042c0:	mov	w0, #0x0                   	// #0
  4042c4:	b	40428c <ferror@plt+0x24fc>
  4042c8:	mov	w0, #0x1                   	// #1
  4042cc:	ret
  4042d0:	stp	x29, x30, [sp, #-288]!
  4042d4:	mov	x29, sp
  4042d8:	ldr	w3, [x0]
  4042dc:	stp	x23, x24, [sp, #48]
  4042e0:	mov	x24, x0
  4042e4:	cmp	w3, #0x1
  4042e8:	ldr	x0, [x1]
  4042ec:	str	x0, [sp, #152]
  4042f0:	b.le	404458 <ferror@plt+0x26c8>
  4042f4:	stp	x27, x28, [sp, #80]
  4042f8:	adrp	x27, 416000 <ferror@plt+0x14270>
  4042fc:	mov	w23, #0x0                   	// #0
  404300:	stp	x21, x22, [sp, #32]
  404304:	mov	x21, x1
  404308:	ldr	x1, [x27, #4056]
  40430c:	mov	w27, #0x1                   	// #1
  404310:	stp	x19, x20, [sp, #16]
  404314:	mov	w20, #0x7d0                 	// #2000
  404318:	stp	x25, x26, [sp, #64]
  40431c:	adrp	x26, 405000 <ferror@plt+0x3270>
  404320:	add	x25, sp, #0xa0
  404324:	add	x26, x26, #0x4d0
  404328:	str	x1, [sp, #96]
  40432c:	b	404420 <ferror@plt+0x2690>
  404330:	subs	w20, w20, #0x1
  404334:	b.eq	4045e4 <ferror@plt+0x2854>  // b.none
  404338:	add	x28, x1, #0x1
  40433c:	mov	x2, x25
  404340:	mov	x1, x28
  404344:	mov	w0, #0x0                   	// #0
  404348:	bl	401d50 <__xstat@plt>
  40434c:	tbnz	w0, #31, 404464 <ferror@plt+0x26d4>
  404350:	ldr	w0, [sp, #176]
  404354:	and	w0, w0, #0xf000
  404358:	cmp	w0, #0x4, lsl #12
  40435c:	b.eq	404608 <ferror@plt+0x2878>  // b.none
  404360:	mov	x0, x28
  404364:	mov	x1, x26
  404368:	bl	401a20 <fopen@plt>
  40436c:	mov	x28, x0
  404370:	cbz	x0, 404464 <ferror@plt+0x26d4>
  404374:	mov	w2, #0x2                   	// #2
  404378:	mov	x1, #0x0                   	// #0
  40437c:	bl	401b40 <fseek@plt>
  404380:	cmn	w0, #0x1
  404384:	b.eq	404400 <ferror@plt+0x2670>  // b.none
  404388:	mov	x0, x28
  40438c:	bl	4019b0 <ftell@plt>
  404390:	str	x0, [sp, #104]
  404394:	cmn	x0, #0x1
  404398:	b.eq	404400 <ferror@plt+0x2670>  // b.none
  40439c:	mov	x0, x28
  4043a0:	mov	w2, #0x0                   	// #0
  4043a4:	mov	x1, #0x0                   	// #0
  4043a8:	bl	401b40 <fseek@plt>
  4043ac:	cmn	w0, #0x1
  4043b0:	b.eq	404400 <ferror@plt+0x2670>  // b.none
  4043b4:	ldr	x5, [sp, #104]
  4043b8:	str	x5, [sp, #112]
  4043bc:	add	x0, x5, #0x1
  4043c0:	bl	401a90 <xmalloc@plt>
  4043c4:	str	x0, [sp, #104]
  4043c8:	ldr	x5, [sp, #112]
  4043cc:	mov	x1, #0x1                   	// #1
  4043d0:	mov	x3, x28
  4043d4:	mov	x2, x5
  4043d8:	bl	401be0 <fread@plt>
  4043dc:	mov	x1, x0
  4043e0:	ldr	x5, [sp, #112]
  4043e4:	cmp	x5, x0
  4043e8:	b.eq	404474 <ferror@plt+0x26e4>  // b.none
  4043ec:	mov	x0, x28
  4043f0:	str	x1, [sp, #112]
  4043f4:	bl	401d90 <ferror@plt>
  4043f8:	cbz	w0, 404470 <ferror@plt+0x26e0>
  4043fc:	nop
  404400:	mov	x0, x28
  404404:	bl	401a10 <fclose@plt>
  404408:	ldr	w3, [x24]
  40440c:	mov	w23, w27
  404410:	add	w27, w27, #0x1
  404414:	cmp	w3, w27
  404418:	b.le	404448 <ferror@plt+0x26b8>
  40441c:	ldr	x0, [x21]
  404420:	sxtw	x19, w27
  404424:	sbfiz	x22, x27, #3, #32
  404428:	ldr	x1, [x0, x19, lsl #3]
  40442c:	ldrb	w2, [x1]
  404430:	cmp	w2, #0x40
  404434:	b.eq	404330 <ferror@plt+0x25a0>  // b.none
  404438:	mov	w23, w27
  40443c:	add	w27, w27, #0x1
  404440:	cmp	w3, w27
  404444:	b.gt	40441c <ferror@plt+0x268c>
  404448:	ldp	x19, x20, [sp, #16]
  40444c:	ldp	x21, x22, [sp, #32]
  404450:	ldp	x25, x26, [sp, #64]
  404454:	ldp	x27, x28, [sp, #80]
  404458:	ldp	x23, x24, [sp, #48]
  40445c:	ldp	x29, x30, [sp], #288
  404460:	ret
  404464:	ldr	w3, [x24]
  404468:	mov	w23, w27
  40446c:	b	40443c <ferror@plt+0x26ac>
  404470:	ldr	x1, [sp, #112]
  404474:	ldr	x0, [sp, #104]
  404478:	strb	wzr, [x0, x1]
  40447c:	mov	x1, x0
  404480:	ldrb	w0, [x0]
  404484:	cbnz	w0, 404494 <ferror@plt+0x2704>
  404488:	b	404588 <ferror@plt+0x27f8>
  40448c:	ldrb	w0, [x1, #1]!
  404490:	cbz	w0, 404588 <ferror@plt+0x27f8>
  404494:	ldr	x2, [sp, #96]
  404498:	ldrh	w0, [x2, w0, sxtw #1]
  40449c:	tbnz	w0, #6, 40448c <ferror@plt+0x26fc>
  4044a0:	ldr	x0, [sp, #104]
  4044a4:	bl	404000 <ferror@plt+0x2270>
  4044a8:	mov	x5, x0
  4044ac:	ldr	x9, [x21]
  4044b0:	ldr	x0, [sp, #152]
  4044b4:	cmp	x9, x0
  4044b8:	b.eq	404630 <ferror@plt+0x28a0>  // b.none
  4044bc:	ldr	x1, [x5]
  4044c0:	cbz	x1, 4045d0 <ferror@plt+0x2840>
  4044c4:	mov	x1, #0x0                   	// #0
  4044c8:	add	x1, x1, #0x1
  4044cc:	lsl	x6, x1, #3
  4044d0:	ldr	x2, [x5, x1, lsl #3]
  4044d4:	cbnz	x2, 4044c8 <ferror@plt+0x2738>
  4044d8:	add	x7, x19, x1
  4044dc:	mov	w8, w1
  4044e0:	lsl	x7, x7, #3
  4044e4:	ldr	x0, [x9, x19, lsl #3]
  4044e8:	stp	x5, x1, [sp, #112]
  4044ec:	stp	x6, x7, [sp, #128]
  4044f0:	str	w8, [sp, #148]
  4044f4:	bl	401c00 <free@plt>
  4044f8:	ldrsw	x2, [x24]
  4044fc:	ldr	x1, [sp, #120]
  404500:	add	x2, x2, #0x1
  404504:	ldr	x0, [x21]
  404508:	add	x1, x2, x1
  40450c:	lsl	x1, x1, #3
  404510:	bl	401a30 <xrealloc@plt>
  404514:	mov	x1, x0
  404518:	ldr	w2, [x24]
  40451c:	add	x4, x22, #0x8
  404520:	ldr	x7, [sp, #136]
  404524:	sub	w2, w2, w27
  404528:	str	x1, [x21]
  40452c:	add	x1, x1, x4
  404530:	add	x0, x0, x7
  404534:	sbfiz	x2, x2, #3, #32
  404538:	bl	401920 <memmove@plt>
  40453c:	mov	w27, w23
  404540:	ldr	x5, [sp, #112]
  404544:	ldr	x6, [sp, #128]
  404548:	mov	x1, x5
  40454c:	ldr	x0, [x21]
  404550:	mov	x2, x6
  404554:	add	x0, x0, x22
  404558:	bl	401910 <memcpy@plt>
  40455c:	ldr	w1, [x24]
  404560:	ldr	w8, [sp, #148]
  404564:	sub	w1, w1, #0x1
  404568:	ldr	x5, [sp, #112]
  40456c:	add	w1, w1, w8
  404570:	str	w1, [x24]
  404574:	mov	x0, x5
  404578:	bl	401c00 <free@plt>
  40457c:	ldr	x0, [sp, #104]
  404580:	bl	401c00 <free@plt>
  404584:	b	404400 <ferror@plt+0x2670>
  404588:	mov	x0, #0x8                   	// #8
  40458c:	bl	401a90 <xmalloc@plt>
  404590:	mov	x5, x0
  404594:	ldr	x9, [x21]
  404598:	ldr	x0, [sp, #152]
  40459c:	str	xzr, [x5]
  4045a0:	cmp	x0, x9
  4045a4:	b.ne	4045d0 <ferror@plt+0x2840>  // b.any
  4045a8:	str	x5, [sp, #112]
  4045ac:	bl	403f10 <ferror@plt+0x2180>
  4045b0:	mov	x7, x22
  4045b4:	mov	x9, x0
  4045b8:	mov	w8, #0x0                   	// #0
  4045bc:	mov	x1, #0x0                   	// #0
  4045c0:	mov	x6, #0x0                   	// #0
  4045c4:	str	x0, [x21]
  4045c8:	ldr	x5, [sp, #112]
  4045cc:	b	4044e4 <ferror@plt+0x2754>
  4045d0:	mov	x7, x22
  4045d4:	mov	w8, #0x0                   	// #0
  4045d8:	mov	x1, #0x0                   	// #0
  4045dc:	mov	x6, #0x0                   	// #0
  4045e0:	b	4044e4 <ferror@plt+0x2754>
  4045e4:	adrp	x3, 416000 <ferror@plt+0x14270>
  4045e8:	adrp	x1, 405000 <ferror@plt+0x3270>
  4045ec:	ldr	x2, [x0]
  4045f0:	add	x1, x1, #0x470
  4045f4:	ldr	x3, [x3, #4048]
  4045f8:	ldr	x0, [x3]
  4045fc:	bl	401d70 <fprintf@plt>
  404600:	mov	w0, #0x1                   	// #1
  404604:	bl	401c70 <xexit@plt>
  404608:	adrp	x0, 416000 <ferror@plt+0x14270>
  40460c:	adrp	x1, 405000 <ferror@plt+0x3270>
  404610:	ldr	x2, [x21]
  404614:	add	x1, x1, #0x4a0
  404618:	ldr	x0, [x0, #4048]
  40461c:	ldr	x2, [x2]
  404620:	ldr	x0, [x0]
  404624:	bl	401d70 <fprintf@plt>
  404628:	mov	w0, #0x1                   	// #1
  40462c:	bl	401c70 <xexit@plt>
  404630:	ldr	x1, [x5]
  404634:	stp	x1, x5, [sp, #112]
  404638:	ldr	x0, [sp, #152]
  40463c:	bl	403f10 <ferror@plt+0x2180>
  404640:	mov	x9, x0
  404644:	str	x0, [x21]
  404648:	ldp	x1, x5, [sp, #112]
  40464c:	b	4044c0 <ferror@plt+0x2730>
  404650:	mov	x1, x0
  404654:	cbz	x0, 404680 <ferror@plt+0x28f0>
  404658:	ldr	x2, [x1]
  40465c:	mov	w0, #0x0                   	// #0
  404660:	cbz	x2, 40467c <ferror@plt+0x28ec>
  404664:	sub	x1, x1, #0x8
  404668:	mov	x2, #0x1                   	// #1
  40466c:	mov	w0, w2
  404670:	add	x2, x2, #0x1
  404674:	ldr	x3, [x1, x2, lsl #3]
  404678:	cbnz	x3, 40466c <ferror@plt+0x28dc>
  40467c:	ret
  404680:	mov	w0, #0x0                   	// #0
  404684:	ret
  404688:	stp	x29, x30, [sp, #-64]!
  40468c:	mov	x29, sp
  404690:	stp	x21, x22, [sp, #32]
  404694:	adrp	x21, 417000 <ferror@plt+0x15270>
  404698:	stp	x19, x20, [sp, #16]
  40469c:	ldr	x19, [x21, #2168]
  4046a0:	cbz	x19, 4046b8 <ferror@plt+0x2928>
  4046a4:	mov	x0, x19
  4046a8:	ldp	x19, x20, [sp, #16]
  4046ac:	ldp	x21, x22, [sp, #32]
  4046b0:	ldp	x29, x30, [sp], #64
  4046b4:	ret
  4046b8:	adrp	x0, 405000 <ferror@plt+0x3270>
  4046bc:	add	x0, x0, #0x4e8
  4046c0:	str	x23, [sp, #48]
  4046c4:	bl	401d30 <getenv@plt>
  4046c8:	mov	x20, x0
  4046cc:	cbz	x0, 404744 <ferror@plt+0x29b4>
  4046d0:	mov	w1, #0x7                   	// #7
  4046d4:	bl	401b60 <access@plt>
  4046d8:	cbnz	w0, 404744 <ferror@plt+0x29b4>
  4046dc:	adrp	x0, 405000 <ferror@plt+0x3270>
  4046e0:	add	x0, x0, #0x4f0
  4046e4:	bl	401d30 <getenv@plt>
  4046e8:	adrp	x0, 405000 <ferror@plt+0x3270>
  4046ec:	add	x0, x0, #0x4f8
  4046f0:	bl	401d30 <getenv@plt>
  4046f4:	mov	x0, x20
  4046f8:	bl	401940 <strlen@plt>
  4046fc:	mov	x22, x0
  404700:	add	w0, w0, #0x2
  404704:	add	w23, w22, #0x1
  404708:	and	x22, x22, #0xffffffff
  40470c:	bl	401a90 <xmalloc@plt>
  404710:	mov	x19, x0
  404714:	mov	x1, x20
  404718:	bl	401c50 <strcpy@plt>
  40471c:	mov	w0, #0x2f                  	// #47
  404720:	str	x19, [x21, #2168]
  404724:	strb	w0, [x19, x22]
  404728:	mov	x0, x19
  40472c:	strb	wzr, [x19, x23]
  404730:	ldp	x19, x20, [sp, #16]
  404734:	ldp	x21, x22, [sp, #32]
  404738:	ldr	x23, [sp, #48]
  40473c:	ldp	x29, x30, [sp], #64
  404740:	ret
  404744:	adrp	x0, 405000 <ferror@plt+0x3270>
  404748:	add	x0, x0, #0x4f0
  40474c:	bl	401d30 <getenv@plt>
  404750:	mov	x20, x0
  404754:	cbz	x0, 404764 <ferror@plt+0x29d4>
  404758:	mov	w1, #0x7                   	// #7
  40475c:	bl	401b60 <access@plt>
  404760:	cbz	w0, 4046e8 <ferror@plt+0x2958>
  404764:	adrp	x0, 405000 <ferror@plt+0x3270>
  404768:	add	x0, x0, #0x4f8
  40476c:	bl	401d30 <getenv@plt>
  404770:	mov	x20, x0
  404774:	cbz	x0, 404784 <ferror@plt+0x29f4>
  404778:	mov	w1, #0x7                   	// #7
  40477c:	bl	401b60 <access@plt>
  404780:	cbz	w0, 4046f4 <ferror@plt+0x2964>
  404784:	adrp	x20, 405000 <ferror@plt+0x3270>
  404788:	add	x20, x20, #0x4e0
  40478c:	mov	x0, x20
  404790:	mov	w1, #0x7                   	// #7
  404794:	bl	401b60 <access@plt>
  404798:	cbnz	w0, 4047ac <ferror@plt+0x2a1c>
  40479c:	mov	x22, #0x4                   	// #4
  4047a0:	mov	x23, #0x5                   	// #5
  4047a4:	mov	x0, #0x6                   	// #6
  4047a8:	b	40470c <ferror@plt+0x297c>
  4047ac:	adrp	x20, 405000 <ferror@plt+0x3270>
  4047b0:	add	x20, x20, #0x538
  4047b4:	add	x19, x20, #0x10
  4047b8:	mov	w1, #0x7                   	// #7
  4047bc:	mov	x0, x19
  4047c0:	bl	401b60 <access@plt>
  4047c4:	cbnz	w0, 4047dc <ferror@plt+0x2a4c>
  4047c8:	mov	x20, x19
  4047cc:	mov	x22, #0x8                   	// #8
  4047d0:	mov	x23, #0x9                   	// #9
  4047d4:	mov	x0, #0xa                   	// #10
  4047d8:	b	40470c <ferror@plt+0x297c>
  4047dc:	mov	x0, x20
  4047e0:	mov	w1, #0x7                   	// #7
  4047e4:	bl	401b60 <access@plt>
  4047e8:	cbnz	w0, 4047fc <ferror@plt+0x2a6c>
  4047ec:	mov	x22, #0x8                   	// #8
  4047f0:	mov	x23, #0x9                   	// #9
  4047f4:	mov	x0, #0xa                   	// #10
  4047f8:	b	40470c <ferror@plt+0x297c>
  4047fc:	add	x20, x20, #0x20
  404800:	mov	w1, #0x7                   	// #7
  404804:	mov	x0, x20
  404808:	bl	401b60 <access@plt>
  40480c:	cbz	w0, 40479c <ferror@plt+0x2a0c>
  404810:	adrp	x0, 405000 <ferror@plt+0x3270>
  404814:	mov	x22, #0x1                   	// #1
  404818:	add	x20, x0, #0x4d8
  40481c:	mov	x23, #0x2                   	// #2
  404820:	mov	x0, #0x3                   	// #3
  404824:	b	40470c <ferror@plt+0x297c>
  404828:	stp	x29, x30, [sp, #-80]!
  40482c:	mov	x29, sp
  404830:	stp	x19, x20, [sp, #16]
  404834:	stp	x21, x22, [sp, #32]
  404838:	mov	x22, x0
  40483c:	mov	x21, x1
  404840:	stp	x23, x24, [sp, #48]
  404844:	str	x25, [sp, #64]
  404848:	bl	404688 <ferror@plt+0x28f8>
  40484c:	mov	x23, x0
  404850:	cbz	x22, 404914 <ferror@plt+0x2b84>
  404854:	mov	x0, x22
  404858:	bl	401940 <strlen@plt>
  40485c:	sxtw	x24, w0
  404860:	add	x20, x24, #0x7
  404864:	cbz	x21, 404928 <ferror@plt+0x2b98>
  404868:	mov	x0, x21
  40486c:	bl	401940 <strlen@plt>
  404870:	mov	w25, w0
  404874:	sxtw	x19, w0
  404878:	mov	x0, x23
  40487c:	bl	401940 <strlen@plt>
  404880:	mov	x2, x0
  404884:	add	x0, x20, x19
  404888:	add	x0, x0, w2, sxtw
  40488c:	sxtw	x19, w2
  404890:	bl	401a90 <xmalloc@plt>
  404894:	mov	x20, x0
  404898:	mov	x1, x23
  40489c:	bl	401c50 <strcpy@plt>
  4048a0:	mov	x1, x22
  4048a4:	add	x0, x20, x19
  4048a8:	bl	401c50 <strcpy@plt>
  4048ac:	adrp	x3, 405000 <ferror@plt+0x3270>
  4048b0:	add	x3, x3, #0x508
  4048b4:	add	x2, x19, x24
  4048b8:	mov	x1, x21
  4048bc:	add	x4, x20, x2
  4048c0:	add	x0, x2, #0x6
  4048c4:	ldr	w5, [x3]
  4048c8:	add	x0, x20, x0
  4048cc:	str	w5, [x20, x2]
  4048d0:	ldur	w2, [x3, #3]
  4048d4:	stur	w2, [x4, #3]
  4048d8:	bl	401c50 <strcpy@plt>
  4048dc:	mov	w1, w25
  4048e0:	mov	x0, x20
  4048e4:	bl	401930 <mkstemps@plt>
  4048e8:	cmn	w0, #0x1
  4048ec:	b.eq	40493c <ferror@plt+0x2bac>  // b.none
  4048f0:	bl	401af0 <close@plt>
  4048f4:	cbnz	w0, 404970 <ferror@plt+0x2be0>
  4048f8:	mov	x0, x20
  4048fc:	ldp	x19, x20, [sp, #16]
  404900:	ldp	x21, x22, [sp, #32]
  404904:	ldp	x23, x24, [sp, #48]
  404908:	ldr	x25, [sp, #64]
  40490c:	ldp	x29, x30, [sp], #80
  404910:	ret
  404914:	adrp	x22, 405000 <ferror@plt+0x3270>
  404918:	mov	x20, #0x9                   	// #9
  40491c:	add	x22, x22, #0x500
  404920:	mov	x24, #0x2                   	// #2
  404924:	cbnz	x21, 404868 <ferror@plt+0x2ad8>
  404928:	adrp	x21, 404000 <ferror@plt+0x2270>
  40492c:	mov	w25, #0x0                   	// #0
  404930:	add	x21, x21, #0xa58
  404934:	mov	x19, #0x0                   	// #0
  404938:	b	404878 <ferror@plt+0x2ae8>
  40493c:	adrp	x0, 416000 <ferror@plt+0x14270>
  404940:	ldr	x0, [x0, #4048]
  404944:	ldr	x19, [x0]
  404948:	bl	401d20 <__errno_location@plt>
  40494c:	ldr	w0, [x0]
  404950:	bl	401ae0 <strerror@plt>
  404954:	mov	x3, x0
  404958:	mov	x2, x23
  40495c:	adrp	x1, 405000 <ferror@plt+0x3270>
  404960:	add	x1, x1, #0x510
  404964:	mov	x0, x19
  404968:	bl	401d70 <fprintf@plt>
  40496c:	bl	401b50 <abort@plt>
  404970:	bl	401b50 <abort@plt>
  404974:	nop
  404978:	mov	x1, x0
  40497c:	mov	x0, #0x0                   	// #0
  404980:	b	404828 <ferror@plt+0x2a98>
  404984:	nop
  404988:	stp	x29, x30, [sp, #-64]!
  40498c:	mov	x29, sp
  404990:	stp	x19, x20, [sp, #16]
  404994:	adrp	x20, 416000 <ferror@plt+0x14270>
  404998:	add	x20, x20, #0xdb0
  40499c:	stp	x21, x22, [sp, #32]
  4049a0:	adrp	x21, 416000 <ferror@plt+0x14270>
  4049a4:	add	x21, x21, #0xda8
  4049a8:	sub	x20, x20, x21
  4049ac:	mov	w22, w0
  4049b0:	stp	x23, x24, [sp, #48]
  4049b4:	mov	x23, x1
  4049b8:	mov	x24, x2
  4049bc:	bl	4018d0 <memcpy@plt-0x40>
  4049c0:	cmp	xzr, x20, asr #3
  4049c4:	b.eq	4049f0 <ferror@plt+0x2c60>  // b.none
  4049c8:	asr	x20, x20, #3
  4049cc:	mov	x19, #0x0                   	// #0
  4049d0:	ldr	x3, [x21, x19, lsl #3]
  4049d4:	mov	x2, x24
  4049d8:	add	x19, x19, #0x1
  4049dc:	mov	x1, x23
  4049e0:	mov	w0, w22
  4049e4:	blr	x3
  4049e8:	cmp	x20, x19
  4049ec:	b.ne	4049d0 <ferror@plt+0x2c40>  // b.any
  4049f0:	ldp	x19, x20, [sp, #16]
  4049f4:	ldp	x21, x22, [sp, #32]
  4049f8:	ldp	x23, x24, [sp, #48]
  4049fc:	ldp	x29, x30, [sp], #64
  404a00:	ret
  404a04:	nop
  404a08:	ret

Disassembly of section .fini:

0000000000404a0c <.fini>:
  404a0c:	stp	x29, x30, [sp, #-16]!
  404a10:	mov	x29, sp
  404a14:	ldp	x29, x30, [sp], #16
  404a18:	ret
