Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 18 10:29:51 2017
| Host         : C-40B03410B4BE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Module_control_sets_placed.rpt
| Design       : Top_Module
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            6 |
| Yes          | No                    | No                     |              14 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------+--------------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal  |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-----------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | XLXI_7/drdy_out |                          |                1 |              1 |
|  clk_IBUF_BUFG |                 | lcd1/lcd_code[7]_i_1_n_0 |                3 |              7 |
|  clk_IBUF_BUFG | XLXI_7/drdy_out | LED[7]_i_1_n_0           |                4 |              7 |
|  clk_IBUF_BUFG | XLXI_7/drdy_out | LED[15]_i_1_n_0          |                1 |              7 |
|  clk_IBUF_BUFG |                 | pwm1/clear               |                3 |             12 |
|  clk_IBUF_BUFG | load            |                          |                6 |             13 |
|  clk_IBUF_BUFG |                 |                          |               32 |             80 |
+----------------+-----------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 7      |                     3 |
| 12     |                     1 |
| 13     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


