/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* src = "byte_striping.v:1" *)
module byte_striping(clk_2f, data_in, valid_in, lane_0, lane_1, valid_0, valid_1);
  (* src = "byte_striping.v:19" *)
  wire _000_;
  (* src = "byte_striping.v:19" *)
  wire [31:0] _001_;
  (* src = "byte_striping.v:19" *)
  wire [31:0] _002_;
  (* src = "byte_striping.v:19" *)
  wire _003_;
  (* src = "byte_striping.v:19" *)
  wire _004_;
  wire [31:0] _005_;
  (* src = "byte_striping.v:2" *)
  input clk_2f;
  (* init = 1'h0 *)
  (* src = "byte_striping.v:11" *)
  reg counter = 1'h0;
  (* src = "byte_striping.v:3" *)
  input [31:0] data_in;
  (* init = 32'd0 *)
  (* src = "byte_striping.v:5" *)
  output [31:0] lane_0;
  reg [31:0] lane_0 = 32'd0;
  (* init = 32'd0 *)
  (* src = "byte_striping.v:6" *)
  output [31:0] lane_1;
  reg [31:0] lane_1 = 32'd0;
  (* init = 1'h1 *)
  (* src = "byte_striping.v:7" *)
  output valid_0;
  reg valid_0 = 1'h1;
  (* init = 1'h1 *)
  (* src = "byte_striping.v:8" *)
  output valid_1;
  reg valid_1 = 1'h1;
  (* src = "byte_striping.v:4" *)
  input valid_in;
  assign _004_ = counter ? (* src = "byte_striping.v:20" *) valid_in : valid_1;
  assign _003_ = counter ? (* src = "byte_striping.v:20" *) valid_0 : valid_in;
  assign _005_[0] = valid_in ? (* src = "byte_striping.v:22" *) data_in[0] : 1'h0;
  assign _005_[1] = valid_in ? (* src = "byte_striping.v:22" *) data_in[1] : 1'h0;
  assign _005_[2] = valid_in ? (* src = "byte_striping.v:22" *) data_in[2] : 1'h0;
  assign _005_[3] = valid_in ? (* src = "byte_striping.v:22" *) data_in[3] : 1'h0;
  assign _005_[4] = valid_in ? (* src = "byte_striping.v:22" *) data_in[4] : 1'h0;
  assign _005_[5] = valid_in ? (* src = "byte_striping.v:22" *) data_in[5] : 1'h0;
  assign _005_[6] = valid_in ? (* src = "byte_striping.v:22" *) data_in[6] : 1'h0;
  assign _005_[7] = valid_in ? (* src = "byte_striping.v:22" *) data_in[7] : 1'h0;
  assign _005_[8] = valid_in ? (* src = "byte_striping.v:22" *) data_in[8] : 1'h0;
  assign _005_[9] = valid_in ? (* src = "byte_striping.v:22" *) data_in[9] : 1'h0;
  assign _005_[10] = valid_in ? (* src = "byte_striping.v:22" *) data_in[10] : 1'h0;
  assign _005_[11] = valid_in ? (* src = "byte_striping.v:22" *) data_in[11] : 1'h0;
  assign _005_[12] = valid_in ? (* src = "byte_striping.v:22" *) data_in[12] : 1'h0;
  assign _005_[13] = valid_in ? (* src = "byte_striping.v:22" *) data_in[13] : 1'h0;
  assign _005_[14] = valid_in ? (* src = "byte_striping.v:22" *) data_in[14] : 1'h0;
  assign _005_[15] = valid_in ? (* src = "byte_striping.v:22" *) data_in[15] : 1'h0;
  assign _005_[16] = valid_in ? (* src = "byte_striping.v:22" *) data_in[16] : 1'h0;
  assign _005_[17] = valid_in ? (* src = "byte_striping.v:22" *) data_in[17] : 1'h0;
  assign _005_[18] = valid_in ? (* src = "byte_striping.v:22" *) data_in[18] : 1'h0;
  assign _005_[19] = valid_in ? (* src = "byte_striping.v:22" *) data_in[19] : 1'h0;
  assign _005_[20] = valid_in ? (* src = "byte_striping.v:22" *) data_in[20] : 1'h0;
  assign _005_[21] = valid_in ? (* src = "byte_striping.v:22" *) data_in[21] : 1'h0;
  assign _005_[22] = valid_in ? (* src = "byte_striping.v:22" *) data_in[22] : 1'h0;
  assign _005_[23] = valid_in ? (* src = "byte_striping.v:22" *) data_in[23] : 1'h0;
  assign _005_[24] = valid_in ? (* src = "byte_striping.v:22" *) data_in[24] : 1'h0;
  assign _005_[25] = valid_in ? (* src = "byte_striping.v:22" *) data_in[25] : 1'h0;
  assign _005_[26] = valid_in ? (* src = "byte_striping.v:22" *) data_in[26] : 1'h0;
  assign _005_[27] = valid_in ? (* src = "byte_striping.v:22" *) data_in[27] : 1'h0;
  assign _005_[28] = valid_in ? (* src = "byte_striping.v:22" *) data_in[28] : 1'h0;
  assign _005_[29] = valid_in ? (* src = "byte_striping.v:22" *) data_in[29] : 1'h0;
  assign _005_[30] = valid_in ? (* src = "byte_striping.v:22" *) data_in[30] : 1'h0;
  assign _005_[31] = valid_in ? (* src = "byte_striping.v:22" *) data_in[31] : 1'h0;
  assign _002_[0] = counter ? (* src = "byte_striping.v:20" *) _005_[0] : lane_1[0];
  assign _002_[1] = counter ? (* src = "byte_striping.v:20" *) _005_[1] : lane_1[1];
  assign _002_[2] = counter ? (* src = "byte_striping.v:20" *) _005_[2] : lane_1[2];
  assign _002_[3] = counter ? (* src = "byte_striping.v:20" *) _005_[3] : lane_1[3];
  assign _002_[4] = counter ? (* src = "byte_striping.v:20" *) _005_[4] : lane_1[4];
  assign _002_[5] = counter ? (* src = "byte_striping.v:20" *) _005_[5] : lane_1[5];
  assign _002_[6] = counter ? (* src = "byte_striping.v:20" *) _005_[6] : lane_1[6];
  assign _002_[7] = counter ? (* src = "byte_striping.v:20" *) _005_[7] : lane_1[7];
  assign _002_[8] = counter ? (* src = "byte_striping.v:20" *) _005_[8] : lane_1[8];
  assign _002_[9] = counter ? (* src = "byte_striping.v:20" *) _005_[9] : lane_1[9];
  assign _002_[10] = counter ? (* src = "byte_striping.v:20" *) _005_[10] : lane_1[10];
  assign _002_[11] = counter ? (* src = "byte_striping.v:20" *) _005_[11] : lane_1[11];
  assign _002_[12] = counter ? (* src = "byte_striping.v:20" *) _005_[12] : lane_1[12];
  assign _002_[13] = counter ? (* src = "byte_striping.v:20" *) _005_[13] : lane_1[13];
  assign _002_[14] = counter ? (* src = "byte_striping.v:20" *) _005_[14] : lane_1[14];
  assign _002_[15] = counter ? (* src = "byte_striping.v:20" *) _005_[15] : lane_1[15];
  assign _002_[16] = counter ? (* src = "byte_striping.v:20" *) _005_[16] : lane_1[16];
  assign _002_[17] = counter ? (* src = "byte_striping.v:20" *) _005_[17] : lane_1[17];
  assign _002_[18] = counter ? (* src = "byte_striping.v:20" *) _005_[18] : lane_1[18];
  assign _002_[19] = counter ? (* src = "byte_striping.v:20" *) _005_[19] : lane_1[19];
  assign _002_[20] = counter ? (* src = "byte_striping.v:20" *) _005_[20] : lane_1[20];
  assign _002_[21] = counter ? (* src = "byte_striping.v:20" *) _005_[21] : lane_1[21];
  assign _002_[22] = counter ? (* src = "byte_striping.v:20" *) _005_[22] : lane_1[22];
  assign _002_[23] = counter ? (* src = "byte_striping.v:20" *) _005_[23] : lane_1[23];
  assign _002_[24] = counter ? (* src = "byte_striping.v:20" *) _005_[24] : lane_1[24];
  assign _002_[25] = counter ? (* src = "byte_striping.v:20" *) _005_[25] : lane_1[25];
  assign _002_[26] = counter ? (* src = "byte_striping.v:20" *) _005_[26] : lane_1[26];
  assign _002_[27] = counter ? (* src = "byte_striping.v:20" *) _005_[27] : lane_1[27];
  assign _002_[28] = counter ? (* src = "byte_striping.v:20" *) _005_[28] : lane_1[28];
  assign _002_[29] = counter ? (* src = "byte_striping.v:20" *) _005_[29] : lane_1[29];
  assign _002_[30] = counter ? (* src = "byte_striping.v:20" *) _005_[30] : lane_1[30];
  assign _002_[31] = counter ? (* src = "byte_striping.v:20" *) _005_[31] : lane_1[31];
  assign _001_[0] = counter ? (* src = "byte_striping.v:20" *) lane_0[0] : _005_[0];
  assign _001_[1] = counter ? (* src = "byte_striping.v:20" *) lane_0[1] : _005_[1];
  assign _001_[2] = counter ? (* src = "byte_striping.v:20" *) lane_0[2] : _005_[2];
  assign _001_[3] = counter ? (* src = "byte_striping.v:20" *) lane_0[3] : _005_[3];
  assign _001_[4] = counter ? (* src = "byte_striping.v:20" *) lane_0[4] : _005_[4];
  assign _001_[5] = counter ? (* src = "byte_striping.v:20" *) lane_0[5] : _005_[5];
  assign _001_[6] = counter ? (* src = "byte_striping.v:20" *) lane_0[6] : _005_[6];
  assign _001_[7] = counter ? (* src = "byte_striping.v:20" *) lane_0[7] : _005_[7];
  assign _001_[8] = counter ? (* src = "byte_striping.v:20" *) lane_0[8] : _005_[8];
  assign _001_[9] = counter ? (* src = "byte_striping.v:20" *) lane_0[9] : _005_[9];
  assign _001_[10] = counter ? (* src = "byte_striping.v:20" *) lane_0[10] : _005_[10];
  assign _001_[11] = counter ? (* src = "byte_striping.v:20" *) lane_0[11] : _005_[11];
  assign _001_[12] = counter ? (* src = "byte_striping.v:20" *) lane_0[12] : _005_[12];
  assign _001_[13] = counter ? (* src = "byte_striping.v:20" *) lane_0[13] : _005_[13];
  assign _001_[14] = counter ? (* src = "byte_striping.v:20" *) lane_0[14] : _005_[14];
  assign _001_[15] = counter ? (* src = "byte_striping.v:20" *) lane_0[15] : _005_[15];
  assign _001_[16] = counter ? (* src = "byte_striping.v:20" *) lane_0[16] : _005_[16];
  assign _001_[17] = counter ? (* src = "byte_striping.v:20" *) lane_0[17] : _005_[17];
  assign _001_[18] = counter ? (* src = "byte_striping.v:20" *) lane_0[18] : _005_[18];
  assign _001_[19] = counter ? (* src = "byte_striping.v:20" *) lane_0[19] : _005_[19];
  assign _001_[20] = counter ? (* src = "byte_striping.v:20" *) lane_0[20] : _005_[20];
  assign _001_[21] = counter ? (* src = "byte_striping.v:20" *) lane_0[21] : _005_[21];
  assign _001_[22] = counter ? (* src = "byte_striping.v:20" *) lane_0[22] : _005_[22];
  assign _001_[23] = counter ? (* src = "byte_striping.v:20" *) lane_0[23] : _005_[23];
  assign _001_[24] = counter ? (* src = "byte_striping.v:20" *) lane_0[24] : _005_[24];
  assign _001_[25] = counter ? (* src = "byte_striping.v:20" *) lane_0[25] : _005_[25];
  assign _001_[26] = counter ? (* src = "byte_striping.v:20" *) lane_0[26] : _005_[26];
  assign _001_[27] = counter ? (* src = "byte_striping.v:20" *) lane_0[27] : _005_[27];
  assign _001_[28] = counter ? (* src = "byte_striping.v:20" *) lane_0[28] : _005_[28];
  assign _001_[29] = counter ? (* src = "byte_striping.v:20" *) lane_0[29] : _005_[29];
  assign _001_[30] = counter ? (* src = "byte_striping.v:20" *) lane_0[30] : _005_[30];
  assign _001_[31] = counter ? (* src = "byte_striping.v:20" *) lane_0[31] : _005_[31];
  assign _000_ = ~(* src = "byte_striping.v:50" *) counter;
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[0] <= _001_[0];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[1] <= _001_[1];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[2] <= _001_[2];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[3] <= _001_[3];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[4] <= _001_[4];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[5] <= _001_[5];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[6] <= _001_[6];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[7] <= _001_[7];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[8] <= _001_[8];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[9] <= _001_[9];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[10] <= _001_[10];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[11] <= _001_[11];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[12] <= _001_[12];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[13] <= _001_[13];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[14] <= _001_[14];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[15] <= _001_[15];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[16] <= _001_[16];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[17] <= _001_[17];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[18] <= _001_[18];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[19] <= _001_[19];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[20] <= _001_[20];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[21] <= _001_[21];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[22] <= _001_[22];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[23] <= _001_[23];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[24] <= _001_[24];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[25] <= _001_[25];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[26] <= _001_[26];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[27] <= _001_[27];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[28] <= _001_[28];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[29] <= _001_[29];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[30] <= _001_[30];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_0[31] <= _001_[31];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[0] <= _002_[0];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[1] <= _002_[1];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[2] <= _002_[2];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[3] <= _002_[3];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[4] <= _002_[4];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[5] <= _002_[5];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[6] <= _002_[6];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[7] <= _002_[7];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[8] <= _002_[8];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[9] <= _002_[9];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[10] <= _002_[10];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[11] <= _002_[11];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[12] <= _002_[12];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[13] <= _002_[13];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[14] <= _002_[14];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[15] <= _002_[15];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[16] <= _002_[16];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[17] <= _002_[17];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[18] <= _002_[18];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[19] <= _002_[19];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[20] <= _002_[20];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[21] <= _002_[21];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[22] <= _002_[22];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[23] <= _002_[23];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[24] <= _002_[24];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[25] <= _002_[25];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[26] <= _002_[26];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[27] <= _002_[27];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[28] <= _002_[28];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[29] <= _002_[29];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[30] <= _002_[30];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      lane_1[31] <= _002_[31];
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      valid_0 <= _003_;
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      valid_1 <= _004_;
  (* src = "byte_striping.v:19" *)
  always @(posedge clk_2f)
      counter <= _000_;
endmodule

(* src = "byte_unstriping.v:1" *)
module byte_unstriping(clk_f, clk_2f, valid_0, valid_1, lane_0, lane_1, data_out, valid_out);
  (* src = "byte_unstriping.v:18" *)
  wire [31:0] _000_;
  (* src = "byte_unstriping.v:35" *)
  wire [31:0] _001_;
  (* src = "byte_unstriping.v:3" *)
  input clk_2f;
  (* src = "byte_unstriping.v:2" *)
  input clk_f;
  (* init = 32'd0 *)
  (* src = "byte_unstriping.v:8" *)
  output [31:0] data_out;
  reg [31:0] data_out = 32'd0;
  (* src = "byte_unstriping.v:6" *)
  input [31:0] lane_0;
  (* src = "byte_unstriping.v:7" *)
  input [31:0] lane_1;
  (* src = "byte_unstriping.v:4" *)
  input valid_0;
  (* src = "byte_unstriping.v:5" *)
  input valid_1;
  (* init = 1'h0 *)
  (* src = "byte_unstriping.v:9" *)
  output valid_out;
  reg valid_out = 1'h0;
  assign _001_[0] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[0] : 1'h0;
  assign _001_[1] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[1] : 1'h0;
  assign _001_[2] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[2] : 1'h0;
  assign _001_[3] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[3] : 1'h0;
  assign _001_[4] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[4] : 1'h0;
  assign _001_[5] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[5] : 1'h0;
  assign _001_[6] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[6] : 1'h0;
  assign _001_[7] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[7] : 1'h0;
  assign _001_[8] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[8] : 1'h0;
  assign _001_[9] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[9] : 1'h0;
  assign _001_[10] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[10] : 1'h0;
  assign _001_[11] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[11] : 1'h0;
  assign _001_[12] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[12] : 1'h0;
  assign _001_[13] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[13] : 1'h0;
  assign _001_[14] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[14] : 1'h0;
  assign _001_[15] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[15] : 1'h0;
  assign _001_[16] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[16] : 1'h0;
  assign _001_[17] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[17] : 1'h0;
  assign _001_[18] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[18] : 1'h0;
  assign _001_[19] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[19] : 1'h0;
  assign _001_[20] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[20] : 1'h0;
  assign _001_[21] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[21] : 1'h0;
  assign _001_[22] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[22] : 1'h0;
  assign _001_[23] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[23] : 1'h0;
  assign _001_[24] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[24] : 1'h0;
  assign _001_[25] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[25] : 1'h0;
  assign _001_[26] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[26] : 1'h0;
  assign _001_[27] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[27] : 1'h0;
  assign _001_[28] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[28] : 1'h0;
  assign _001_[29] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[29] : 1'h0;
  assign _001_[30] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[30] : 1'h0;
  assign _001_[31] = valid_1 ? (* src = "byte_unstriping.v:37" *) lane_1[31] : 1'h0;
  assign _000_[0] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[0] : 1'h0;
  assign _000_[1] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[1] : 1'h0;
  assign _000_[2] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[2] : 1'h0;
  assign _000_[3] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[3] : 1'h0;
  assign _000_[4] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[4] : 1'h0;
  assign _000_[5] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[5] : 1'h0;
  assign _000_[6] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[6] : 1'h0;
  assign _000_[7] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[7] : 1'h0;
  assign _000_[8] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[8] : 1'h0;
  assign _000_[9] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[9] : 1'h0;
  assign _000_[10] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[10] : 1'h0;
  assign _000_[11] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[11] : 1'h0;
  assign _000_[12] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[12] : 1'h0;
  assign _000_[13] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[13] : 1'h0;
  assign _000_[14] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[14] : 1'h0;
  assign _000_[15] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[15] : 1'h0;
  assign _000_[16] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[16] : 1'h0;
  assign _000_[17] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[17] : 1'h0;
  assign _000_[18] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[18] : 1'h0;
  assign _000_[19] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[19] : 1'h0;
  assign _000_[20] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[20] : 1'h0;
  assign _000_[21] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[21] : 1'h0;
  assign _000_[22] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[22] : 1'h0;
  assign _000_[23] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[23] : 1'h0;
  assign _000_[24] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[24] : 1'h0;
  assign _000_[25] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[25] : 1'h0;
  assign _000_[26] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[26] : 1'h0;
  assign _000_[27] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[27] : 1'h0;
  assign _000_[28] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[28] : 1'h0;
  assign _000_[29] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[29] : 1'h0;
  assign _000_[30] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[30] : 1'h0;
  assign _000_[31] = valid_0 ? (* src = "byte_unstriping.v:20" *) lane_0[31] : 1'h0;
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[0] <= _001_[0];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[1] <= _001_[1];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[2] <= _001_[2];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[3] <= _001_[3];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[4] <= _001_[4];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[5] <= _001_[5];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[6] <= _001_[6];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[7] <= _001_[7];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[8] <= _001_[8];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[9] <= _001_[9];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[10] <= _001_[10];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[11] <= _001_[11];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[12] <= _001_[12];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[13] <= _001_[13];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[14] <= _001_[14];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[15] <= _001_[15];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[16] <= _001_[16];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[17] <= _001_[17];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[18] <= _001_[18];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[19] <= _001_[19];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[20] <= _001_[20];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[21] <= _001_[21];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[22] <= _001_[22];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[23] <= _001_[23];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[24] <= _001_[24];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[25] <= _001_[25];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[26] <= _001_[26];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[27] <= _001_[27];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[28] <= _001_[28];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[29] <= _001_[29];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[30] <= _001_[30];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      data_out[31] <= _001_[31];
  (* src = "byte_unstriping.v:35" *)
  always @(negedge clk_2f)
      valid_out <= valid_1;
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[0] <= _000_[0];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[1] <= _000_[1];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[2] <= _000_[2];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[3] <= _000_[3];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[4] <= _000_[4];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[5] <= _000_[5];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[6] <= _000_[6];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[7] <= _000_[7];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[8] <= _000_[8];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[9] <= _000_[9];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[10] <= _000_[10];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[11] <= _000_[11];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[12] <= _000_[12];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[13] <= _000_[13];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[14] <= _000_[14];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[15] <= _000_[15];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[16] <= _000_[16];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[17] <= _000_[17];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[18] <= _000_[18];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[19] <= _000_[19];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[20] <= _000_[20];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[21] <= _000_[21];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[22] <= _000_[22];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[23] <= _000_[23];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[24] <= _000_[24];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[25] <= _000_[25];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[26] <= _000_[26];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[27] <= _000_[27];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[28] <= _000_[28];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[29] <= _000_[29];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[30] <= _000_[30];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      data_out[31] <= _000_[31];
  (* src = "byte_unstriping.v:18" *)
  always @(posedge clk_2f)
      valid_out <= valid_0;
endmodule

(* src = "clock_generator.v:1" *)
module clock_generator(clk_32f, clk_f, clk_2f, clk_4f);
  (* src = "clock_generator.v:27" *)
  wire _000_;
  (* src = "clock_generator.v:35" *)
  wire _001_;
  (* src = "clock_generator.v:19" *)
  wire _002_;
  (* src = "clock_generator.v:19" *)
  wire [27:0] _003_;
  (* src = "clock_generator.v:27" *)
  wire [27:0] _004_;
  (* src = "clock_generator.v:35" *)
  wire [27:0] _005_;
  (* src = "clock_generator.v:21" *)
  wire [27:0] _006_;
  (* src = "clock_generator.v:29" *)
  wire [27:0] _007_;
  (* src = "clock_generator.v:37" *)
  wire [27:0] _008_;
  wire [15:0] _009_;
  wire [7:0] _010_;
  wire [3:0] _011_;
  wire [1:0] _012_;
  wire [15:0] _013_;
  wire [7:0] _014_;
  wire [3:0] _015_;
  wire [1:0] _016_;
  wire [15:0] _017_;
  wire [7:0] _018_;
  wire [3:0] _019_;
  wire [1:0] _020_;
  (* src = "clock_generator.v:22" *)
  wire _021_;
  (* src = "clock_generator.v:30" *)
  wire _022_;
  (* src = "clock_generator.v:38" *)
  wire _023_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "27" *)
  wire [27:0] _024_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "27" *)
  wire [27:0] _025_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "27" *)
  wire [27:0] _026_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _027_;
  wire [31:0] _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _033_;
  wire [31:0] _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _039_;
  wire [31:0] _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  (* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _045_;
  wire [31:0] _046_;
  (* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _047_;
  wire [31:0] _048_;
  (* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _049_;
  wire [31:0] _050_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _051_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _052_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _053_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _054_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _055_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _056_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _057_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _058_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _059_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _060_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _061_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _062_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _063_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _064_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _065_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _066_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _067_;
  (* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _068_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _069_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _070_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _071_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _072_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _073_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _074_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _075_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _076_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _077_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _078_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _079_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _080_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _081_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _082_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _083_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _084_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _085_;
  (* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _086_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _087_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _088_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _089_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _090_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _091_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _092_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _093_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _094_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _095_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _096_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _097_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _098_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _099_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _100_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _101_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _102_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _103_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _104_;
  (* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)
  wire _105_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _106_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _107_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _108_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _109_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _110_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _111_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _112_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _113_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _114_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _115_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _116_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _117_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _118_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _119_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _120_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _121_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _122_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _123_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _124_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _125_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _126_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _127_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _128_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _129_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _130_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _131_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _132_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _133_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _134_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _135_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _136_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _137_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _138_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _139_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _140_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _141_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _142_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _143_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _144_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _145_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _146_;
  (* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _147_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _148_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _149_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _150_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _151_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _152_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _153_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _154_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _155_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _156_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _157_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _158_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _159_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _160_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _161_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _162_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _163_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _164_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _165_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _166_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _167_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _168_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _169_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _170_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _171_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _172_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _173_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _174_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _175_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _176_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _177_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _178_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _179_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _180_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _181_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _182_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _183_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _184_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _185_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _186_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _187_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _188_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _189_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _190_;
  (* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _191_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _192_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _193_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _194_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _195_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _196_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _197_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _198_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _199_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _200_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _201_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _202_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _203_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _204_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _205_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _206_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _207_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _208_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _209_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _210_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _211_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _212_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _213_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _214_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _215_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _216_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _217_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _218_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _219_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _220_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _221_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _222_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _223_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _224_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _225_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _226_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _227_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _228_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _229_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _230_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _231_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _232_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _233_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _234_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _235_;
  (* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)
  wire _236_;
  (* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _237_;
  (* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _238_;
  (* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _239_;
  (* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _240_;
  (* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _241_;
  (* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _242_;
  (* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)
  wire _243_;
  (* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _244_;
  (* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _245_;
  (* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _246_;
  (* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _247_;
  (* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _248_;
  (* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _249_;
  (* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)
  wire _250_;
  (* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _251_;
  (* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _252_;
  (* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _253_;
  (* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _254_;
  (* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)
  wire _255_;
  (* init = 1'h0 *)
  (* src = "clock_generator.v:4" *)
  output clk_2f;
  reg clk_2f = 1'h0;
  (* src = "clock_generator.v:2" *)
  input clk_32f;
  (* init = 1'h0 *)
  (* src = "clock_generator.v:5" *)
  output clk_4f;
  reg clk_4f = 1'h0;
  (* init = 1'h0 *)
  (* src = "clock_generator.v:3" *)
  output clk_f;
  reg clk_f = 1'h0;
  (* init = 28'h0000004 *)
  (* src = "clock_generator.v:12" *)
  reg [27:0] counter1 = 28'h0000004;
  (* init = 28'h0000004 *)
  (* src = "clock_generator.v:13" *)
  reg [27:0] counter2 = 28'h0000004;
  (* init = 28'h0000004 *)
  (* src = "clock_generator.v:14" *)
  reg [27:0] counter3 = 28'h0000004;
  assign _012_[0] = _011_[0] &(* src = "clock_generator.v:22" *)  _011_[1];
  assign _031_ = _012_[0] &(* src = "clock_generator.v:22" *)  _012_[1];
  assign _021_ = _030_ | _031_;
  assign _016_[0] = _015_[0] &(* src = "clock_generator.v:30|clock_generator.v:22" *)  _015_[1];
  assign _037_ = _016_[0] &(* src = "clock_generator.v:30|clock_generator.v:22" *)  _016_[1];
  assign _022_ = _036_ | _037_;
  assign _019_[0] = _018_[0] &(* src = "clock_generator.v:38|clock_generator.v:22" *)  _018_[1];
  assign _020_[0] = _019_[0] &(* src = "clock_generator.v:38|clock_generator.v:22" *)  _019_[1];
  assign _043_ = _020_[0] &(* src = "clock_generator.v:38|clock_generator.v:22" *)  _020_[1];
  assign _023_ = _042_ | _043_;
  assign _003_[0] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[0];
  assign _003_[1] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[1];
  assign _003_[2] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[2];
  assign _003_[3] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[3];
  assign _003_[4] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[4];
  assign _003_[5] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[5];
  assign _003_[6] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[6];
  assign _003_[7] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[7];
  assign _003_[8] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[8];
  assign _003_[9] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[9];
  assign _003_[10] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[10];
  assign _003_[11] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[11];
  assign _003_[12] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[12];
  assign _003_[13] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[13];
  assign _003_[14] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[14];
  assign _003_[15] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[15];
  assign _003_[16] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[16];
  assign _003_[17] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[17];
  assign _003_[18] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[18];
  assign _003_[19] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[19];
  assign _003_[20] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[20];
  assign _003_[21] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[21];
  assign _003_[22] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[22];
  assign _003_[23] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[23];
  assign _003_[24] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[24];
  assign _003_[25] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[25];
  assign _003_[26] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[26];
  assign _003_[27] = _021_ ? (* src = "clock_generator.v:22" *) 1'h0 : _006_[27];
  assign _004_[0] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[0];
  assign _004_[1] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[1];
  assign _004_[2] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[2];
  assign _004_[3] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[3];
  assign _004_[4] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[4];
  assign _004_[5] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[5];
  assign _004_[6] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[6];
  assign _004_[7] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[7];
  assign _004_[8] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[8];
  assign _004_[9] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[9];
  assign _004_[10] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[10];
  assign _004_[11] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[11];
  assign _004_[12] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[12];
  assign _004_[13] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[13];
  assign _004_[14] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[14];
  assign _004_[15] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[15];
  assign _004_[16] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[16];
  assign _004_[17] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[17];
  assign _004_[18] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[18];
  assign _004_[19] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[19];
  assign _004_[20] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[20];
  assign _004_[21] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[21];
  assign _004_[22] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[22];
  assign _004_[23] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[23];
  assign _004_[24] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[24];
  assign _004_[25] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[25];
  assign _004_[26] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[26];
  assign _004_[27] = _022_ ? (* src = "clock_generator.v:30" *) 1'h0 : _007_[27];
  assign _005_[0] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[0];
  assign _005_[1] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[1];
  assign _005_[2] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[2];
  assign _005_[3] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[3];
  assign _005_[4] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[4];
  assign _005_[5] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[5];
  assign _005_[6] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[6];
  assign _005_[7] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[7];
  assign _005_[8] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[8];
  assign _005_[9] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[9];
  assign _005_[10] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[10];
  assign _005_[11] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[11];
  assign _005_[12] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[12];
  assign _005_[13] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[13];
  assign _005_[14] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[14];
  assign _005_[15] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[15];
  assign _005_[16] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[16];
  assign _005_[17] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[17];
  assign _005_[18] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[18];
  assign _005_[19] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[19];
  assign _005_[20] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[20];
  assign _005_[21] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[21];
  assign _005_[22] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[22];
  assign _005_[23] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[23];
  assign _005_[24] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[24];
  assign _005_[25] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[25];
  assign _005_[26] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[26];
  assign _005_[27] = _023_ ? (* src = "clock_generator.v:38" *) 1'h0 : _008_[27];
  assign _002_ = ~(* src = "clock_generator.v:24" *) _045_[31];
  assign _030_ = ~(* src = "clock_generator.v:22" *) _032_;
  assign _029_ = ~(* src = "clock_generator.v:22" *) _027_[31];
  assign _000_ = ~(* src = "clock_generator.v:32|clock_generator.v:24" *) _047_[31];
  assign _036_ = ~(* src = "clock_generator.v:30|clock_generator.v:22" *) _038_;
  assign _035_ = ~(* src = "clock_generator.v:30|clock_generator.v:22" *) _033_[31];
  assign _001_ = ~(* src = "clock_generator.v:40|clock_generator.v:24" *) _049_[31];
  assign _042_ = ~(* src = "clock_generator.v:38|clock_generator.v:22" *) _044_;
  assign _041_ = ~(* src = "clock_generator.v:38|clock_generator.v:22" *) _039_[31];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      clk_4f <= _001_;
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[0] <= _005_[0];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[1] <= _005_[1];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[2] <= _005_[2];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[3] <= _005_[3];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[4] <= _005_[4];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[5] <= _005_[5];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[6] <= _005_[6];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[7] <= _005_[7];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[8] <= _005_[8];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[9] <= _005_[9];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[10] <= _005_[10];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[11] <= _005_[11];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[12] <= _005_[12];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[13] <= _005_[13];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[14] <= _005_[14];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[15] <= _005_[15];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[16] <= _005_[16];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[17] <= _005_[17];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[18] <= _005_[18];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[19] <= _005_[19];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[20] <= _005_[20];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[21] <= _005_[21];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[22] <= _005_[22];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[23] <= _005_[23];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[24] <= _005_[24];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[25] <= _005_[25];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[26] <= _005_[26];
  (* src = "clock_generator.v:35" *)
  always @(posedge clk_32f)
      counter3[27] <= _005_[27];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      clk_2f <= _000_;
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[0] <= _004_[0];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[1] <= _004_[1];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[2] <= _004_[2];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[3] <= _004_[3];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[4] <= _004_[4];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[5] <= _004_[5];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[6] <= _004_[6];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[7] <= _004_[7];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[8] <= _004_[8];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[9] <= _004_[9];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[10] <= _004_[10];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[11] <= _004_[11];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[12] <= _004_[12];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[13] <= _004_[13];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[14] <= _004_[14];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[15] <= _004_[15];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[16] <= _004_[16];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[17] <= _004_[17];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[18] <= _004_[18];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[19] <= _004_[19];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[20] <= _004_[20];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[21] <= _004_[21];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[22] <= _004_[22];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[23] <= _004_[23];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[24] <= _004_[24];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[25] <= _004_[25];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[26] <= _004_[26];
  (* src = "clock_generator.v:27" *)
  always @(posedge clk_32f)
      counter2[27] <= _004_[27];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      clk_f <= _002_;
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[0] <= _003_[0];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[1] <= _003_[1];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[2] <= _003_[2];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[3] <= _003_[3];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[4] <= _003_[4];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[5] <= _003_[5];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[6] <= _003_[6];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[7] <= _003_[7];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[8] <= _003_[8];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[9] <= _003_[9];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[10] <= _003_[10];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[11] <= _003_[11];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[12] <= _003_[12];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[13] <= _003_[13];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[14] <= _003_[14];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[15] <= _003_[15];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[16] <= _003_[16];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[17] <= _003_[17];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[18] <= _003_[18];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[19] <= _003_[19];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[20] <= _003_[20];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[21] <= _003_[21];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[22] <= _003_[22];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[23] <= _003_[23];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[24] <= _003_[24];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[25] <= _003_[25];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[26] <= _003_[26];
  (* src = "clock_generator.v:19" *)
  always @(posedge clk_32f)
      counter1[27] <= _003_[27];
  assign _032_ = _029_ | _031_;
  assign _038_ = _035_ | _037_;
  assign _044_ = _041_ | _043_;
  assign _007_[4] = counter2[4] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _014_[0];
  assign _007_[5] = counter2[5] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[4];
  assign _007_[6] = counter2[6] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[5];
  assign _007_[7] = counter2[7] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[6];
  assign _007_[8] = counter2[8] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[7];
  assign _007_[9] = counter2[9] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[8];
  assign _007_[10] = counter2[10] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[9];
  assign _007_[11] = counter2[11] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[10];
  assign _007_[12] = counter2[12] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[11];
  assign _007_[13] = counter2[13] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[12];
  assign _007_[14] = counter2[14] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[13];
  assign _007_[15] = counter2[15] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[14];
  assign _007_[16] = counter2[16] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[15];
  assign _007_[17] = counter2[17] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[16];
  assign _007_[18] = counter2[18] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[17];
  assign _007_[19] = counter2[19] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[18];
  assign _007_[20] = counter2[20] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[19];
  assign _007_[21] = counter2[21] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[20];
  assign _007_[22] = counter2[22] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[21];
  assign _007_[23] = counter2[23] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[22];
  assign _007_[24] = counter2[24] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[23];
  assign _007_[25] = counter2[25] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[24];
  assign _007_[26] = counter2[26] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[25];
  assign _007_[27] = counter2[27] ^(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:263" *)  _025_[26];
  assign _008_[1] = counter3[1] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  counter3[0];
  assign _008_[2] = counter3[2] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _017_[0];
  assign _008_[3] = counter3[3] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[2];
  assign _008_[4] = counter3[4] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[3];
  assign _008_[5] = counter3[5] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[4];
  assign _008_[6] = counter3[6] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[5];
  assign _008_[7] = counter3[7] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[6];
  assign _008_[8] = counter3[8] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[7];
  assign _008_[9] = counter3[9] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[8];
  assign _008_[10] = counter3[10] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[9];
  assign _008_[11] = counter3[11] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[10];
  assign _008_[12] = counter3[12] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[11];
  assign _008_[13] = counter3[13] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[12];
  assign _008_[14] = counter3[14] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[13];
  assign _008_[15] = counter3[15] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[14];
  assign _008_[16] = counter3[16] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[15];
  assign _008_[17] = counter3[17] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[16];
  assign _008_[18] = counter3[18] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[17];
  assign _008_[19] = counter3[19] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[18];
  assign _008_[20] = counter3[20] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[19];
  assign _008_[21] = counter3[21] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[20];
  assign _008_[22] = counter3[22] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[21];
  assign _008_[23] = counter3[23] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[22];
  assign _008_[24] = counter3[24] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[23];
  assign _008_[25] = counter3[25] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[24];
  assign _008_[26] = counter3[26] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[25];
  assign _008_[27] = counter3[27] ^(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:263" *)  _026_[26];
  assign _006_[3] = counter1[3] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[2];
  assign _006_[4] = counter1[4] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _010_[0];
  assign _006_[5] = counter1[5] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[4];
  assign _006_[6] = counter1[6] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[5];
  assign _006_[7] = counter1[7] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[6];
  assign _006_[8] = counter1[8] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[7];
  assign _006_[9] = counter1[9] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[8];
  assign _006_[10] = counter1[10] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[9];
  assign _006_[11] = counter1[11] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[10];
  assign _006_[12] = counter1[12] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[11];
  assign _006_[13] = counter1[13] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[12];
  assign _006_[14] = counter1[14] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[13];
  assign _006_[15] = counter1[15] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[14];
  assign _006_[16] = counter1[16] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[15];
  assign _006_[17] = counter1[17] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[16];
  assign _006_[18] = counter1[18] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[17];
  assign _006_[19] = counter1[19] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[18];
  assign _006_[20] = counter1[20] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[19];
  assign _006_[21] = counter1[21] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[20];
  assign _006_[22] = counter1[22] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[21];
  assign _006_[23] = counter1[23] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[22];
  assign _006_[24] = counter1[24] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[23];
  assign _006_[25] = counter1[25] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[24];
  assign _006_[26] = counter1[26] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[25];
  assign _006_[27] = counter1[27] ^(* src = "clock_generator.v:21|<techmap.v>:263" *)  _024_[26];
  assign _046_[1] = counter1[1] ^(* src = "clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _046_[2] = counter1[2] ^(* src = "clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _046_[3] = counter1[3] ^(* src = "clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _006_[0] = counter1[0] ^(* src = "clock_generator.v:22|<techmap.v>:263" *)  1'h1;
  assign _006_[1] = counter1[1] ^(* src = "clock_generator.v:22|<techmap.v>:263" *)  counter1[0];
  assign _006_[2] = counter1[2] ^(* src = "clock_generator.v:22|<techmap.v>:263" *)  _009_[0];
  assign _028_[5] = counter1[5] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[6] = counter1[6] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[7] = counter1[7] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[8] = counter1[8] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[9] = counter1[9] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[10] = counter1[10] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[11] = counter1[11] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[12] = counter1[12] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[13] = counter1[13] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[14] = counter1[14] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[15] = counter1[15] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[16] = counter1[16] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[17] = counter1[17] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[18] = counter1[18] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[19] = counter1[19] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[20] = counter1[20] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[21] = counter1[21] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[22] = counter1[22] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[23] = counter1[23] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[24] = counter1[24] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[25] = counter1[25] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[26] = counter1[26] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _028_[27] = counter1[27] ^(* src = "clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _007_[0] = counter2[0] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _048_[1] = counter2[1] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _048_[2] = counter2[2] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[6] = counter2[6] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[14] = counter2[14] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[15] = counter2[15] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[16] = counter2[16] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[17] = counter2[17] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[18] = counter2[18] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[19] = counter2[19] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[20] = counter2[20] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[21] = counter2[21] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[22] = counter2[22] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[23] = counter2[23] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[24] = counter2[24] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[25] = counter2[25] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[26] = counter2[26] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _034_[27] = counter2[27] ^(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _007_[1] = counter2[1] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:263" *)  counter2[0];
  assign _007_[2] = counter2[2] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:263" *)  _013_[0];
  assign _007_[3] = counter2[3] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:263" *)  _025_[2];
  assign _034_[4] = counter2[4] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _034_[5] = counter2[5] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _034_[7] = counter2[7] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _034_[8] = counter2[8] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _034_[9] = counter2[9] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _034_[10] = counter2[10] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _034_[11] = counter2[11] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _034_[12] = counter2[12] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _034_[13] = counter2[13] ^(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _008_[0] = counter3[0] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _050_[1] = counter3[1] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _040_[4] = counter3[4] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _040_[5] = counter3[5] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _040_[9] = counter3[9] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _040_[10] = counter3[10] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _040_[12] = counter3[12] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _040_[13] = counter3[13] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _040_[17] = counter3[17] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _040_[19] = counter3[19] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _040_[24] = counter3[24] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _040_[26] = counter3[26] ^(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:262" *)  1'h1;
  assign _040_[3] = counter3[3] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[6] = counter3[6] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[7] = counter3[7] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[8] = counter3[8] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[11] = counter3[11] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[14] = counter3[14] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[15] = counter3[15] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[16] = counter3[16] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[18] = counter3[18] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[20] = counter3[20] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[21] = counter3[21] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[22] = counter3[22] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[23] = counter3[23] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[25] = counter3[25] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _040_[27] = counter3[27] ^(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:262" *)  1'h1;
  assign _025_[7] = _080_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:221" *)  _014_[0];
  assign _025_[15] = _085_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:221" *)  _025_[7];
  assign _069_ = counter2[5] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter2[4];
  assign _070_ = counter2[7] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter2[6];
  assign _071_ = counter2[9] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter2[8];
  assign _072_ = counter2[11] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter2[10];
  assign _073_ = counter2[13] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter2[12];
  assign _074_ = counter2[15] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter2[14];
  assign _075_ = counter2[17] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter2[16];
  assign _076_ = counter2[19] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter2[18];
  assign _077_ = counter2[21] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter2[20];
  assign _078_ = counter2[23] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter2[22];
  assign _079_ = counter2[25] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter2[24];
  assign _080_ = _070_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _069_;
  assign _081_ = _072_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _071_;
  assign _082_ = _074_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _073_;
  assign _083_ = _076_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _075_;
  assign _084_ = _078_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _077_;
  assign _085_ = _082_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _081_;
  assign _086_ = _084_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _083_;
  assign _025_[23] = _086_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[15];
  assign _025_[11] = _081_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[7];
  assign _025_[19] = _083_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[15];
  assign _025_[5] = _069_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _014_[0];
  assign _025_[9] = _071_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[7];
  assign _025_[13] = _073_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[11];
  assign _025_[17] = _075_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[15];
  assign _025_[21] = _077_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[19];
  assign _025_[25] = _079_ &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[23];
  assign _025_[4] = counter2[4] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _014_[0];
  assign _025_[6] = counter2[6] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[5];
  assign _025_[8] = counter2[8] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[7];
  assign _025_[10] = counter2[10] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[9];
  assign _025_[12] = counter2[12] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[11];
  assign _025_[14] = counter2[14] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[13];
  assign _025_[16] = counter2[16] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[15];
  assign _025_[18] = counter2[18] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[17];
  assign _025_[20] = counter2[20] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[19];
  assign _025_[22] = counter2[22] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[21];
  assign _025_[24] = counter2[24] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[23];
  assign _025_[26] = counter2[26] &(* src = "clock_generator.v:29|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _025_[25];
  assign _026_[3] = _087_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:221" *)  _017_[0];
  assign _026_[7] = _099_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:221" *)  _026_[3];
  assign _026_[15] = _104_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:221" *)  _026_[7];
  assign _087_ = counter3[3] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[2];
  assign _088_ = counter3[5] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[4];
  assign _089_ = counter3[7] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[6];
  assign _090_ = counter3[9] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[8];
  assign _091_ = counter3[11] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[10];
  assign _092_ = counter3[13] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[12];
  assign _093_ = counter3[15] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[14];
  assign _094_ = counter3[17] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[16];
  assign _095_ = counter3[19] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[18];
  assign _096_ = counter3[21] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[20];
  assign _097_ = counter3[23] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[22];
  assign _098_ = counter3[25] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter3[24];
  assign _099_ = _089_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _088_;
  assign _100_ = _091_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _090_;
  assign _101_ = _093_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _092_;
  assign _102_ = _095_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _094_;
  assign _103_ = _097_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _096_;
  assign _104_ = _101_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _100_;
  assign _105_ = _103_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _102_;
  assign _026_[23] = _105_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[15];
  assign _026_[11] = _100_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[7];
  assign _026_[19] = _102_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[15];
  assign _026_[5] = _088_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[3];
  assign _026_[9] = _090_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[7];
  assign _026_[13] = _092_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[11];
  assign _026_[17] = _094_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[15];
  assign _026_[21] = _096_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[19];
  assign _026_[25] = _098_ &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[23];
  assign _026_[2] = counter3[2] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _017_[0];
  assign _026_[4] = counter3[4] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[3];
  assign _026_[6] = counter3[6] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[5];
  assign _026_[8] = counter3[8] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[7];
  assign _026_[10] = counter3[10] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[9];
  assign _026_[12] = counter3[12] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[11];
  assign _026_[14] = counter3[14] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[13];
  assign _026_[16] = counter3[16] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[15];
  assign _026_[18] = counter3[18] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[17];
  assign _026_[20] = counter3[20] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[19];
  assign _026_[22] = counter3[22] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[21];
  assign _026_[24] = counter3[24] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[23];
  assign _026_[26] = counter3[26] &(* src = "clock_generator.v:37|clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _026_[25];
  assign _010_[0] = _009_[1] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:221" *)  _009_[0];
  assign _024_[7] = _062_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:221" *)  _010_[0];
  assign _024_[15] = _067_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:221" *)  _024_[7];
  assign _051_ = counter1[5] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter1[4];
  assign _052_ = counter1[7] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter1[6];
  assign _053_ = counter1[9] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter1[8];
  assign _054_ = counter1[11] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter1[10];
  assign _055_ = counter1[13] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter1[12];
  assign _056_ = counter1[15] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter1[14];
  assign _057_ = counter1[17] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter1[16];
  assign _058_ = counter1[19] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter1[18];
  assign _059_ = counter1[21] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter1[20];
  assign _060_ = counter1[23] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter1[22];
  assign _061_ = counter1[25] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  counter1[24];
  assign _062_ = _052_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _051_;
  assign _063_ = _054_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _053_;
  assign _064_ = _056_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _055_;
  assign _065_ = _058_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _057_;
  assign _066_ = _060_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _059_;
  assign _067_ = _064_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _063_;
  assign _068_ = _066_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:222" *)  _065_;
  assign _024_[23] = _068_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[15];
  assign _024_[11] = _063_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[7];
  assign _024_[19] = _065_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[15];
  assign _024_[5] = _051_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _010_[0];
  assign _024_[9] = _053_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[7];
  assign _024_[13] = _055_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[11];
  assign _024_[17] = _057_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[15];
  assign _024_[21] = _059_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[19];
  assign _024_[25] = _061_ &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[23];
  assign _024_[2] = counter1[2] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _009_[0];
  assign _024_[4] = counter1[4] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _010_[0];
  assign _024_[6] = counter1[6] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[5];
  assign _024_[8] = counter1[8] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[7];
  assign _024_[10] = counter1[10] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[9];
  assign _024_[12] = counter1[12] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[11];
  assign _024_[14] = counter1[14] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[13];
  assign _024_[16] = counter1[16] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[15];
  assign _024_[18] = counter1[18] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[17];
  assign _024_[20] = counter1[20] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[19];
  assign _024_[22] = counter1[22] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[21];
  assign _024_[24] = counter1[24] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[23];
  assign _024_[26] = counter1[26] &(* src = "clock_generator.v:21|<techmap.v>:260|<techmap.v>:229" *)  _024_[25];
  assign _106_ = _028_[19] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[18];
  assign _107_ = _028_[21] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[20];
  assign _108_ = _028_[23] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[22];
  assign _109_ = _028_[25] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[24];
  assign _110_ = _028_[27] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[26];
  assign _237_ = _243_ &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _045_[1];
  assign _111_ = _009_[3] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[5];
  assign _112_ = _009_[5] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _143_;
  assign _113_ = _009_[7] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _145_;
  assign _114_ = _009_[9] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _147_;
  assign _115_ = _009_[11] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _130_;
  assign _116_ = _009_[13] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _132_;
  assign _238_ = _010_[1] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _045_[3];
  assign _239_ = _011_[1] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _045_[7];
  assign _240_ = _012_[1] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _045_[15];
  assign _241_ = _046_[1] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _045_[0];
  assign _242_ = _046_[3] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[2];
  assign _123_ = _028_[7] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[6];
  assign _124_ = _028_[9] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[8];
  assign _125_ = _028_[11] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[10];
  assign _126_ = _028_[13] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[12];
  assign _127_ = _028_[15] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[14];
  assign _128_ = _028_[17] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter1[16];
  assign _009_[8] = _028_[17] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _028_[16];
  assign _009_[9] = _028_[19] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _028_[18];
  assign _009_[10] = _028_[21] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _028_[20];
  assign _009_[11] = _028_[23] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _028_[22];
  assign _009_[12] = _028_[25] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _028_[24];
  assign _009_[13] = _028_[27] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _028_[26];
  assign _010_[1] = _009_[3] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _009_[2];
  assign _010_[2] = _009_[5] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _009_[4];
  assign _010_[3] = _009_[7] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _009_[6];
  assign _010_[4] = _009_[9] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _009_[8];
  assign _010_[5] = _009_[11] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _009_[10];
  assign _010_[6] = _009_[13] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _009_[12];
  assign _012_[1] = _010_[6] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _011_[2];
  assign _243_ = _046_[3] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _046_[2];
  assign _009_[2] = _028_[5] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  counter1[4];
  assign _009_[3] = _028_[7] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _028_[6];
  assign _009_[4] = _028_[9] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _028_[8];
  assign _009_[5] = _028_[11] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _028_[10];
  assign _009_[6] = _028_[13] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _028_[12];
  assign _009_[7] = _028_[15] &(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _028_[14];
  assign _045_[0] = counter1[0] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:212" *)  _006_[0];
  assign _129_ = counter1[19] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _106_;
  assign _130_ = counter1[21] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _107_;
  assign _131_ = counter1[23] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _108_;
  assign _132_ = counter1[25] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _109_;
  assign _133_ = counter1[27] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _110_;
  assign _045_[3] = _244_ |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _237_;
  assign _134_ = _142_ |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _111_;
  assign _135_ = _144_ |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _112_;
  assign _136_ = _146_ |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _113_;
  assign _137_ = _129_ |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _114_;
  assign _138_ = _131_ |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _115_;
  assign _045_[7] = _134_ |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _238_;
  assign _139_ = _136_ |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _117_;
  assign _045_[15] = _139_ |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _239_;
  assign _045_[31] = _141_ |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _240_;
  assign _045_[1] = counter1[1] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _241_;
  assign _244_ = counter1[3] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _242_;
  assign _142_ = counter1[7] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _123_;
  assign _143_ = counter1[9] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _124_;
  assign _144_ = counter1[11] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _125_;
  assign _145_ = counter1[13] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _126_;
  assign _146_ = counter1[15] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _127_;
  assign _147_ = counter1[17] |(* src = "clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _128_;
  assign _011_[0] = _010_[1] &(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _010_[0];
  assign _117_ = _010_[3] &(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _135_;
  assign _118_ = _010_[5] &(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _137_;
  assign _120_ = _011_[1] &(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _027_[7];
  assign _121_ = _010_[6] &(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _140_;
  assign _122_ = _012_[1] &(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _027_[15];
  assign _009_[0] = counter1[1] &(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter1[0];
  assign _011_[1] = _010_[3] &(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _010_[2];
  assign _011_[2] = _010_[5] &(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _010_[4];
  assign _009_[1] = counter1[3] &(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  counter1[2];
  assign _119_ = _133_ |(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _116_;
  assign _027_[7] = _134_ |(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _011_[0];
  assign _140_ = _138_ |(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _118_;
  assign _027_[15] = _139_ |(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _120_;
  assign _141_ = _119_ |(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _121_;
  assign _027_[31] = _141_ |(* src = "clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _122_;
  assign _245_ = _250_ &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _047_[1];
  assign _246_ = _014_[1] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _047_[3];
  assign _247_ = _015_[1] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _047_[7];
  assign _248_ = _016_[1] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _047_[15];
  assign _249_ = _048_[1] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _047_[0];
  assign _171_ = _034_[17] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter2[16];
  assign _013_[10] = _034_[21] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _034_[20];
  assign _013_[11] = _034_[23] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _034_[22];
  assign _013_[12] = _034_[25] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _034_[24];
  assign _013_[13] = _034_[27] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _034_[26];
  assign _014_[2] = _013_[5] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _013_[4];
  assign _014_[4] = _013_[9] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _013_[8];
  assign _014_[5] = _013_[11] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _013_[10];
  assign _015_[2] = _014_[5] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _014_[4];
  assign _250_ = counter2[3] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _048_[2];
  assign _013_[2] = _034_[5] &(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _034_[4];
  assign _047_[0] = counter2[0] |(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:212" *)  _007_[0];
  assign _047_[3] = _013_[1] |(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _245_;
  assign _047_[7] = _177_ |(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _246_;
  assign _047_[15] = _182_ |(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _247_;
  assign _184_ = _161_ |(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _163_;
  assign _047_[31] = _184_ |(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _248_;
  assign _047_[1] = counter2[1] |(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _249_;
  assign _190_ = counter2[15] |(* src = "clock_generator.v:32|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _170_;
  assign _148_ = _034_[19] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[18];
  assign _149_ = _034_[21] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[20];
  assign _150_ = _034_[23] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[22];
  assign _151_ = _034_[25] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[24];
  assign _152_ = _034_[27] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[26];
  assign _014_[0] = _013_[1] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _013_[0];
  assign _153_ = _013_[3] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _185_;
  assign _154_ = _013_[5] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _187_;
  assign _155_ = _013_[7] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _189_;
  assign _156_ = _013_[9] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _191_;
  assign _157_ = _013_[11] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _173_;
  assign _158_ = _013_[13] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _175_;
  assign _015_[0] = _014_[1] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _014_[0];
  assign _159_ = _014_[3] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _178_;
  assign _160_ = _014_[5] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _180_;
  assign _162_ = _015_[1] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _033_[7];
  assign _163_ = _014_[6] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _183_;
  assign _164_ = _016_[1] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _033_[15];
  assign _013_[0] = counter2[1] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[0];
  assign _165_ = _034_[5] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[4];
  assign _166_ = _034_[7] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[6];
  assign _167_ = _034_[9] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[8];
  assign _168_ = _034_[11] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[10];
  assign _169_ = _034_[13] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[12];
  assign _170_ = _034_[15] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter2[14];
  assign _013_[8] = _034_[17] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _034_[16];
  assign _013_[9] = _034_[19] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _034_[18];
  assign _014_[1] = _013_[3] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _013_[2];
  assign _014_[3] = _013_[7] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _013_[6];
  assign _014_[6] = _013_[13] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _013_[12];
  assign _015_[1] = _014_[3] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _014_[2];
  assign _016_[1] = _014_[6] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _015_[2];
  assign _013_[1] = counter2[3] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  counter2[2];
  assign _013_[3] = _034_[7] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _034_[6];
  assign _013_[4] = _034_[9] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _034_[8];
  assign _013_[5] = _034_[11] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _034_[10];
  assign _013_[6] = _034_[13] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _034_[12];
  assign _013_[7] = _034_[15] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:222" *)  _034_[14];
  assign _025_[2] = counter2[2] &(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:229" *)  _013_[0];
  assign _172_ = counter2[19] |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _148_;
  assign _173_ = counter2[21] |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _149_;
  assign _174_ = counter2[23] |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _150_;
  assign _175_ = counter2[25] |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _151_;
  assign _176_ = counter2[27] |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _152_;
  assign _177_ = _186_ |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _153_;
  assign _178_ = _188_ |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _154_;
  assign _179_ = _190_ |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _155_;
  assign _180_ = _172_ |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _156_;
  assign _181_ = _174_ |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _157_;
  assign _161_ = _176_ |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _158_;
  assign _033_[7] = _177_ |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _015_[0];
  assign _182_ = _179_ |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _159_;
  assign _183_ = _181_ |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _160_;
  assign _033_[15] = _182_ |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _162_;
  assign _033_[31] = _184_ |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _164_;
  assign _185_ = counter2[5] |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _165_;
  assign _186_ = counter2[7] |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _166_;
  assign _187_ = counter2[9] |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _167_;
  assign _188_ = counter2[11] |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _168_;
  assign _189_ = counter2[13] |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _169_;
  assign _191_ = counter2[17] |(* src = "clock_generator.v:30|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _171_;
  assign _193_ = _040_[21] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter3[20];
  assign _194_ = _040_[23] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter3[22];
  assign _195_ = _040_[25] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter3[24];
  assign _196_ = _040_[27] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter3[26];
  assign _251_ = _017_[1] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _049_[1];
  assign _197_ = _017_[3] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _230_;
  assign _198_ = _017_[5] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _232_;
  assign _199_ = _017_[7] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _234_;
  assign _201_ = _017_[11] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _218_;
  assign _202_ = _017_[13] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _220_;
  assign _252_ = _018_[1] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _049_[3];
  assign _204_ = _018_[3] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _223_;
  assign _253_ = _019_[1] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _049_[7];
  assign _254_ = _020_[1] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _049_[15];
  assign _255_ = _050_[1] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _049_[0];
  assign _210_ = _040_[5] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter3[4];
  assign _211_ = _040_[7] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter3[6];
  assign _212_ = _040_[9] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter3[8];
  assign _213_ = _040_[11] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter3[10];
  assign _214_ = _040_[13] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter3[12];
  assign _215_ = _040_[15] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter3[14];
  assign _216_ = _040_[17] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  counter3[16];
  assign _017_[8] = _040_[17] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[16];
  assign _017_[9] = _040_[19] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[18];
  assign _017_[10] = _040_[21] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[20];
  assign _017_[11] = _040_[23] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[22];
  assign _017_[12] = _040_[25] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[24];
  assign _017_[13] = _040_[27] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[26];
  assign _018_[1] = _017_[3] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _017_[2];
  assign _018_[2] = _017_[5] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _017_[4];
  assign _018_[3] = _017_[7] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _017_[6];
  assign _018_[4] = _017_[9] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _017_[8];
  assign _018_[5] = _017_[11] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _017_[10];
  assign _018_[6] = _017_[13] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _017_[12];
  assign _019_[1] = _018_[3] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _018_[2];
  assign _019_[2] = _018_[5] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _018_[4];
  assign _020_[1] = _018_[6] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _019_[2];
  assign _017_[1] = _040_[3] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  counter3[2];
  assign _017_[2] = _040_[5] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[4];
  assign _017_[3] = _040_[7] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[6];
  assign _017_[4] = _040_[9] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[8];
  assign _017_[5] = _040_[11] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[10];
  assign _017_[6] = _040_[13] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[12];
  assign _017_[7] = _040_[15] &(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:222" *)  _040_[14];
  assign _049_[0] = counter3[0] |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:212" *)  _008_[0];
  assign _049_[3] = counter3[3] |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _251_;
  assign _222_ = _231_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _197_;
  assign _223_ = _233_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _198_;
  assign _224_ = _235_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _199_;
  assign _225_ = _217_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _200_;
  assign _226_ = _219_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _201_;
  assign _206_ = _221_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _202_;
  assign _049_[7] = _222_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _252_;
  assign _227_ = _224_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _204_;
  assign _228_ = _226_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _205_;
  assign _049_[15] = _227_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _253_;
  assign _229_ = _206_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _208_;
  assign _049_[31] = _229_ |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _254_;
  assign _049_[1] = counter3[1] |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _255_;
  assign _231_ = counter3[7] |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _211_;
  assign _232_ = counter3[9] |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _212_;
  assign _233_ = counter3[11] |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _213_;
  assign _234_ = counter3[13] |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _214_;
  assign _235_ = counter3[15] |(* src = "clock_generator.v:40|clock_generator.v:24|<techmap.v>:260|<techmap.v>:221" *)  _215_;
  assign _192_ = _040_[19] &(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter3[18];
  assign _018_[0] = _017_[1] &(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _017_[0];
  assign _200_ = _017_[9] &(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _236_;
  assign _203_ = _018_[1] &(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _039_[3];
  assign _205_ = _018_[5] &(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _225_;
  assign _207_ = _019_[1] &(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _039_[7];
  assign _208_ = _018_[6] &(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _228_;
  assign _209_ = _020_[1] &(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _039_[15];
  assign _017_[0] = counter3[1] &(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  counter3[0];
  assign _217_ = counter3[19] |(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _192_;
  assign _218_ = counter3[21] |(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _193_;
  assign _219_ = counter3[23] |(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _194_;
  assign _220_ = counter3[25] |(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _195_;
  assign _221_ = counter3[27] |(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _196_;
  assign _039_[3] = counter3[3] |(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _018_[0];
  assign _039_[7] = _222_ |(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _203_;
  assign _039_[15] = _227_ |(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _207_;
  assign _039_[31] = _229_ |(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _209_;
  assign _230_ = counter3[5] |(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _210_;
  assign _236_ = counter3[17] |(* src = "clock_generator.v:38|clock_generator.v:22|<techmap.v>:260|<techmap.v>:221" *)  _216_;
  assign _009_[15:14] = 2'h3;
  assign _010_[7] = 1'h1;
  assign _011_[3] = _010_[6];
  assign _013_[15:14] = 2'h3;
  assign _014_[7] = 1'h1;
  assign _015_[3] = _014_[6];
  assign _017_[15:14] = 2'h3;
  assign _018_[7] = 1'h1;
  assign _019_[3] = _018_[6];
  assign { _024_[3], _024_[1:0] } = { _010_[0], _009_[0], counter1[0] };
  assign { _025_[3], _025_[1:0] } = { _014_[0], _013_[0], counter2[0] };
  assign _026_[1:0] = { _017_[0], counter3[0] };
  assign { _027_[29:27], _027_[4:0] } = { _027_[30], _027_[30], _027_[30], _024_[4], _010_[0], _024_[2], _009_[0], counter1[0] };
  assign { _028_[31:28], _028_[4:0] } = { 4'hf, counter1[4:0] };
  assign { _033_[29:27], _033_[3:0] } = { _033_[30], _033_[30], _033_[30], _014_[0], _025_[2], _013_[0], counter2[0] };
  assign { _034_[31:28], _034_[3:0] } = { 4'hf, counter2[3:0] };
  assign { _039_[29:27], _039_[2:0] } = { _039_[30], _039_[30], _039_[30], _026_[2], _017_[0], counter3[0] };
  assign { _040_[31:28], _040_[2:0] } = { 4'hf, counter3[2:0] };
  assign _045_[29:27] = { _045_[30], _045_[30], _045_[30] };
  assign { _046_[31:4], _046_[0] } = { 4'hf, _028_[27:5], counter1[4], _006_[0] };
  assign _047_[29:27] = { _047_[30], _047_[30], _047_[30] };
  assign { _048_[31:3], _048_[0] } = { 4'hf, _034_[27:4], counter2[3], _007_[0] };
  assign _049_[29:27] = { _049_[30], _049_[30], _049_[30] };
  assign { _050_[31:2], _050_[0] } = { 4'hf, _040_[27:3], counter3[2], _008_[0] };
endmodule

(* src = "conv_32_8.v:5" *)
module conv_32_8(clk_4f, valid_in, data_in, data_out, valid_out);
  (* src = "conv_32_8.v:14" *)
  wire [1:0] _000_;
  (* src = "conv_32_8.v:14" *)
  wire [7:0] _001_;
  (* src = "conv_32_8.v:14" *)
  wire _002_;
  (* src = "conv_32_8.v:14" *)
  wire [1:0] _003_;
  (* src = "conv_32_8.v:14" *)
  wire [7:0] _004_;
  (* src = "conv_32_8.v:14" *)
  wire [7:0] _005_;
  (* src = "conv_32_8.v:28" *)
  (* unused_bits = "2" *)
  wire [31:0] _006_;
  wire [1:0] _007_;
  wire [1:0] _008_;
  wire [1:0] _009_;
  wire [1:0] _010_;
  wire [1:0] _011_;
  wire [1:0] _012_;
  wire [1:0] _013_;
  wire [1:0] _014_;
  wire [1:0] _015_;
  wire [15:0] _016_;
  wire [7:0] _017_;
  wire [3:0] _018_;
  wire [1:0] _019_;
  wire _020_;
  wire _021_;
  wire [1:0] _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  (* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:432" *)
  wire [31:0] _026_;
  (* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:428" *)
  wire [7:0] _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  (* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *)
  wire _032_;
  (* src = "conv_32_8.v:5" *)
  input clk_4f;
  (* init = 2'h0 *)
  (* src = "conv_32_8.v:11" *)
  reg [1:0] contador = 2'h0;
  (* src = "conv_32_8.v:7" *)
  input [31:0] data_in;
  (* src = "conv_32_8.v:8" *)
  output [7:0] data_out;
  reg [7:0] data_out;
  (* src = "conv_32_8.v:6" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "conv_32_8.v:9" *)
  output valid_out;
  reg valid_out = 1'h0;
  assign _023_ = _006_[0] |(* src = "conv_32_8.v:25|conv_32_8.v:21" *)  _022_[1];
  assign _024_ = contador[0] |(* src = "conv_32_8.v:24|conv_32_8.v:21" *)  _022_[1];
  assign _025_ = _006_[0] |(* src = "conv_32_8.v:23|conv_32_8.v:21" *)  contador[1];
  assign _007_[0] = _026_[7] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[15];
  assign _007_[1] = _026_[23] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[31];
  assign _027_[7] = _007_[0] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _007_[1];
  assign _008_[0] = _026_[6] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[14];
  assign _008_[1] = _026_[22] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[30];
  assign _027_[6] = _008_[0] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _008_[1];
  assign _009_[0] = _026_[5] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[13];
  assign _009_[1] = _026_[21] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[29];
  assign _027_[5] = _009_[0] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _009_[1];
  assign _010_[0] = _026_[4] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[12];
  assign _010_[1] = _026_[20] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[28];
  assign _027_[4] = _010_[0] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _010_[1];
  assign _011_[0] = _026_[3] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[11];
  assign _011_[1] = _026_[19] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[27];
  assign _027_[3] = _011_[0] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _011_[1];
  assign _012_[0] = _026_[2] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[10];
  assign _012_[1] = _026_[18] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[26];
  assign _027_[2] = _012_[0] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _012_[1];
  assign _013_[0] = _026_[1] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[9];
  assign _013_[1] = _026_[17] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[25];
  assign _027_[1] = _013_[0] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _013_[1];
  assign _014_[0] = _026_[0] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[8];
  assign _014_[1] = _026_[16] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _026_[24];
  assign _027_[0] = _014_[0] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:441" *)  _014_[1];
  assign _015_[0] = _028_ |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *)  _029_;
  assign _015_[1] = _030_ |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *)  _031_;
  assign _032_ = _015_[0] |(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *)  _015_[1];
  assign _016_[0] = data_in[0] |(* src = "conv_32_8.v:15" *)  data_in[1];
  assign _016_[1] = data_in[2] |(* src = "conv_32_8.v:15" *)  data_in[3];
  assign _016_[2] = data_in[4] |(* src = "conv_32_8.v:15" *)  data_in[5];
  assign _016_[3] = data_in[6] |(* src = "conv_32_8.v:15" *)  data_in[7];
  assign _016_[4] = data_in[8] |(* src = "conv_32_8.v:15" *)  data_in[9];
  assign _016_[5] = data_in[10] |(* src = "conv_32_8.v:15" *)  data_in[11];
  assign _016_[6] = data_in[12] |(* src = "conv_32_8.v:15" *)  data_in[13];
  assign _016_[7] = data_in[14] |(* src = "conv_32_8.v:15" *)  data_in[15];
  assign _016_[8] = data_in[16] |(* src = "conv_32_8.v:15" *)  data_in[17];
  assign _016_[9] = data_in[18] |(* src = "conv_32_8.v:15" *)  data_in[19];
  assign _016_[10] = data_in[20] |(* src = "conv_32_8.v:15" *)  data_in[21];
  assign _016_[11] = data_in[22] |(* src = "conv_32_8.v:15" *)  data_in[23];
  assign _016_[12] = data_in[24] |(* src = "conv_32_8.v:15" *)  data_in[25];
  assign _016_[13] = data_in[26] |(* src = "conv_32_8.v:15" *)  data_in[27];
  assign _016_[14] = data_in[28] |(* src = "conv_32_8.v:15" *)  data_in[29];
  assign _016_[15] = data_in[30] |(* src = "conv_32_8.v:15" *)  data_in[31];
  assign _017_[0] = _016_[0] |(* src = "conv_32_8.v:15" *)  _016_[1];
  assign _017_[1] = _016_[2] |(* src = "conv_32_8.v:15" *)  _016_[3];
  assign _017_[2] = _016_[4] |(* src = "conv_32_8.v:15" *)  _016_[5];
  assign _017_[3] = _016_[6] |(* src = "conv_32_8.v:15" *)  _016_[7];
  assign _017_[4] = _016_[8] |(* src = "conv_32_8.v:15" *)  _016_[9];
  assign _017_[5] = _016_[10] |(* src = "conv_32_8.v:15" *)  _016_[11];
  assign _017_[6] = _016_[12] |(* src = "conv_32_8.v:15" *)  _016_[13];
  assign _017_[7] = _016_[14] |(* src = "conv_32_8.v:15" *)  _016_[15];
  assign _018_[0] = _017_[0] |(* src = "conv_32_8.v:15" *)  _017_[1];
  assign _018_[1] = _017_[2] |(* src = "conv_32_8.v:15" *)  _017_[3];
  assign _018_[2] = _017_[4] |(* src = "conv_32_8.v:15" *)  _017_[5];
  assign _018_[3] = _017_[6] |(* src = "conv_32_8.v:15" *)  _017_[7];
  assign _019_[0] = _018_[0] |(* src = "conv_32_8.v:15" *)  _018_[1];
  assign _019_[1] = _018_[2] |(* src = "conv_32_8.v:15" *)  _018_[3];
  assign _020_ = _019_[0] |(* src = "conv_32_8.v:15" *)  _019_[1];
  assign _021_ = contador[0] |(* src = "conv_32_8.v:22|conv_32_8.v:21" *)  contador[1];
  assign _028_ = ~(* src = "conv_32_8.v:25|conv_32_8.v:21" *) _023_;
  assign _029_ = ~(* src = "conv_32_8.v:24|conv_32_8.v:21" *) _024_;
  assign _030_ = ~(* src = "conv_32_8.v:23|conv_32_8.v:21" *) _025_;
  assign _031_ = ~(* src = "conv_32_8.v:22|conv_32_8.v:21" *) _021_;
  assign _004_[0] = valid_in ? (* src = "conv_32_8.v:20" *) _005_[0] : data_out[0];
  assign _004_[1] = valid_in ? (* src = "conv_32_8.v:20" *) _005_[1] : data_out[1];
  assign _004_[2] = valid_in ? (* src = "conv_32_8.v:20" *) _005_[2] : data_out[2];
  assign _004_[3] = valid_in ? (* src = "conv_32_8.v:20" *) _005_[3] : data_out[3];
  assign _004_[4] = valid_in ? (* src = "conv_32_8.v:20" *) _005_[4] : data_out[4];
  assign _004_[5] = valid_in ? (* src = "conv_32_8.v:20" *) _005_[5] : data_out[5];
  assign _004_[6] = valid_in ? (* src = "conv_32_8.v:20" *) _005_[6] : data_out[6];
  assign _004_[7] = valid_in ? (* src = "conv_32_8.v:20" *) _005_[7] : data_out[7];
  assign _003_[0] = valid_in ? (* src = "conv_32_8.v:20" *) _006_[0] : 1'h0;
  assign _003_[1] = valid_in ? (* src = "conv_32_8.v:20" *) _006_[1] : 1'h0;
  assign _000_[0] = _020_ ? (* src = "conv_32_8.v:15" *) _003_[0] : contador[0];
  assign _000_[1] = _020_ ? (* src = "conv_32_8.v:15" *) _003_[1] : contador[1];
  assign _001_[0] = _020_ ? (* src = "conv_32_8.v:15" *) _004_[0] : data_out[0];
  assign _001_[1] = _020_ ? (* src = "conv_32_8.v:15" *) _004_[1] : data_out[1];
  assign _001_[2] = _020_ ? (* src = "conv_32_8.v:15" *) _004_[2] : data_out[2];
  assign _001_[3] = _020_ ? (* src = "conv_32_8.v:15" *) _004_[3] : data_out[3];
  assign _001_[4] = _020_ ? (* src = "conv_32_8.v:15" *) _004_[4] : data_out[4];
  assign _001_[5] = _020_ ? (* src = "conv_32_8.v:15" *) _004_[5] : data_out[5];
  assign _001_[6] = _020_ ? (* src = "conv_32_8.v:15" *) _004_[6] : data_out[6];
  assign _001_[7] = _020_ ? (* src = "conv_32_8.v:15" *) _004_[7] : data_out[7];
  assign _002_ = _020_ ? (* src = "conv_32_8.v:15" *) valid_in : 1'h0;
  assign _005_[0] = _032_ ? (* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *) _027_[0] : 1'hx;
  assign _005_[1] = _032_ ? (* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *) _027_[1] : 1'hx;
  assign _005_[2] = _032_ ? (* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *) _027_[2] : 1'hx;
  assign _005_[3] = _032_ ? (* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *) _027_[3] : 1'hx;
  assign _005_[4] = _032_ ? (* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *) _027_[4] : 1'hx;
  assign _005_[5] = _032_ ? (* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *) _027_[5] : 1'hx;
  assign _005_[6] = _032_ ? (* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *) _027_[6] : 1'hx;
  assign _005_[7] = _032_ ? (* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:445" *) _027_[7] : 1'hx;
  (* src = "conv_32_8.v:14" *)
  always @(posedge clk_4f)
      data_out[0] <= _001_[0];
  (* src = "conv_32_8.v:14" *)
  always @(posedge clk_4f)
      data_out[1] <= _001_[1];
  (* src = "conv_32_8.v:14" *)
  always @(posedge clk_4f)
      data_out[2] <= _001_[2];
  (* src = "conv_32_8.v:14" *)
  always @(posedge clk_4f)
      data_out[3] <= _001_[3];
  (* src = "conv_32_8.v:14" *)
  always @(posedge clk_4f)
      data_out[4] <= _001_[4];
  (* src = "conv_32_8.v:14" *)
  always @(posedge clk_4f)
      data_out[5] <= _001_[5];
  (* src = "conv_32_8.v:14" *)
  always @(posedge clk_4f)
      data_out[6] <= _001_[6];
  (* src = "conv_32_8.v:14" *)
  always @(posedge clk_4f)
      data_out[7] <= _001_[7];
  (* src = "conv_32_8.v:14" *)
  always @(posedge clk_4f)
      valid_out <= _002_;
  (* src = "conv_32_8.v:14" *)
  always @(posedge clk_4f)
      contador[0] <= _000_[0];
  (* src = "conv_32_8.v:14" *)
  always @(posedge clk_4f)
      contador[1] <= _000_[1];
  assign _022_[1] = contador[1] ^(* src = "conv_32_8.v:24|conv_32_8.v:21" *)  1'h1;
  assign _026_[24] = data_in[24] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _031_;
  assign _026_[25] = data_in[25] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _031_;
  assign _026_[26] = data_in[26] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _031_;
  assign _026_[27] = data_in[27] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _031_;
  assign _026_[28] = data_in[28] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _031_;
  assign _026_[29] = data_in[29] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _031_;
  assign _026_[30] = data_in[30] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _031_;
  assign _026_[31] = data_in[31] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _031_;
  assign _026_[16] = data_in[16] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _030_;
  assign _026_[17] = data_in[17] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _030_;
  assign _026_[18] = data_in[18] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _030_;
  assign _026_[19] = data_in[19] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _030_;
  assign _026_[20] = data_in[20] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _030_;
  assign _026_[21] = data_in[21] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _030_;
  assign _026_[22] = data_in[22] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _030_;
  assign _026_[23] = data_in[23] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _030_;
  assign _026_[8] = data_in[8] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _029_;
  assign _026_[9] = data_in[9] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _029_;
  assign _026_[10] = data_in[10] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _029_;
  assign _026_[11] = data_in[11] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _029_;
  assign _026_[12] = data_in[12] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _029_;
  assign _026_[13] = data_in[13] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _029_;
  assign _026_[14] = data_in[14] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _029_;
  assign _026_[15] = data_in[15] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _029_;
  assign _026_[0] = data_in[0] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _028_;
  assign _026_[1] = data_in[1] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _028_;
  assign _026_[2] = data_in[2] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _028_;
  assign _026_[3] = data_in[3] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _028_;
  assign _026_[4] = data_in[4] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _028_;
  assign _026_[5] = data_in[5] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _028_;
  assign _026_[6] = data_in[6] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _028_;
  assign _026_[7] = data_in[7] &(* src = "conv_32_8.v:25|conv_32_8.v:21|<techmap.v>:434" *)  _028_;
  assign _006_[0] = contador[0] ^(* src = "conv_32_8.v:28|conv_8_32.v:22|<techmap.v>:262" *)  1'h1;
  assign _006_[1] = contador[1] ^(* src = "conv_32_8.v:28|conv_8_32.v:22|<techmap.v>:263" *)  contador[0];
  assign _006_[31:3] = 29'h00000000;
  assign _022_[0] = _006_[0];
endmodule

(* src = "conv_8_32.v:5" *)
module conv_8_32(clk_4f, valid_0, data_in, data_out, valid_out);
  (* src = "conv_8_32.v:13" *)
  wire [1:0] _000_;
  (* src = "conv_8_32.v:13" *)
  wire [31:0] _001_;
  (* src = "conv_8_32.v:13" *)
  wire [31:0] _002_;
  (* src = "conv_8_32.v:22" *)
  (* unused_bits = "2" *)
  wire [31:0] _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire [1:0] _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:432" *)
  wire [15:0] _016_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:428" *)
  wire [7:0] _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:432" *)
  wire [15:0] _022_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:428" *)
  wire [7:0] _023_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:432" *)
  wire [15:0] _024_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:428" *)
  wire [7:0] _025_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:432" *)
  wire [15:0] _026_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:428" *)
  wire [7:0] _027_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *)
  wire _028_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *)
  wire _029_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *)
  wire _030_;
  (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *)
  wire _031_;
  (* src = "conv_8_32.v:5" *)
  input clk_4f;
  (* init = 2'h0 *)
  (* src = "conv_8_32.v:11" *)
  reg [1:0] contador = 2'h0;
  (* src = "conv_8_32.v:7" *)
  input [7:0] data_in;
  (* src = "conv_8_32.v:8" *)
  output [31:0] data_out;
  reg [31:0] data_out;
  (* src = "conv_8_32.v:6" *)
  input valid_0;
  (* src = "conv_8_32.v:9" *)
  output valid_out;
  reg valid_out;
  assign _004_ = _008_ | _021_;
  assign _008_ = _020_ | _019_;
  assign _007_ = _008_ | _018_;
  assign _009_ = _020_ | _018_;
  assign _005_ = _009_ | _021_;
  assign _010_ = _019_ | _018_;
  assign _006_ = _010_ | _021_;
  assign _013_ = _003_[0] |(* src = "conv_8_32.v:19|conv_8_32.v:15" *)  _012_[1];
  assign _014_ = contador[0] |(* src = "conv_8_32.v:18|conv_8_32.v:15" *)  _012_[1];
  assign _015_ = _003_[0] |(* src = "conv_8_32.v:17|conv_8_32.v:15" *)  contador[1];
  assign _017_[3] = _016_[3] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _016_[11];
  assign _017_[7] = _016_[7] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _016_[15];
  assign _017_[6] = _016_[6] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _016_[14];
  assign _017_[5] = _016_[5] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _016_[13];
  assign _017_[4] = _016_[4] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _016_[12];
  assign _017_[2] = _016_[2] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _016_[10];
  assign _017_[1] = _016_[1] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _016_[9];
  assign _017_[0] = _016_[0] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _016_[8];
  assign _028_ = _007_ |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *)  _021_;
  assign _023_[3] = _022_[3] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _022_[11];
  assign _023_[7] = _022_[7] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _022_[15];
  assign _023_[6] = _022_[6] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _022_[14];
  assign _023_[5] = _022_[5] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _022_[13];
  assign _023_[4] = _022_[4] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _022_[12];
  assign _023_[2] = _022_[2] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _022_[10];
  assign _023_[1] = _022_[1] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _022_[9];
  assign _023_[0] = _022_[0] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _022_[8];
  assign _029_ = _018_ |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *)  _004_;
  assign _025_[3] = _024_[3] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _024_[11];
  assign _025_[7] = _024_[7] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _024_[15];
  assign _025_[6] = _024_[6] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _024_[14];
  assign _025_[5] = _024_[5] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _024_[13];
  assign _025_[4] = _024_[4] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _024_[12];
  assign _025_[2] = _024_[2] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _024_[10];
  assign _025_[1] = _024_[1] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _024_[9];
  assign _025_[0] = _024_[0] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _024_[8];
  assign _030_ = _005_ |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *)  _019_;
  assign _027_[3] = _026_[3] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _026_[11];
  assign _027_[7] = _026_[7] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _026_[15];
  assign _027_[6] = _026_[6] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _026_[14];
  assign _027_[5] = _026_[5] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _026_[13];
  assign _027_[4] = _026_[4] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _026_[12];
  assign _027_[2] = _026_[2] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _026_[10];
  assign _027_[1] = _026_[1] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _026_[9];
  assign _027_[0] = _026_[0] |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:441" *)  _026_[8];
  assign _031_ = _006_ |(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *)  _020_;
  assign _011_ = contador[0] |(* src = "conv_8_32.v:16|conv_8_32.v:15" *)  contador[1];
  assign _018_ = ~(* src = "conv_8_32.v:19|conv_8_32.v:15" *) _013_;
  assign _019_ = ~(* src = "conv_8_32.v:18|conv_8_32.v:15" *) _014_;
  assign _020_ = ~(* src = "conv_8_32.v:17|conv_8_32.v:15" *) _015_;
  assign _021_ = ~(* src = "conv_8_32.v:16|conv_8_32.v:15" *) _011_;
  assign _000_[0] = valid_0 ? (* src = "conv_8_32.v:14" *) _003_[0] : 1'h0;
  assign _000_[1] = valid_0 ? (* src = "conv_8_32.v:14" *) _003_[1] : 1'h0;
  assign _001_[0] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[0] : data_out[0];
  assign _001_[1] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[1] : data_out[1];
  assign _001_[2] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[2] : data_out[2];
  assign _001_[3] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[3] : data_out[3];
  assign _001_[4] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[4] : data_out[4];
  assign _001_[5] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[5] : data_out[5];
  assign _001_[6] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[6] : data_out[6];
  assign _001_[7] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[7] : data_out[7];
  assign _001_[8] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[8] : data_out[8];
  assign _001_[9] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[9] : data_out[9];
  assign _001_[10] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[10] : data_out[10];
  assign _001_[11] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[11] : data_out[11];
  assign _001_[12] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[12] : data_out[12];
  assign _001_[13] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[13] : data_out[13];
  assign _001_[14] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[14] : data_out[14];
  assign _001_[15] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[15] : data_out[15];
  assign _001_[16] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[16] : data_out[16];
  assign _001_[17] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[17] : data_out[17];
  assign _001_[18] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[18] : data_out[18];
  assign _001_[19] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[19] : data_out[19];
  assign _001_[20] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[20] : data_out[20];
  assign _001_[21] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[21] : data_out[21];
  assign _001_[22] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[22] : data_out[22];
  assign _001_[23] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[23] : data_out[23];
  assign _001_[24] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[24] : data_out[24];
  assign _001_[25] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[25] : data_out[25];
  assign _001_[26] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[26] : data_out[26];
  assign _001_[27] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[27] : data_out[27];
  assign _001_[28] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[28] : data_out[28];
  assign _001_[29] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[29] : data_out[29];
  assign _001_[30] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[30] : data_out[30];
  assign _001_[31] = valid_0 ? (* src = "conv_8_32.v:14" *) _002_[31] : data_out[31];
  assign _002_[24] = _028_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _017_[0] : 1'hx;
  assign _002_[25] = _028_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _017_[1] : 1'hx;
  assign _002_[26] = _028_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _017_[2] : 1'hx;
  assign _002_[27] = _028_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _017_[3] : 1'hx;
  assign _002_[28] = _028_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _017_[4] : 1'hx;
  assign _002_[29] = _028_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _017_[5] : 1'hx;
  assign _002_[30] = _028_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _017_[6] : 1'hx;
  assign _002_[31] = _028_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _017_[7] : 1'hx;
  assign _002_[0] = _029_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _023_[0] : 1'hx;
  assign _002_[1] = _029_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _023_[1] : 1'hx;
  assign _002_[2] = _029_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _023_[2] : 1'hx;
  assign _002_[3] = _029_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _023_[3] : 1'hx;
  assign _002_[4] = _029_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _023_[4] : 1'hx;
  assign _002_[5] = _029_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _023_[5] : 1'hx;
  assign _002_[6] = _029_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _023_[6] : 1'hx;
  assign _002_[7] = _029_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _023_[7] : 1'hx;
  assign _002_[8] = _030_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _025_[0] : 1'hx;
  assign _002_[9] = _030_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _025_[1] : 1'hx;
  assign _002_[10] = _030_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _025_[2] : 1'hx;
  assign _002_[11] = _030_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _025_[3] : 1'hx;
  assign _002_[12] = _030_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _025_[4] : 1'hx;
  assign _002_[13] = _030_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _025_[5] : 1'hx;
  assign _002_[14] = _030_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _025_[6] : 1'hx;
  assign _002_[15] = _030_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _025_[7] : 1'hx;
  assign _002_[16] = _031_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _027_[0] : 1'hx;
  assign _002_[17] = _031_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _027_[1] : 1'hx;
  assign _002_[18] = _031_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _027_[2] : 1'hx;
  assign _002_[19] = _031_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _027_[3] : 1'hx;
  assign _002_[20] = _031_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _027_[4] : 1'hx;
  assign _002_[21] = _031_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _027_[5] : 1'hx;
  assign _002_[22] = _031_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _027_[6] : 1'hx;
  assign _002_[23] = _031_ ? (* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:445" *) _027_[7] : 1'hx;
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[0] <= _001_[0];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[1] <= _001_[1];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[2] <= _001_[2];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[3] <= _001_[3];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[4] <= _001_[4];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[5] <= _001_[5];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[6] <= _001_[6];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[7] <= _001_[7];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[8] <= _001_[8];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[9] <= _001_[9];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[10] <= _001_[10];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[11] <= _001_[11];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[12] <= _001_[12];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[13] <= _001_[13];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[14] <= _001_[14];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[15] <= _001_[15];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[16] <= _001_[16];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[17] <= _001_[17];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[18] <= _001_[18];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[19] <= _001_[19];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[20] <= _001_[20];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[21] <= _001_[21];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[22] <= _001_[22];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[23] <= _001_[23];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[24] <= _001_[24];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[25] <= _001_[25];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[26] <= _001_[26];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[27] <= _001_[27];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[28] <= _001_[28];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[29] <= _001_[29];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[30] <= _001_[30];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      data_out[31] <= _001_[31];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      valid_out <= valid_0;
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      contador[0] <= _000_[0];
  (* src = "conv_8_32.v:13" *)
  always @(posedge clk_4f)
      contador[1] <= _000_[1];
  assign _012_[1] = contador[1] ^(* src = "conv_8_32.v:18|conv_8_32.v:15" *)  1'h1;
  assign _016_[8] = data_in[0] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _021_;
  assign _016_[9] = data_in[1] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _021_;
  assign _016_[10] = data_in[2] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _021_;
  assign _016_[11] = data_in[3] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _021_;
  assign _016_[12] = data_in[4] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _021_;
  assign _016_[13] = data_in[5] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _021_;
  assign _016_[14] = data_in[6] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _021_;
  assign _016_[15] = data_in[7] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _021_;
  assign _016_[0] = data_out[24] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _007_;
  assign _016_[1] = data_out[25] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _007_;
  assign _016_[2] = data_out[26] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _007_;
  assign _016_[3] = data_out[27] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _007_;
  assign _016_[4] = data_out[28] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _007_;
  assign _016_[5] = data_out[29] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _007_;
  assign _016_[6] = data_out[30] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _007_;
  assign _016_[7] = data_out[31] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _007_;
  assign _022_[8] = data_out[0] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _004_;
  assign _022_[9] = data_out[1] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _004_;
  assign _022_[10] = data_out[2] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _004_;
  assign _022_[11] = data_out[3] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _004_;
  assign _022_[12] = data_out[4] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _004_;
  assign _022_[13] = data_out[5] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _004_;
  assign _022_[14] = data_out[6] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _004_;
  assign _022_[15] = data_out[7] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _004_;
  assign _022_[0] = data_in[0] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _018_;
  assign _022_[1] = data_in[1] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _018_;
  assign _022_[2] = data_in[2] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _018_;
  assign _022_[3] = data_in[3] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _018_;
  assign _022_[4] = data_in[4] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _018_;
  assign _022_[5] = data_in[5] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _018_;
  assign _022_[6] = data_in[6] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _018_;
  assign _022_[7] = data_in[7] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _018_;
  assign _024_[8] = data_in[0] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _019_;
  assign _024_[9] = data_in[1] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _019_;
  assign _024_[10] = data_in[2] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _019_;
  assign _024_[11] = data_in[3] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _019_;
  assign _024_[12] = data_in[4] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _019_;
  assign _024_[13] = data_in[5] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _019_;
  assign _024_[14] = data_in[6] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _019_;
  assign _024_[15] = data_in[7] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _019_;
  assign _024_[0] = data_out[8] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _005_;
  assign _024_[1] = data_out[9] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _005_;
  assign _024_[2] = data_out[10] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _005_;
  assign _024_[3] = data_out[11] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _005_;
  assign _024_[4] = data_out[12] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _005_;
  assign _024_[5] = data_out[13] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _005_;
  assign _024_[6] = data_out[14] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _005_;
  assign _024_[7] = data_out[15] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _005_;
  assign _026_[8] = data_in[0] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _020_;
  assign _026_[9] = data_in[1] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _020_;
  assign _026_[10] = data_in[2] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _020_;
  assign _026_[11] = data_in[3] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _020_;
  assign _026_[12] = data_in[4] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _020_;
  assign _026_[13] = data_in[5] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _020_;
  assign _026_[14] = data_in[6] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _020_;
  assign _026_[15] = data_in[7] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _020_;
  assign _026_[0] = data_out[16] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _006_;
  assign _026_[1] = data_out[17] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _006_;
  assign _026_[2] = data_out[18] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _006_;
  assign _026_[3] = data_out[19] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _006_;
  assign _026_[4] = data_out[20] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _006_;
  assign _026_[5] = data_out[21] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _006_;
  assign _026_[6] = data_out[22] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _006_;
  assign _026_[7] = data_out[23] &(* src = "conv_8_32.v:19|conv_8_32.v:15|<techmap.v>:434" *)  _006_;
  assign _003_[1] = contador[1] ^(* src = "conv_8_32.v:22|<techmap.v>:263" *)  contador[0];
  assign _003_[0] = contador[0] ^(* src = "conv_8_32.v:22|<techmap.v>:262" *)  1'h1;
  assign _003_[31:3] = 29'h00000000;
  assign _012_[0] = _003_[0];
endmodule

(* src = "paralelo_serial.v:6" *)
module paralelo_serial(clk_4f, clk_32f, valid_in, data_in, data_out);
  (* src = "paralelo_serial.v:34" *)
  wire [2:0] _000_;
  (* src = "paralelo_serial.v:21" *)
  wire [7:0] _001_;
  (* src = "paralelo_serial.v:34" *)
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire [3:0] _007_;
  wire [1:0] _008_;
  wire [3:0] _009_;
  wire [1:0] _010_;
  wire _011_;
  wire [2:0] _012_;
  wire [2:0] _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  (* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:432" *)
  wire [7:0] _021_;
  (* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:428" *)
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  (* src = "paralelo_serial.v:47|serial_paralelo.v:52|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2" *)
  wire [31:0] _031_;
  (* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:445" *)
  wire _032_;
  (* src = "paralelo_serial.v:8" *)
  input clk_32f;
  (* src = "paralelo_serial.v:7" *)
  input clk_4f;
  (* init = 3'h0 *)
  (* src = "paralelo_serial.v:19" *)
  reg [2:0] contador = 3'h0;
  (* src = "paralelo_serial.v:18" *)
  reg [7:0] data2send;
  (* src = "paralelo_serial.v:10" *)
  input [7:0] data_in;
  (* init = 1'h0 *)
  (* src = "paralelo_serial.v:11" *)
  output data_out;
  reg data_out = 1'h0;
  (* src = "paralelo_serial.v:9" *)
  input valid_in;
  assign _014_ = _003_ |(* src = "paralelo_serial.v:41|paralelo_serial.v:35" *)  contador[2];
  assign _015_ = _004_ |(* src = "paralelo_serial.v:43|paralelo_serial.v:35" *)  _013_[2];
  assign _016_ = _005_ |(* src = "paralelo_serial.v:42|paralelo_serial.v:35" *)  contador[2];
  assign _017_ = _006_ |(* src = "paralelo_serial.v:40|paralelo_serial.v:35" *)  contador[2];
  assign _005_ = _000_[0] |(* src = "paralelo_serial.v:38|paralelo_serial.v:35" *)  _012_[1];
  assign _018_ = _005_ |(* src = "paralelo_serial.v:38|paralelo_serial.v:35" *)  _013_[2];
  assign _003_ = contador[0] |(* src = "paralelo_serial.v:37|paralelo_serial.v:35" *)  _012_[1];
  assign _019_ = _003_ |(* src = "paralelo_serial.v:37|paralelo_serial.v:35" *)  _013_[2];
  assign _006_ = _000_[0] |(* src = "paralelo_serial.v:36|paralelo_serial.v:35" *)  contador[1];
  assign _020_ = _006_ |(* src = "paralelo_serial.v:36|paralelo_serial.v:35" *)  _013_[2];
  assign _007_[0] = _021_[0] |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:441" *)  _021_[1];
  assign _007_[1] = _021_[2] |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:441" *)  _021_[3];
  assign _007_[2] = _021_[4] |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:441" *)  _021_[5];
  assign _007_[3] = _021_[6] |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:441" *)  _021_[7];
  assign _008_[0] = _007_[0] |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:441" *)  _007_[1];
  assign _008_[1] = _007_[2] |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:441" *)  _007_[3];
  assign _022_ = _008_[0] |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:441" *)  _008_[1];
  assign _009_[0] = _023_ |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:445" *)  _024_;
  assign _009_[1] = _025_ |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:445" *)  _026_;
  assign _009_[2] = _027_ |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:445" *)  _028_;
  assign _009_[3] = _029_ |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:445" *)  _030_;
  assign _010_[0] = _009_[0] |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:445" *)  _009_[1];
  assign _010_[1] = _009_[2] |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:445" *)  _009_[3];
  assign _032_ = _010_[0] |(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:445" *)  _010_[1];
  assign _004_ = contador[0] |(* src = "paralelo_serial.v:39|paralelo_serial.v:35" *)  contador[1];
  assign _011_ = _004_ |(* src = "paralelo_serial.v:39|paralelo_serial.v:35" *)  contador[2];
  assign _025_ = ~(* src = "paralelo_serial.v:41|paralelo_serial.v:35" *) _014_;
  assign _023_ = ~(* src = "paralelo_serial.v:43|paralelo_serial.v:35" *) _015_;
  assign _024_ = ~(* src = "paralelo_serial.v:42|paralelo_serial.v:35" *) _016_;
  assign _026_ = ~(* src = "paralelo_serial.v:40|paralelo_serial.v:35" *) _017_;
  assign _027_ = ~(* src = "paralelo_serial.v:39|paralelo_serial.v:35" *) _011_;
  assign _028_ = ~(* src = "paralelo_serial.v:38|paralelo_serial.v:35" *) _018_;
  assign _029_ = ~(* src = "paralelo_serial.v:37|paralelo_serial.v:35" *) _019_;
  assign _030_ = ~(* src = "paralelo_serial.v:36|paralelo_serial.v:35" *) _020_;
  assign _001_[0] = valid_in ? (* src = "paralelo_serial.v:26" *) data_in[0] : 1'h0;
  assign _001_[1] = valid_in ? (* src = "paralelo_serial.v:26" *) data_in[1] : 1'h0;
  assign _001_[2] = valid_in ? (* src = "paralelo_serial.v:26" *) data_in[2] : 1'h1;
  assign _001_[3] = valid_in ? (* src = "paralelo_serial.v:26" *) data_in[3] : 1'h1;
  assign _001_[4] = valid_in ? (* src = "paralelo_serial.v:26" *) data_in[4] : 1'h1;
  assign _001_[5] = valid_in ? (* src = "paralelo_serial.v:26" *) data_in[5] : 1'h1;
  assign _001_[6] = valid_in ? (* src = "paralelo_serial.v:26" *) data_in[6] : 1'h0;
  assign _001_[7] = valid_in ? (* src = "paralelo_serial.v:26" *) data_in[7] : 1'h1;
  assign _002_ = _032_ ? (* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:445" *) _022_ : 1'hx;
  (* src = "paralelo_serial.v:34" *)
  always @(posedge clk_32f)
      data_out <= _002_;
  (* src = "paralelo_serial.v:34" *)
  always @(posedge clk_32f)
      contador[0] <= _000_[0];
  (* src = "paralelo_serial.v:34" *)
  always @(posedge clk_32f)
      contador[1] <= _000_[1];
  (* src = "paralelo_serial.v:34" *)
  always @(posedge clk_32f)
      contador[2] <= _000_[2];
  (* src = "paralelo_serial.v:21" *)
  always @(posedge clk_4f)
      data2send[0] <= _001_[0];
  (* src = "paralelo_serial.v:21" *)
  always @(posedge clk_4f)
      data2send[1] <= _001_[1];
  (* src = "paralelo_serial.v:21" *)
  always @(posedge clk_4f)
      data2send[2] <= _001_[2];
  (* src = "paralelo_serial.v:21" *)
  always @(posedge clk_4f)
      data2send[3] <= _001_[3];
  (* src = "paralelo_serial.v:21" *)
  always @(posedge clk_4f)
      data2send[4] <= _001_[4];
  (* src = "paralelo_serial.v:21" *)
  always @(posedge clk_4f)
      data2send[5] <= _001_[5];
  (* src = "paralelo_serial.v:21" *)
  always @(posedge clk_4f)
      data2send[6] <= _001_[6];
  (* src = "paralelo_serial.v:21" *)
  always @(posedge clk_4f)
      data2send[7] <= _001_[7];
  assign _012_[1] = contador[1] ^(* src = "paralelo_serial.v:37|paralelo_serial.v:35" *)  1'h1;
  assign _000_[0] = contador[0] ^(* src = "paralelo_serial.v:36|paralelo_serial.v:35" *)  1'h1;
  assign _013_[2] = contador[2] ^(* src = "paralelo_serial.v:36|paralelo_serial.v:35" *)  1'h1;
  assign _021_[7] = data2send[7] &(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:434" *)  _030_;
  assign _021_[6] = data2send[6] &(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:434" *)  _029_;
  assign _021_[5] = data2send[5] &(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:434" *)  _028_;
  assign _021_[4] = data2send[4] &(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:434" *)  _027_;
  assign _021_[3] = data2send[3] &(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:434" *)  _026_;
  assign _021_[2] = data2send[2] &(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:434" *)  _025_;
  assign _021_[1] = data2send[1] &(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:434" *)  _024_;
  assign _021_[0] = data2send[0] &(* src = "paralelo_serial.v:43|paralelo_serial.v:35|<techmap.v>:434" *)  _023_;
  assign _000_[1] = contador[1] ^(* src = "paralelo_serial.v:47|serial_paralelo.v:52|<techmap.v>:263" *)  contador[0];
  assign _000_[2] = contador[2] ^(* src = "paralelo_serial.v:47|serial_paralelo.v:52|<techmap.v>:263" *)  _031_[1];
  assign _031_[1] = contador[1] &(* src = "paralelo_serial.v:47|serial_paralelo.v:52|<techmap.v>:260|<techmap.v>:221" *)  contador[0];
  assign { _012_[2], _012_[0] } = { contador[2], contador[0] };
  assign _013_[1:0] = contador[1:0];
  assign { _031_[31:3], _031_[0] } = { 29'h00000000, contador[0] };
endmodule

(* top =  1  *)
(* src = "phy.v:9" *)
module phy(data_in, valid_in, clk_32f, data_out, valid_out);
  (* src = "phy.v:11" *)
  input clk_32f;
  (* src = "phy.v:9" *)
  input [31:0] data_in;
  (* src = "phy.v:12" *)
  output [31:0] data_out;
  (* src = "phy.v:16" *)
  wire phy_tx_out_0;
  (* src = "phy.v:16" *)
  wire phy_tx_out_1;
  (* src = "phy.v:10" *)
  input valid_in;
  (* src = "phy.v:13" *)
  output valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "phy.v:27" *)
  phy_rx phy_rx (
    .clk_32f(clk_32f),
    .data_out(data_out),
    .phy_tx_out_0(phy_tx_out_0),
    .phy_tx_out_1(phy_tx_out_1),
    .valid_out(valid_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "phy.v:18" *)
  phy_tx phy_tx (
    .clk_32f(clk_32f),
    .data_in(data_in),
    .phy_tx_out_0(phy_tx_out_0),
    .phy_tx_out_1(phy_tx_out_1),
    .valid_in(valid_in)
  );
endmodule

(* src = "phy_rx.v:10" *)
module phy_rx(phy_tx_out_0, phy_tx_out_1, clk_32f, data_out, valid_out);
  (* src = "phy_rx.v:17" *)
  wire clk_2f;
  (* src = "phy_rx.v:12" *)
  input clk_32f;
  (* src = "phy_rx.v:17" *)
  wire clk_4f;
  (* src = "phy_rx.v:31" *)
  wire clk_f;
  (* src = "phy_rx.v:25" *)
  wire conv_8_32_valid_0;
  (* src = "phy_rx.v:25" *)
  wire conv_8_32_valid_1;
  (* src = "phy_rx.v:13" *)
  output [31:0] data_out;
  (* src = "phy_rx.v:26" *)
  wire [31:0] lane_0;
  (* src = "phy_rx.v:27" *)
  wire [31:0] lane_1;
  (* src = "phy_rx.v:21" *)
  wire [7:0] paralelo_0;
  (* src = "phy_rx.v:22" *)
  wire [7:0] paralelo_1;
  (* src = "phy_rx.v:10" *)
  input phy_tx_out_0;
  (* src = "phy_rx.v:11" *)
  input phy_tx_out_1;
  (* src = "phy_rx.v:20" *)
  wire valid_0;
  (* src = "phy_rx.v:20" *)
  wire valid_1;
  (* src = "phy_rx.v:14" *)
  output valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "phy_rx.v:73" *)
  byte_unstriping byte_unstriping (
    .clk_2f(clk_2f),
    .clk_f(clk_f),
    .data_out(data_out),
    .lane_0(lane_0),
    .lane_1(lane_1),
    .valid_0(conv_8_32_valid_0),
    .valid_1(conv_8_32_valid_1),
    .valid_out(valid_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "phy_rx.v:29" *)
  clock_generator clock_generator (
    .clk_2f(clk_2f),
    .clk_32f(clk_32f),
    .clk_4f(clk_4f),
    .clk_f(clk_f)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "phy_rx.v:55" *)
  conv_8_32 conv_0 (
    .clk_4f(clk_4f),
    .data_in(paralelo_0),
    .data_out(lane_0),
    .valid_0(valid_0),
    .valid_out(conv_8_32_valid_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "phy_rx.v:64" *)
  conv_8_32 conv_1 (
    .clk_4f(clk_4f),
    .data_in(paralelo_1),
    .data_out(lane_1),
    .valid_0(valid_1),
    .valid_out(conv_8_32_valid_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "phy_rx.v:37" *)
  serial_paralelo sign_0 (
    .clk_32f(clk_32f),
    .clk_4f(clk_4f),
    .data_in(phy_tx_out_0),
    .data_out(paralelo_0),
    .valid_out(valid_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "phy_rx.v:46" *)
  serial_paralelo sign_1 (
    .clk_32f(clk_32f),
    .clk_4f(clk_4f),
    .data_in(phy_tx_out_1),
    .data_out(paralelo_1),
    .valid_out(valid_1)
  );
endmodule

(* src = "phy_tx.v:10" *)
module phy_tx(data_in, valid_in, clk_32f, phy_tx_out_0, phy_tx_out_1);
  (* src = "phy_tx.v:17" *)
  wire clk_2f;
  (* src = "phy_tx.v:12" *)
  input clk_32f;
  (* src = "phy_tx.v:17" *)
  wire clk_4f;
  (* src = "phy_tx.v:31" *)
  (* unused_bits = "0" *)
  wire clk_f;
  (* src = "phy_tx.v:25" *)
  wire [7:0] conv_32_8_out_0;
  (* src = "phy_tx.v:27" *)
  wire [7:0] conv_32_8_out_1;
  (* src = "phy_tx.v:26" *)
  wire conv_32_8_valid_0;
  (* src = "phy_tx.v:26" *)
  wire conv_32_8_valid_1;
  (* src = "phy_tx.v:10" *)
  input [31:0] data_in;
  (* src = "phy_tx.v:21" *)
  wire [31:0] lane_0;
  (* src = "phy_tx.v:22" *)
  wire [31:0] lane_1;
  (* src = "phy_tx.v:13" *)
  output phy_tx_out_0;
  (* src = "phy_tx.v:14" *)
  output phy_tx_out_1;
  (* src = "phy_tx.v:20" *)
  wire valid_0;
  (* src = "phy_tx.v:20" *)
  wire valid_1;
  (* src = "phy_tx.v:11" *)
  input valid_in;
  (* module_not_derived = 32'd1 *)
  (* src = "phy_tx.v:37" *)
  byte_striping byte_striping (
    .clk_2f(clk_2f),
    .data_in(data_in),
    .lane_0(lane_0),
    .lane_1(lane_1),
    .valid_0(valid_0),
    .valid_1(valid_1),
    .valid_in(valid_in)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "phy_tx.v:29" *)
  clock_generator clock_generator (
    .clk_2f(clk_2f),
    .clk_32f(clk_32f),
    .clk_4f(clk_4f),
    .clk_f(clk_f)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "phy_tx.v:48" *)
  conv_32_8 conv_0 (
    .clk_4f(clk_4f),
    .data_in(lane_0),
    .data_out(conv_32_8_out_0),
    .valid_in(valid_0),
    .valid_out(conv_32_8_valid_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "phy_tx.v:57" *)
  conv_32_8 conv_1 (
    .clk_4f(clk_4f),
    .data_in(lane_1),
    .data_out(conv_32_8_out_1),
    .valid_in(valid_1),
    .valid_out(conv_32_8_valid_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "phy_tx.v:66" *)
  paralelo_serial sign_0 (
    .clk_32f(clk_32f),
    .clk_4f(clk_4f),
    .data_in(conv_32_8_out_0),
    .data_out(phy_tx_out_0),
    .valid_in(conv_32_8_valid_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "phy_tx.v:75" *)
  paralelo_serial sign_1 (
    .clk_32f(clk_32f),
    .clk_4f(clk_4f),
    .data_in(conv_32_8_out_1),
    .data_out(phy_tx_out_1),
    .valid_in(conv_32_8_valid_1)
  );
endmodule

(* src = "serial_paralelo.v:14" *)
module serial_paralelo(data_in, clk_32f, clk_4f, data_out, valid_out);
  (* src = "serial_paralelo.v:38" *)
  wire [7:0] _000_;
  (* src = "serial_paralelo.v:56" *)
  wire [7:0] _001_;
  (* src = "serial_paralelo.v:38" *)
  wire [2:0] _002_;
  (* src = "serial_paralelo.v:56" *)
  wire [31:0] _003_;
  (* src = "serial_paralelo.v:56" *)
  wire [31:0] _004_;
  (* src = "serial_paralelo.v:56" *)
  wire [7:0] _005_;
  (* src = "serial_paralelo.v:56" *)
  wire _006_;
  (* src = "serial_paralelo.v:105" *)
  wire [31:0] _007_;
  (* src = "serial_paralelo.v:90" *)
  wire [31:0] _008_;
  wire [3:0] _009_;
  wire [1:0] _010_;
  wire [15:0] _011_;
  wire [7:0] _012_;
  wire [3:0] _013_;
  wire [1:0] _014_;
  wire [3:0] _015_;
  wire [1:0] _016_;
  wire [15:0] _017_;
  wire [7:0] _018_;
  wire [3:0] _019_;
  wire [1:0] _020_;
  wire [15:0] _021_;
  wire [7:0] _022_;
  wire [3:0] _023_;
  wire [1:0] _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire [7:0] _030_;
  wire [31:0] _031_;
  wire [7:0] _032_;
  wire [31:0] _033_;
  wire [2:0] _034_;
  wire [2:0] _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  (* src = "serial_paralelo.v:60" *)
  wire _047_;
  (* src = "serial_paralelo.v:60" *)
  wire _048_;
  (* src = "serial_paralelo.v:73" *)
  wire _049_;
  (* src = "serial_paralelo.v:60" *)
  wire _050_;
  (* src = "serial_paralelo.v:73" *)
  wire _051_;
  (* src = "serial_paralelo.v:84" *)
  wire _052_;
  (* src = "serial_paralelo.v:84" *)
  wire _053_;
  (* src = "serial_paralelo.v:73" *)
  wire _054_;
  wire [31:0] _055_;
  wire [31:0] _056_;
  wire [31:0] _057_;
  wire [31:0] _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire [7:0] _062_;
  wire [7:0] _063_;
  wire [7:0] _064_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "31" *)
  wire [31:0] _065_;
  (* src = "serial_paralelo.v:52|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2" *)
  wire [31:0] _066_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "31" *)
  wire [31:0] _067_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _068_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 28" *)
  wire [31:0] _069_;
  wire [31:0] _070_;
  wire _071_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _072_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _073_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _074_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _075_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _076_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _077_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _078_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _079_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _080_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _081_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _082_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _083_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _084_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _085_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _086_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _087_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _088_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _089_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _090_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _091_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _092_;
  (* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _093_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _094_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _095_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _096_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _097_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _098_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _099_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _100_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _101_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _102_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _103_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _104_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _105_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _106_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _107_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _108_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _109_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _110_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _111_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _112_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _113_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _114_;
  (* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)
  wire _115_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _116_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _117_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _118_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _119_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _120_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _121_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _122_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _123_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _124_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _125_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _126_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _127_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _128_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _129_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _130_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _131_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _132_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _133_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _134_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _135_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _136_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _137_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _138_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _139_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _140_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _141_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _142_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _143_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _144_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _145_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _146_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _147_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _148_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _149_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _150_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _151_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _152_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _153_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _154_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _155_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _156_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _157_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _158_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _159_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _160_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _161_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _162_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _163_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _164_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _165_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _166_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _167_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _168_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _169_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _170_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)
  wire _171_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)
  wire _172_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)
  wire _173_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)
  wire _174_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)
  wire _175_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _176_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _177_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _178_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _179_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _180_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _181_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _182_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _183_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _184_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _185_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _186_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _187_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _188_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _189_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _190_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _191_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _192_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _193_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _194_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _195_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _196_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _197_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _198_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _199_;
  (* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)
  wire _200_;
  (* src = "serial_paralelo.v:28" *)
  wire active;
  (* init = 8'h00 *)
  (* src = "serial_paralelo.v:26" *)
  reg [7:0] buffer = 8'h00;
  (* src = "serial_paralelo.v:27" *)
  reg [7:0] buffer_pasado;
  (* src = "serial_paralelo.v:18" *)
  input clk_32f;
  (* src = "serial_paralelo.v:19" *)
  input clk_4f;
  (* init = 32'd0 *)
  (* src = "serial_paralelo.v:29" *)
  reg [31:0] contador = 32'd0;
  (* init = 3'h0 *)
  (* src = "serial_paralelo.v:30" *)
  reg [2:0] contador2 = 3'h0;
  (* init = 32'd0 *)
  (* src = "serial_paralelo.v:31" *)
  reg [31:0] contador_BC = 32'd0;
  (* src = "serial_paralelo.v:17" *)
  input data_in;
  (* init = 8'h00 *)
  (* src = "serial_paralelo.v:22" *)
  output [7:0] data_out;
  reg [7:0] data_out = 8'h00;
  (* init = 1'h0 *)
  (* src = "serial_paralelo.v:23" *)
  output valid_out;
  reg valid_out = 1'h0;
  assign _011_[0] = contador_BC[0] |(* src = "serial_paralelo.v:60" *)  contador_BC[1];
  assign _011_[1] = _031_[2] |(* src = "serial_paralelo.v:60" *)  contador_BC[3];
  assign _011_[2] = contador_BC[4] |(* src = "serial_paralelo.v:60" *)  contador_BC[5];
  assign _011_[3] = contador_BC[6] |(* src = "serial_paralelo.v:60" *)  contador_BC[7];
  assign _011_[4] = contador_BC[8] |(* src = "serial_paralelo.v:60" *)  contador_BC[9];
  assign _011_[5] = contador_BC[10] |(* src = "serial_paralelo.v:60" *)  contador_BC[11];
  assign _011_[6] = contador_BC[12] |(* src = "serial_paralelo.v:60" *)  contador_BC[13];
  assign _011_[7] = contador_BC[14] |(* src = "serial_paralelo.v:60" *)  contador_BC[15];
  assign _011_[8] = contador_BC[16] |(* src = "serial_paralelo.v:60" *)  contador_BC[17];
  assign _011_[9] = contador_BC[18] |(* src = "serial_paralelo.v:60" *)  contador_BC[19];
  assign _011_[10] = contador_BC[20] |(* src = "serial_paralelo.v:60" *)  contador_BC[21];
  assign _011_[11] = contador_BC[22] |(* src = "serial_paralelo.v:60" *)  contador_BC[23];
  assign _011_[12] = contador_BC[24] |(* src = "serial_paralelo.v:60" *)  contador_BC[25];
  assign _011_[13] = contador_BC[26] |(* src = "serial_paralelo.v:60" *)  contador_BC[27];
  assign _011_[14] = contador_BC[28] |(* src = "serial_paralelo.v:60" *)  contador_BC[29];
  assign _011_[15] = contador_BC[30] |(* src = "serial_paralelo.v:60" *)  contador_BC[31];
  assign _012_[0] = _011_[0] |(* src = "serial_paralelo.v:60" *)  _011_[1];
  assign _012_[1] = _011_[2] |(* src = "serial_paralelo.v:60" *)  _011_[3];
  assign _012_[2] = _011_[4] |(* src = "serial_paralelo.v:60" *)  _011_[5];
  assign _012_[3] = _011_[6] |(* src = "serial_paralelo.v:60" *)  _011_[7];
  assign _012_[4] = _011_[8] |(* src = "serial_paralelo.v:60" *)  _011_[9];
  assign _012_[5] = _011_[10] |(* src = "serial_paralelo.v:60" *)  _011_[11];
  assign _012_[6] = _011_[12] |(* src = "serial_paralelo.v:60" *)  _011_[13];
  assign _012_[7] = _011_[14] |(* src = "serial_paralelo.v:60" *)  _011_[15];
  assign _013_[0] = _012_[0] |(* src = "serial_paralelo.v:60" *)  _012_[1];
  assign _013_[1] = _012_[2] |(* src = "serial_paralelo.v:60" *)  _012_[3];
  assign _013_[2] = _012_[4] |(* src = "serial_paralelo.v:60" *)  _012_[5];
  assign _013_[3] = _012_[6] |(* src = "serial_paralelo.v:60" *)  _012_[7];
  assign _014_[0] = _013_[0] |(* src = "serial_paralelo.v:60" *)  _013_[1];
  assign _014_[1] = _013_[2] |(* src = "serial_paralelo.v:60" *)  _013_[3];
  assign _036_ = _014_[0] |(* src = "serial_paralelo.v:60" *)  _014_[1];
  assign _015_[0] = buffer_pasado[0] |(* src = "serial_paralelo.v:73" *)  buffer_pasado[1];
  assign _015_[1] = _032_[2] |(* src = "serial_paralelo.v:73" *)  _032_[3];
  assign _015_[2] = _032_[4] |(* src = "serial_paralelo.v:73" *)  _032_[5];
  assign _015_[3] = buffer_pasado[6] |(* src = "serial_paralelo.v:73" *)  _032_[7];
  assign _016_[0] = _015_[0] |(* src = "serial_paralelo.v:73" *)  _015_[1];
  assign _016_[1] = _015_[2] |(* src = "serial_paralelo.v:73" *)  _015_[3];
  assign _054_ = _016_[0] |(* src = "serial_paralelo.v:73" *)  _016_[1];
  assign _009_[0] = buffer[0] |(* src = "serial_paralelo.v:84" *)  buffer[1];
  assign _009_[1] = _030_[2] |(* src = "serial_paralelo.v:84" *)  _030_[3];
  assign _009_[2] = _030_[4] |(* src = "serial_paralelo.v:84" *)  _030_[5];
  assign _009_[3] = buffer[6] |(* src = "serial_paralelo.v:84" *)  _030_[7];
  assign _010_[0] = _009_[0] |(* src = "serial_paralelo.v:84" *)  _009_[1];
  assign _010_[1] = _009_[2] |(* src = "serial_paralelo.v:84" *)  _009_[3];
  assign _037_ = _010_[0] |(* src = "serial_paralelo.v:84" *)  _010_[1];
  assign _017_[0] = _007_[0] |(* src = "serial_paralelo.v:93" *)  contador[1];
  assign _017_[1] = contador[2] |(* src = "serial_paralelo.v:93" *)  contador[3];
  assign _018_[0] = _017_[0] |(* src = "serial_paralelo.v:93" *)  _017_[1];
  assign _019_[0] = _018_[0] |(* src = "serial_paralelo.v:93" *)  _018_[1];
  assign _020_[0] = _019_[0] |(* src = "serial_paralelo.v:93" *)  _019_[1];
  assign _038_ = _020_[0] |(* src = "serial_paralelo.v:93" *)  _020_[1];
  assign _020_[1] = _019_[2] |(* src = "serial_paralelo.v:98" *)  _019_[3];
  assign _021_[0] = _007_[0] |(* src = "serial_paralelo.v:103" *)  _033_[1];
  assign _021_[1] = _033_[2] |(* src = "serial_paralelo.v:103" *)  contador[3];
  assign _017_[2] = contador[4] |(* src = "serial_paralelo.v:103" *)  contador[5];
  assign _017_[3] = contador[6] |(* src = "serial_paralelo.v:103" *)  contador[7];
  assign _017_[4] = contador[8] |(* src = "serial_paralelo.v:103" *)  contador[9];
  assign _017_[5] = contador[10] |(* src = "serial_paralelo.v:103" *)  contador[11];
  assign _017_[6] = contador[12] |(* src = "serial_paralelo.v:103" *)  contador[13];
  assign _017_[7] = contador[14] |(* src = "serial_paralelo.v:103" *)  contador[15];
  assign _017_[8] = contador[16] |(* src = "serial_paralelo.v:103" *)  contador[17];
  assign _017_[9] = contador[18] |(* src = "serial_paralelo.v:103" *)  contador[19];
  assign _017_[10] = contador[20] |(* src = "serial_paralelo.v:103" *)  contador[21];
  assign _017_[11] = contador[22] |(* src = "serial_paralelo.v:103" *)  contador[23];
  assign _017_[12] = contador[24] |(* src = "serial_paralelo.v:103" *)  contador[25];
  assign _017_[13] = contador[26] |(* src = "serial_paralelo.v:103" *)  contador[27];
  assign _017_[14] = contador[28] |(* src = "serial_paralelo.v:103" *)  contador[29];
  assign _017_[15] = contador[30] |(* src = "serial_paralelo.v:103" *)  contador[31];
  assign _022_[0] = _021_[0] |(* src = "serial_paralelo.v:103" *)  _021_[1];
  assign _018_[1] = _017_[2] |(* src = "serial_paralelo.v:103" *)  _017_[3];
  assign _018_[2] = _017_[4] |(* src = "serial_paralelo.v:103" *)  _017_[5];
  assign _018_[3] = _017_[6] |(* src = "serial_paralelo.v:103" *)  _017_[7];
  assign _018_[4] = _017_[8] |(* src = "serial_paralelo.v:103" *)  _017_[9];
  assign _018_[5] = _017_[10] |(* src = "serial_paralelo.v:103" *)  _017_[11];
  assign _018_[6] = _017_[12] |(* src = "serial_paralelo.v:103" *)  _017_[13];
  assign _018_[7] = _017_[14] |(* src = "serial_paralelo.v:103" *)  _017_[15];
  assign _023_[0] = _022_[0] |(* src = "serial_paralelo.v:103" *)  _018_[1];
  assign _019_[1] = _018_[2] |(* src = "serial_paralelo.v:103" *)  _018_[3];
  assign _019_[2] = _018_[4] |(* src = "serial_paralelo.v:103" *)  _018_[5];
  assign _019_[3] = _018_[6] |(* src = "serial_paralelo.v:103" *)  _018_[7];
  assign _024_[0] = _023_[0] |(* src = "serial_paralelo.v:103" *)  _019_[1];
  assign _039_ = _024_[0] |(* src = "serial_paralelo.v:103" *)  _020_[1];
  assign _040_ = _025_ |(* src = "serial_paralelo.v:48|serial_paralelo.v:40" *)  _034_[2];
  assign _041_ = _026_ |(* src = "serial_paralelo.v:47|serial_paralelo.v:40" *)  contador2[2];
  assign _042_ = _027_ |(* src = "serial_paralelo.v:46|serial_paralelo.v:40" *)  contador2[2];
  assign _043_ = _028_ |(* src = "serial_paralelo.v:45|serial_paralelo.v:40" *)  contador2[2];
  assign _026_ = _002_[0] |(* src = "serial_paralelo.v:43|serial_paralelo.v:40" *)  _035_[1];
  assign _044_ = _026_ |(* src = "serial_paralelo.v:43|serial_paralelo.v:40" *)  _034_[2];
  assign _027_ = contador2[0] |(* src = "serial_paralelo.v:42|serial_paralelo.v:40" *)  _035_[1];
  assign _045_ = _027_ |(* src = "serial_paralelo.v:42|serial_paralelo.v:40" *)  _034_[2];
  assign _028_ = _002_[0] |(* src = "serial_paralelo.v:41|serial_paralelo.v:40" *)  contador2[1];
  assign _046_ = _028_ |(* src = "serial_paralelo.v:41|serial_paralelo.v:40" *)  _034_[2];
  assign _025_ = contador2[0] |(* src = "serial_paralelo.v:44|serial_paralelo.v:40" *)  contador2[1];
  assign _029_ = _025_ |(* src = "serial_paralelo.v:44|serial_paralelo.v:40" *)  contador2[2];
  assign _047_ = ~(* src = "serial_paralelo.v:60" *) _036_;
  assign _049_ = ~(* src = "serial_paralelo.v:84" *) _037_;
  assign _048_ = ~(* src = "serial_paralelo.v:93" *) _038_;
  assign _050_ = _047_ &(* src = "serial_paralelo.v:60" *)  _048_;
  assign _051_ = _054_ &(* src = "serial_paralelo.v:73" *)  _049_;
  assign _052_ = _053_ &(* src = "serial_paralelo.v:84" *)  _049_;
  assign _055_[0] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[0];
  assign _055_[1] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[1];
  assign _055_[2] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[2];
  assign _055_[3] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[3];
  assign _055_[4] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[4];
  assign _055_[5] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[5];
  assign _055_[6] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[6];
  assign _055_[7] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[7];
  assign _055_[8] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[8];
  assign _055_[9] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[9];
  assign _055_[10] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[10];
  assign _055_[11] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[11];
  assign _055_[12] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[12];
  assign _055_[13] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[13];
  assign _055_[14] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[14];
  assign _055_[15] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[15];
  assign _055_[16] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[16];
  assign _055_[17] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[17];
  assign _055_[18] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[18];
  assign _055_[19] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[19];
  assign _055_[20] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[20];
  assign _055_[21] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[21];
  assign _055_[22] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[22];
  assign _055_[23] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[23];
  assign _055_[24] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[24];
  assign _055_[25] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[25];
  assign _055_[26] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[26];
  assign _055_[27] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[27];
  assign _055_[28] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[28];
  assign _055_[29] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[29];
  assign _055_[30] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[30];
  assign _055_[31] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : contador_BC[31];
  assign _001_[0] = _038_ ? (* src = "serial_paralelo.v:93" *) buffer_pasado[0] : buffer[0];
  assign _001_[1] = _038_ ? (* src = "serial_paralelo.v:93" *) buffer_pasado[1] : buffer[1];
  assign _001_[2] = _038_ ? (* src = "serial_paralelo.v:93" *) buffer_pasado[2] : buffer[2];
  assign _001_[3] = _038_ ? (* src = "serial_paralelo.v:93" *) buffer_pasado[3] : buffer[3];
  assign _001_[4] = _038_ ? (* src = "serial_paralelo.v:93" *) buffer_pasado[4] : buffer[4];
  assign _001_[5] = _038_ ? (* src = "serial_paralelo.v:93" *) buffer_pasado[5] : buffer[5];
  assign _001_[6] = _038_ ? (* src = "serial_paralelo.v:93" *) buffer_pasado[6] : buffer[6];
  assign _001_[7] = _038_ ? (* src = "serial_paralelo.v:93" *) buffer_pasado[7] : buffer[7];
  assign _056_[0] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[0] : _055_[0];
  assign _056_[1] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[1] : _055_[1];
  assign _056_[2] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[2] : _055_[2];
  assign _056_[3] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[3] : _055_[3];
  assign _056_[4] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[4] : _055_[4];
  assign _056_[5] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[5] : _055_[5];
  assign _056_[6] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[6] : _055_[6];
  assign _056_[7] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[7] : _055_[7];
  assign _056_[8] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[8] : _055_[8];
  assign _056_[9] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[9] : _055_[9];
  assign _056_[10] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[10] : _055_[10];
  assign _056_[11] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[11] : _055_[11];
  assign _056_[12] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[12] : _055_[12];
  assign _056_[13] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[13] : _055_[13];
  assign _056_[14] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[14] : _055_[14];
  assign _056_[15] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[15] : _055_[15];
  assign _056_[16] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[16] : _055_[16];
  assign _056_[17] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[17] : _055_[17];
  assign _056_[18] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[18] : _055_[18];
  assign _056_[19] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[19] : _055_[19];
  assign _056_[20] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[20] : _055_[20];
  assign _056_[21] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[21] : _055_[21];
  assign _056_[22] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[22] : _055_[22];
  assign _056_[23] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[23] : _055_[23];
  assign _056_[24] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[24] : _055_[24];
  assign _056_[25] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[25] : _055_[25];
  assign _056_[26] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[26] : _055_[26];
  assign _056_[27] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[27] : _055_[27];
  assign _056_[28] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[28] : _055_[28];
  assign _056_[29] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[29] : _055_[29];
  assign _056_[30] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[30] : _055_[30];
  assign _056_[31] = _037_ ? (* src = "serial_paralelo.v:65" *) contador_BC[31] : _055_[31];
  assign _057_[0] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[0] : contador_BC[0];
  assign _057_[1] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[1] : contador_BC[1];
  assign _057_[2] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[2] : contador_BC[2];
  assign _057_[3] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[3] : contador_BC[3];
  assign _057_[4] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[4] : contador_BC[4];
  assign _057_[5] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[5] : contador_BC[5];
  assign _057_[6] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[6] : contador_BC[6];
  assign _057_[7] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[7] : contador_BC[7];
  assign _057_[8] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[8] : contador_BC[8];
  assign _057_[9] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[9] : contador_BC[9];
  assign _057_[10] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[10] : contador_BC[10];
  assign _057_[11] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[11] : contador_BC[11];
  assign _057_[12] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[12] : contador_BC[12];
  assign _057_[13] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[13] : contador_BC[13];
  assign _057_[14] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[14] : contador_BC[14];
  assign _057_[15] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[15] : contador_BC[15];
  assign _057_[16] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[16] : contador_BC[16];
  assign _057_[17] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[17] : contador_BC[17];
  assign _057_[18] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[18] : contador_BC[18];
  assign _057_[19] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[19] : contador_BC[19];
  assign _057_[20] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[20] : contador_BC[20];
  assign _057_[21] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[21] : contador_BC[21];
  assign _057_[22] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[22] : contador_BC[22];
  assign _057_[23] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[23] : contador_BC[23];
  assign _057_[24] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[24] : contador_BC[24];
  assign _057_[25] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[25] : contador_BC[25];
  assign _057_[26] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[26] : contador_BC[26];
  assign _057_[27] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[27] : contador_BC[27];
  assign _057_[28] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[28] : contador_BC[28];
  assign _057_[29] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[29] : contador_BC[29];
  assign _057_[30] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[30] : contador_BC[30];
  assign _057_[31] = _050_ ? (* src = "serial_paralelo.v:60" *) _056_[31] : contador_BC[31];
  assign _003_[0] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[0] : 1'h0;
  assign _003_[1] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[1] : 1'h0;
  assign _003_[2] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[2] : 1'h0;
  assign _003_[3] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[3] : 1'h0;
  assign _003_[4] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[4] : 1'h0;
  assign _003_[5] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[5] : 1'h0;
  assign _003_[6] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[6] : 1'h0;
  assign _003_[7] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[7] : 1'h0;
  assign _003_[8] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[8] : 1'h0;
  assign _003_[9] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[9] : 1'h0;
  assign _003_[10] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[10] : 1'h0;
  assign _003_[11] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[11] : 1'h0;
  assign _003_[12] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[12] : 1'h0;
  assign _003_[13] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[13] : 1'h0;
  assign _003_[14] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[14] : 1'h0;
  assign _003_[15] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[15] : 1'h0;
  assign _003_[16] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[16] : 1'h0;
  assign _003_[17] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[17] : 1'h0;
  assign _003_[18] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[18] : 1'h0;
  assign _003_[19] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[19] : 1'h0;
  assign _003_[20] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[20] : 1'h0;
  assign _003_[21] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[21] : 1'h0;
  assign _003_[22] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[22] : 1'h0;
  assign _003_[23] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[23] : 1'h0;
  assign _003_[24] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[24] : 1'h0;
  assign _003_[25] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[25] : 1'h0;
  assign _003_[26] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[26] : 1'h0;
  assign _003_[27] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[27] : 1'h0;
  assign _003_[28] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[28] : 1'h0;
  assign _003_[29] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[29] : 1'h0;
  assign _003_[30] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[30] : 1'h0;
  assign _003_[31] = _039_ ? (* src = "serial_paralelo.v:98" *) _058_[31] : 1'h0;
  assign _004_[0] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[0] : _057_[0];
  assign _004_[1] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[1] : _057_[1];
  assign _004_[2] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[2] : _057_[2];
  assign _004_[3] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[3] : _057_[3];
  assign _004_[4] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[4] : _057_[4];
  assign _004_[5] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[5] : _057_[5];
  assign _004_[6] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[6] : _057_[6];
  assign _004_[7] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[7] : _057_[7];
  assign _004_[8] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[8] : _057_[8];
  assign _004_[9] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[9] : _057_[9];
  assign _004_[10] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[10] : _057_[10];
  assign _004_[11] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[11] : _057_[11];
  assign _004_[12] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[12] : _057_[12];
  assign _004_[13] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[13] : _057_[13];
  assign _004_[14] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[14] : _057_[14];
  assign _004_[15] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[15] : _057_[15];
  assign _004_[16] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[16] : _057_[16];
  assign _004_[17] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[17] : _057_[17];
  assign _004_[18] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[18] : _057_[18];
  assign _004_[19] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[19] : _057_[19];
  assign _004_[20] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[20] : _057_[20];
  assign _004_[21] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[21] : _057_[21];
  assign _004_[22] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[22] : _057_[22];
  assign _004_[23] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[23] : _057_[23];
  assign _004_[24] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[24] : _057_[24];
  assign _004_[25] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[25] : _057_[25];
  assign _004_[26] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[26] : _057_[26];
  assign _004_[27] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[27] : _057_[27];
  assign _004_[28] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[28] : _057_[28];
  assign _004_[29] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[29] : _057_[29];
  assign _004_[30] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[30] : _057_[30];
  assign _004_[31] = _052_ ? (* src = "serial_paralelo.v:84" *) _008_[31] : _057_[31];
  assign _058_[0] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[0] : contador[0];
  assign _058_[1] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[1] : contador[1];
  assign _058_[2] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[2] : contador[2];
  assign _058_[3] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[3] : contador[3];
  assign _058_[4] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[4] : contador[4];
  assign _058_[5] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[5] : contador[5];
  assign _058_[6] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[6] : contador[6];
  assign _058_[7] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[7] : contador[7];
  assign _058_[8] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[8] : contador[8];
  assign _058_[9] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[9] : contador[9];
  assign _058_[10] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[10] : contador[10];
  assign _058_[11] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[11] : contador[11];
  assign _058_[12] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[12] : contador[12];
  assign _058_[13] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[13] : contador[13];
  assign _058_[14] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[14] : contador[14];
  assign _058_[15] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[15] : contador[15];
  assign _058_[16] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[16] : contador[16];
  assign _058_[17] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[17] : contador[17];
  assign _058_[18] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[18] : contador[18];
  assign _058_[19] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[19] : contador[19];
  assign _058_[20] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[20] : contador[20];
  assign _058_[21] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[21] : contador[21];
  assign _058_[22] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[22] : contador[22];
  assign _058_[23] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[23] : contador[23];
  assign _058_[24] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[24] : contador[24];
  assign _058_[25] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[25] : contador[25];
  assign _058_[26] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[26] : contador[26];
  assign _058_[27] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[27] : contador[27];
  assign _058_[28] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[28] : contador[28];
  assign _058_[29] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[29] : contador[29];
  assign _058_[30] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[30] : contador[30];
  assign _058_[31] = _039_ ? (* src = "serial_paralelo.v:103" *) _007_[31] : contador[31];
  assign _061_ = _050_ ? (* src = "serial_paralelo.v:60" *) _060_ : valid_out;
  assign _059_ = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : valid_out;
  assign _060_ = _037_ ? (* src = "serial_paralelo.v:65" *) 1'h1 : _059_;
  assign _063_[0] = _037_ ? (* src = "serial_paralelo.v:65" *) buffer[0] : _062_[0];
  assign _063_[1] = _037_ ? (* src = "serial_paralelo.v:65" *) buffer[1] : _062_[1];
  assign _063_[2] = _037_ ? (* src = "serial_paralelo.v:65" *) buffer[2] : _062_[2];
  assign _063_[3] = _037_ ? (* src = "serial_paralelo.v:65" *) buffer[3] : _062_[3];
  assign _063_[4] = _037_ ? (* src = "serial_paralelo.v:65" *) buffer[4] : _062_[4];
  assign _063_[5] = _037_ ? (* src = "serial_paralelo.v:65" *) buffer[5] : _062_[5];
  assign _063_[6] = _037_ ? (* src = "serial_paralelo.v:65" *) buffer[6] : _062_[6];
  assign _063_[7] = _037_ ? (* src = "serial_paralelo.v:65" *) buffer[7] : _062_[7];
  assign _006_ = _052_ ? (* src = "serial_paralelo.v:84" *) 1'h0 : _061_;
  assign _062_[0] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : data_out[0];
  assign _062_[1] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : data_out[1];
  assign _062_[2] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : data_out[2];
  assign _062_[3] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : data_out[3];
  assign _062_[4] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : data_out[4];
  assign _062_[5] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : data_out[5];
  assign _062_[6] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : data_out[6];
  assign _062_[7] = _051_ ? (* src = "serial_paralelo.v:73" *) 1'h0 : data_out[7];
  assign _064_[0] = _050_ ? (* src = "serial_paralelo.v:60" *) _063_[0] : data_out[0];
  assign _064_[1] = _050_ ? (* src = "serial_paralelo.v:60" *) _063_[1] : data_out[1];
  assign _064_[2] = _050_ ? (* src = "serial_paralelo.v:60" *) _063_[2] : data_out[2];
  assign _064_[3] = _050_ ? (* src = "serial_paralelo.v:60" *) _063_[3] : data_out[3];
  assign _064_[4] = _050_ ? (* src = "serial_paralelo.v:60" *) _063_[4] : data_out[4];
  assign _064_[5] = _050_ ? (* src = "serial_paralelo.v:60" *) _063_[5] : data_out[5];
  assign _064_[6] = _050_ ? (* src = "serial_paralelo.v:60" *) _063_[6] : data_out[6];
  assign _064_[7] = _050_ ? (* src = "serial_paralelo.v:60" *) _063_[7] : data_out[7];
  assign _005_[0] = _052_ ? (* src = "serial_paralelo.v:84" *) 1'h0 : _064_[0];
  assign _005_[1] = _052_ ? (* src = "serial_paralelo.v:84" *) 1'h0 : _064_[1];
  assign _005_[2] = _052_ ? (* src = "serial_paralelo.v:84" *) 1'h0 : _064_[2];
  assign _005_[3] = _052_ ? (* src = "serial_paralelo.v:84" *) 1'h0 : _064_[3];
  assign _005_[4] = _052_ ? (* src = "serial_paralelo.v:84" *) 1'h0 : _064_[4];
  assign _005_[5] = _052_ ? (* src = "serial_paralelo.v:84" *) 1'h0 : _064_[5];
  assign _005_[6] = _052_ ? (* src = "serial_paralelo.v:84" *) 1'h0 : _064_[6];
  assign _005_[7] = _052_ ? (* src = "serial_paralelo.v:84" *) 1'h0 : _064_[7];
  assign _000_[1] = _041_ ? (* src = "serial_paralelo.v:47|serial_paralelo.v:40" *) buffer[1] : data_in;
  assign _000_[0] = _040_ ? (* src = "serial_paralelo.v:48|serial_paralelo.v:40" *) buffer[0] : data_in;
  assign _000_[2] = _042_ ? (* src = "serial_paralelo.v:46|serial_paralelo.v:40" *) buffer[2] : data_in;
  assign _000_[3] = _043_ ? (* src = "serial_paralelo.v:45|serial_paralelo.v:40" *) buffer[3] : data_in;
  assign _000_[4] = _029_ ? (* src = "serial_paralelo.v:44|serial_paralelo.v:40" *) buffer[4] : data_in;
  assign _000_[5] = _044_ ? (* src = "serial_paralelo.v:43|serial_paralelo.v:40" *) buffer[5] : data_in;
  assign _000_[6] = _045_ ? (* src = "serial_paralelo.v:42|serial_paralelo.v:40" *) buffer[6] : data_in;
  assign _000_[7] = _046_ ? (* src = "serial_paralelo.v:41|serial_paralelo.v:40" *) buffer[7] : data_in;
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      data_out[0] <= _005_[0];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      data_out[1] <= _005_[1];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      data_out[2] <= _005_[2];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      data_out[3] <= _005_[3];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      data_out[4] <= _005_[4];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      data_out[5] <= _005_[5];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      data_out[6] <= _005_[6];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      data_out[7] <= _005_[7];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      valid_out <= _006_;
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[0] <= _003_[0];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[1] <= _003_[1];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[2] <= _003_[2];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[3] <= _003_[3];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[4] <= _003_[4];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[5] <= _003_[5];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[6] <= _003_[6];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[7] <= _003_[7];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[8] <= _003_[8];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[9] <= _003_[9];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[10] <= _003_[10];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[11] <= _003_[11];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[12] <= _003_[12];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[13] <= _003_[13];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[14] <= _003_[14];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[15] <= _003_[15];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[16] <= _003_[16];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[17] <= _003_[17];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[18] <= _003_[18];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[19] <= _003_[19];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[20] <= _003_[20];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[21] <= _003_[21];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[22] <= _003_[22];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[23] <= _003_[23];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[24] <= _003_[24];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[25] <= _003_[25];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[26] <= _003_[26];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[27] <= _003_[27];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[28] <= _003_[28];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[29] <= _003_[29];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[30] <= _003_[30];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador[31] <= _003_[31];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[0] <= _004_[0];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[1] <= _004_[1];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[2] <= _004_[2];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[3] <= _004_[3];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[4] <= _004_[4];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[5] <= _004_[5];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[6] <= _004_[6];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[7] <= _004_[7];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[8] <= _004_[8];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[9] <= _004_[9];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[10] <= _004_[10];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[11] <= _004_[11];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[12] <= _004_[12];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[13] <= _004_[13];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[14] <= _004_[14];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[15] <= _004_[15];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[16] <= _004_[16];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[17] <= _004_[17];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[18] <= _004_[18];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[19] <= _004_[19];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[20] <= _004_[20];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[21] <= _004_[21];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[22] <= _004_[22];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[23] <= _004_[23];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[24] <= _004_[24];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[25] <= _004_[25];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[26] <= _004_[26];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[27] <= _004_[27];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[28] <= _004_[28];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[29] <= _004_[29];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[30] <= _004_[30];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      contador_BC[31] <= _004_[31];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      buffer_pasado[0] <= _001_[0];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      buffer_pasado[1] <= _001_[1];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      buffer_pasado[2] <= _001_[2];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      buffer_pasado[3] <= _001_[3];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      buffer_pasado[4] <= _001_[4];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      buffer_pasado[5] <= _001_[5];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      buffer_pasado[6] <= _001_[6];
  (* src = "serial_paralelo.v:56" *)
  always @(posedge clk_32f)
      buffer_pasado[7] <= _001_[7];
  (* src = "serial_paralelo.v:38" *)
  always @(posedge clk_32f)
      contador2[0] <= _002_[0];
  (* src = "serial_paralelo.v:38" *)
  always @(posedge clk_32f)
      contador2[1] <= _002_[1];
  (* src = "serial_paralelo.v:38" *)
  always @(posedge clk_32f)
      contador2[2] <= _002_[2];
  (* src = "serial_paralelo.v:38" *)
  always @(posedge clk_32f)
      buffer[0] <= _000_[0];
  (* src = "serial_paralelo.v:38" *)
  always @(posedge clk_32f)
      buffer[1] <= _000_[1];
  (* src = "serial_paralelo.v:38" *)
  always @(posedge clk_32f)
      buffer[2] <= _000_[2];
  (* src = "serial_paralelo.v:38" *)
  always @(posedge clk_32f)
      buffer[3] <= _000_[3];
  (* src = "serial_paralelo.v:38" *)
  always @(posedge clk_32f)
      buffer[4] <= _000_[4];
  (* src = "serial_paralelo.v:38" *)
  always @(posedge clk_32f)
      buffer[5] <= _000_[5];
  (* src = "serial_paralelo.v:38" *)
  always @(posedge clk_32f)
      buffer[6] <= _000_[6];
  (* src = "serial_paralelo.v:38" *)
  always @(posedge clk_32f)
      buffer[7] <= _000_[7];
  assign _031_[2] = contador_BC[2] ^(* src = "serial_paralelo.v:60" *)  1'h1;
  assign _032_[2] = buffer_pasado[2] ^(* src = "serial_paralelo.v:73" *)  1'h1;
  assign _032_[3] = buffer_pasado[3] ^(* src = "serial_paralelo.v:73" *)  1'h1;
  assign _032_[4] = buffer_pasado[4] ^(* src = "serial_paralelo.v:73" *)  1'h1;
  assign _032_[5] = buffer_pasado[5] ^(* src = "serial_paralelo.v:73" *)  1'h1;
  assign _032_[7] = buffer_pasado[7] ^(* src = "serial_paralelo.v:73" *)  1'h1;
  assign _030_[2] = buffer[2] ^(* src = "serial_paralelo.v:84" *)  1'h1;
  assign _030_[3] = buffer[3] ^(* src = "serial_paralelo.v:84" *)  1'h1;
  assign _030_[4] = buffer[4] ^(* src = "serial_paralelo.v:84" *)  1'h1;
  assign _030_[5] = buffer[5] ^(* src = "serial_paralelo.v:84" *)  1'h1;
  assign _030_[7] = buffer[7] ^(* src = "serial_paralelo.v:84" *)  1'h1;
  assign _033_[1] = contador[1] ^(* src = "serial_paralelo.v:103" *)  1'h1;
  assign _033_[2] = contador[2] ^(* src = "serial_paralelo.v:103" *)  1'h1;
  assign _035_[1] = contador2[1] ^(* src = "serial_paralelo.v:42|serial_paralelo.v:40" *)  1'h1;
  assign _034_[2] = contador2[2] ^(* src = "serial_paralelo.v:41|serial_paralelo.v:40" *)  1'h1;
  assign _071_ = _069_[31] ^ _069_[30];
  assign _053_ = _071_ ^ _068_[31];
  assign _002_[1] = contador2[1] ^(* src = "serial_paralelo.v:52|<techmap.v>:263" *)  contador2[0];
  assign _002_[2] = contador2[2] ^(* src = "serial_paralelo.v:52|<techmap.v>:263" *)  _066_[1];
  assign _002_[0] = contador2[0] ^(* src = "serial_paralelo.v:52|<techmap.v>:262" *)  1'h1;
  assign _068_[31] = _070_[31] ^(* src = "serial_paralelo.v:84|<techmap.v>:263" *)  _069_[30];
  assign _008_[0] = contador_BC[0] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[1] = contador_BC[1] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[3] = contador_BC[3] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[4] = contador_BC[4] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[5] = contador_BC[5] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[6] = contador_BC[6] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[7] = contador_BC[7] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[8] = contador_BC[8] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[9] = contador_BC[9] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[10] = contador_BC[10] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[11] = contador_BC[11] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[12] = contador_BC[12] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[13] = contador_BC[13] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[14] = contador_BC[14] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[15] = contador_BC[15] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[16] = contador_BC[16] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[17] = contador_BC[17] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[18] = contador_BC[18] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[19] = contador_BC[19] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[20] = contador_BC[20] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[21] = contador_BC[21] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[22] = contador_BC[22] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[23] = contador_BC[23] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[24] = contador_BC[24] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[25] = contador_BC[25] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[26] = contador_BC[26] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[27] = contador_BC[27] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[28] = contador_BC[28] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[29] = contador_BC[29] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[30] = contador_BC[30] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _070_[31] = contador_BC[31] ^(* src = "serial_paralelo.v:84|<techmap.v>:262" *)  1'h1;
  assign _008_[1] = contador_BC[1] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  contador_BC[0];
  assign _008_[2] = contador_BC[2] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[1];
  assign _008_[3] = contador_BC[3] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[2];
  assign _008_[4] = contador_BC[4] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[3];
  assign _008_[5] = contador_BC[5] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[4];
  assign _008_[6] = contador_BC[6] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[5];
  assign _008_[7] = contador_BC[7] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[6];
  assign _008_[8] = contador_BC[8] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[7];
  assign _008_[9] = contador_BC[9] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[8];
  assign _008_[10] = contador_BC[10] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[9];
  assign _008_[11] = contador_BC[11] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[10];
  assign _008_[12] = contador_BC[12] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[11];
  assign _008_[13] = contador_BC[13] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[12];
  assign _008_[14] = contador_BC[14] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[13];
  assign _008_[15] = contador_BC[15] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[14];
  assign _008_[16] = contador_BC[16] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[15];
  assign _008_[17] = contador_BC[17] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[16];
  assign _008_[18] = contador_BC[18] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[17];
  assign _008_[19] = contador_BC[19] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[18];
  assign _008_[20] = contador_BC[20] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[19];
  assign _008_[21] = contador_BC[21] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[20];
  assign _008_[22] = contador_BC[22] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[21];
  assign _008_[23] = contador_BC[23] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[22];
  assign _008_[24] = contador_BC[24] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[23];
  assign _008_[25] = contador_BC[25] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[24];
  assign _008_[26] = contador_BC[26] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[25];
  assign _008_[27] = contador_BC[27] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[26];
  assign _008_[28] = contador_BC[28] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[27];
  assign _008_[29] = contador_BC[29] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[28];
  assign _008_[30] = contador_BC[30] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[29];
  assign _008_[31] = contador_BC[31] ^(* src = "serial_paralelo.v:90|<techmap.v>:263" *)  _067_[30];
  assign _007_[1] = contador[1] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  contador[0];
  assign _007_[2] = contador[2] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[1];
  assign _007_[3] = contador[3] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[2];
  assign _007_[4] = contador[4] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[3];
  assign _007_[5] = contador[5] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[4];
  assign _007_[6] = contador[6] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[5];
  assign _007_[7] = contador[7] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[6];
  assign _007_[8] = contador[8] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[7];
  assign _007_[9] = contador[9] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[8];
  assign _007_[10] = contador[10] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[9];
  assign _007_[11] = contador[11] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[10];
  assign _007_[12] = contador[12] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[11];
  assign _007_[13] = contador[13] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[12];
  assign _007_[14] = contador[14] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[13];
  assign _007_[15] = contador[15] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[14];
  assign _007_[16] = contador[16] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[15];
  assign _007_[17] = contador[17] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[16];
  assign _007_[18] = contador[18] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[17];
  assign _007_[19] = contador[19] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[18];
  assign _007_[20] = contador[20] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[19];
  assign _007_[21] = contador[21] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[20];
  assign _007_[22] = contador[22] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[21];
  assign _007_[23] = contador[23] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[22];
  assign _007_[24] = contador[24] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[23];
  assign _007_[25] = contador[25] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[24];
  assign _007_[26] = contador[26] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[25];
  assign _007_[27] = contador[27] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[26];
  assign _007_[28] = contador[28] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[27];
  assign _007_[29] = contador[29] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[28];
  assign _007_[30] = contador[30] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[29];
  assign _007_[31] = contador[31] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:263" *)  _065_[30];
  assign _007_[0] = contador[0] ^(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:262" *)  1'h1;
  assign _066_[1] = contador2[1] &(* src = "serial_paralelo.v:52|<techmap.v>:260|<techmap.v>:221" *)  contador2[0];
  assign _116_ = _070_[19] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[18];
  assign _117_ = _070_[21] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[20];
  assign _118_ = _070_[23] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[22];
  assign _119_ = _070_[25] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[24];
  assign _120_ = _070_[27] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[26];
  assign _121_ = _070_[29] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[28];
  assign _122_ = _070_[31] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[30];
  assign _123_ = _165_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _069_[1];
  assign _124_ = _167_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _194_;
  assign _125_ = _169_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _196_;
  assign _126_ = _171_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _198_;
  assign _127_ = _147_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _200_;
  assign _128_ = _149_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _177_;
  assign _129_ = _151_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _179_;
  assign _130_ = _153_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _181_;
  assign _131_ = _154_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _069_[3];
  assign _132_ = _156_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _184_;
  assign _133_ = _158_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _186_;
  assign _134_ = _160_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _188_;
  assign _135_ = _161_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _069_[7];
  assign _136_ = _163_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _191_;
  assign _137_ = _164_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _069_[15];
  assign _138_ = _070_[1] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _069_[0];
  assign _139_ = _070_[5] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[4];
  assign _140_ = _070_[7] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[6];
  assign _141_ = _070_[9] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[8];
  assign _142_ = _070_[11] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[10];
  assign _143_ = _070_[13] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[12];
  assign _144_ = _070_[15] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[14];
  assign _145_ = _070_[17] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[16];
  assign _146_ = _070_[17] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[16];
  assign _147_ = _070_[19] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[18];
  assign _148_ = _070_[21] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[20];
  assign _149_ = _070_[23] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[22];
  assign _150_ = _070_[25] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[24];
  assign _151_ = _070_[27] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[26];
  assign _152_ = _070_[29] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[28];
  assign _153_ = _070_[31] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[30];
  assign _154_ = _167_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _166_;
  assign _155_ = _169_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _168_;
  assign _156_ = _171_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _170_;
  assign _157_ = _147_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _146_;
  assign _158_ = _149_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _148_;
  assign _159_ = _151_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _150_;
  assign _160_ = _153_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _152_;
  assign _161_ = _156_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _155_;
  assign _162_ = _158_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _157_;
  assign _163_ = _160_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _159_;
  assign _164_ = _163_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _162_;
  assign _165_ = _070_[3] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[2];
  assign _166_ = _070_[5] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[4];
  assign _167_ = _070_[7] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[6];
  assign _168_ = _070_[9] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[8];
  assign _169_ = _070_[11] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[10];
  assign _170_ = _070_[13] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[12];
  assign _171_ = _070_[15] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:222" *)  _070_[14];
  assign _172_ = _162_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)  _069_[15];
  assign _173_ = _159_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)  _069_[23];
  assign _174_ = _152_ &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)  _069_[27];
  assign _175_ = _070_[30] &(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)  _069_[29];
  assign _069_[0] = contador_BC[0] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:212" *)  _008_[0];
  assign _176_ = contador_BC[19] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _116_;
  assign _177_ = contador_BC[21] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _117_;
  assign _178_ = contador_BC[23] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _118_;
  assign _179_ = contador_BC[25] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _119_;
  assign _180_ = contador_BC[27] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _120_;
  assign _181_ = contador_BC[29] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _121_;
  assign _182_ = contador_BC[31] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _122_;
  assign _069_[3] = contador_BC[3] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _123_;
  assign _183_ = _195_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _124_;
  assign _184_ = _197_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _125_;
  assign _185_ = _199_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _126_;
  assign _186_ = _176_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _127_;
  assign _187_ = _178_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _128_;
  assign _188_ = _180_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _129_;
  assign _189_ = _182_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _130_;
  assign _069_[7] = _183_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _131_;
  assign _190_ = _185_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _132_;
  assign _191_ = _187_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _133_;
  assign _192_ = _189_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _134_;
  assign _069_[15] = _190_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _135_;
  assign _193_ = _192_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _136_;
  assign _069_[31] = _193_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _137_;
  assign _069_[1] = contador_BC[1] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _138_;
  assign _194_ = contador_BC[5] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _139_;
  assign _195_ = contador_BC[7] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _140_;
  assign _196_ = contador_BC[9] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _141_;
  assign _197_ = contador_BC[11] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _142_;
  assign _198_ = contador_BC[13] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _143_;
  assign _199_ = contador_BC[15] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _144_;
  assign _200_ = contador_BC[17] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:221" *)  _145_;
  assign _069_[23] = _191_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)  _172_;
  assign _069_[27] = _188_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)  _173_;
  assign _069_[29] = _181_ |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)  _174_;
  assign _069_[30] = contador_BC[30] |(* src = "serial_paralelo.v:84|<techmap.v>:260|<techmap.v>:229" *)  _175_;
  assign _067_[3] = _109_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:221" *)  _067_[1];
  assign _067_[7] = _101_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:221" *)  _067_[3];
  assign _067_[15] = _107_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:221" *)  _067_[7];
  assign _067_[1] = contador_BC[1] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:221" *)  contador_BC[0];
  assign _094_ = contador_BC[17] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[16];
  assign _095_ = contador_BC[19] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[18];
  assign _096_ = contador_BC[21] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[20];
  assign _097_ = contador_BC[23] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[22];
  assign _098_ = contador_BC[25] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[24];
  assign _099_ = contador_BC[27] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[26];
  assign _100_ = contador_BC[29] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[28];
  assign _101_ = _111_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _110_;
  assign _102_ = _113_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _112_;
  assign _103_ = _115_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _114_;
  assign _104_ = _095_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _094_;
  assign _105_ = _097_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _096_;
  assign _106_ = _099_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _098_;
  assign _107_ = _103_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _102_;
  assign _108_ = _105_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _104_;
  assign _109_ = contador_BC[3] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[2];
  assign _110_ = contador_BC[5] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[4];
  assign _111_ = contador_BC[7] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[6];
  assign _112_ = contador_BC[9] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[8];
  assign _113_ = contador_BC[11] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[10];
  assign _114_ = contador_BC[13] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[12];
  assign _115_ = contador_BC[15] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador_BC[14];
  assign _067_[23] = _108_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[15];
  assign _067_[11] = _102_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[7];
  assign _067_[19] = _104_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[15];
  assign _067_[27] = _106_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[23];
  assign _067_[5] = _110_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[3];
  assign _067_[9] = _112_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[7];
  assign _067_[13] = _114_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[11];
  assign _067_[17] = _094_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[15];
  assign _067_[21] = _096_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[19];
  assign _067_[25] = _098_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[23];
  assign _067_[29] = _100_ &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[27];
  assign _067_[2] = contador_BC[2] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[1];
  assign _067_[4] = contador_BC[4] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[3];
  assign _067_[6] = contador_BC[6] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[5];
  assign _067_[8] = contador_BC[8] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[7];
  assign _067_[10] = contador_BC[10] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[9];
  assign _067_[12] = contador_BC[12] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[11];
  assign _067_[14] = contador_BC[14] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[13];
  assign _067_[16] = contador_BC[16] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[15];
  assign _067_[18] = contador_BC[18] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[17];
  assign _067_[20] = contador_BC[20] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[19];
  assign _067_[22] = contador_BC[22] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[21];
  assign _067_[24] = contador_BC[24] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[23];
  assign _067_[26] = contador_BC[26] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[25];
  assign _067_[28] = contador_BC[28] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[27];
  assign _067_[30] = contador_BC[30] &(* src = "serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _067_[29];
  assign _065_[3] = _087_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:221" *)  _065_[1];
  assign _065_[7] = _079_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:221" *)  _065_[3];
  assign _065_[15] = _085_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:221" *)  _065_[7];
  assign _065_[1] = contador[1] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:221" *)  contador[0];
  assign _072_ = contador[17] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[16];
  assign _073_ = contador[19] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[18];
  assign _074_ = contador[21] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[20];
  assign _075_ = contador[23] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[22];
  assign _076_ = contador[25] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[24];
  assign _077_ = contador[27] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[26];
  assign _078_ = contador[29] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[28];
  assign _079_ = _089_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _088_;
  assign _080_ = _091_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _090_;
  assign _081_ = _093_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _092_;
  assign _082_ = _073_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _072_;
  assign _083_ = _075_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _074_;
  assign _084_ = _077_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _076_;
  assign _085_ = _081_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _080_;
  assign _086_ = _083_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  _082_;
  assign _087_ = contador[3] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[2];
  assign _088_ = contador[5] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[4];
  assign _089_ = contador[7] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[6];
  assign _090_ = contador[9] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[8];
  assign _091_ = contador[11] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[10];
  assign _092_ = contador[13] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[12];
  assign _093_ = contador[15] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:222" *)  contador[14];
  assign _065_[23] = _086_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[15];
  assign _065_[11] = _080_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[7];
  assign _065_[19] = _082_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[15];
  assign _065_[27] = _084_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[23];
  assign _065_[5] = _088_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[3];
  assign _065_[9] = _090_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[7];
  assign _065_[13] = _092_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[11];
  assign _065_[17] = _072_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[15];
  assign _065_[21] = _074_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[19];
  assign _065_[25] = _076_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[23];
  assign _065_[29] = _078_ &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[27];
  assign _065_[2] = contador[2] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[1];
  assign _065_[4] = contador[4] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[3];
  assign _065_[6] = contador[6] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[5];
  assign _065_[8] = contador[8] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[7];
  assign _065_[10] = contador[10] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[9];
  assign _065_[12] = contador[12] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[11];
  assign _065_[14] = contador[14] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[13];
  assign _065_[16] = contador[16] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[15];
  assign _065_[18] = contador[18] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[17];
  assign _065_[20] = contador[20] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[19];
  assign _065_[22] = contador[22] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[21];
  assign _065_[24] = contador[24] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[23];
  assign _065_[26] = contador[26] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[25];
  assign _065_[28] = contador[28] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[27];
  assign _065_[30] = contador[30] &(* src = "serial_paralelo.v:105|serial_paralelo.v:90|<techmap.v>:260|<techmap.v>:229" *)  _065_[29];
  assign _021_[15:2] = _017_[15:2];
  assign _022_[7:1] = _018_[7:1];
  assign _023_[3:1] = _019_[3:1];
  assign _024_[1] = _020_[1];
  assign { _030_[6], _030_[1:0] } = { buffer[6], buffer[1:0] };
  assign { _031_[31:3], _031_[1:0] } = { contador_BC[31:3], contador_BC[1:0] };
  assign { _032_[6], _032_[1:0] } = { buffer_pasado[6], buffer_pasado[1:0] };
  assign { _033_[31:3], _033_[0] } = { contador[31:3], _007_[0] };
  assign _034_[1:0] = contador2[1:0];
  assign { _035_[2], _035_[0] } = { contador2[2], _002_[0] };
  assign _065_[0] = contador[0];
  assign { _066_[31:3], _066_[0] } = { 29'h00000000, contador2[0] };
  assign _067_[0] = contador_BC[0];
  assign { _070_[2], _070_[0] } = { contador_BC[2], _008_[0] };
  assign active = 1'h0;
endmodule
