
synthesis -f "MachXO_7000HE_Testproject_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Thu May 19 22:55:56 2016


Command Line:  synthesis -f MachXO_7000HE_Testproject_impl1_lattice.synproj -gui -msgset Z:/GITHUB/Lattice/MachXO2700HETestproject/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = lcd_FSM.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p Z:/GITHUB/Lattice/MachXO2700HETestproject/impl1 (searchpath added)
-p Z:/GITHUB/Lattice/MachXO2700HETestproject (searchpath added)
VHDL library = work
VHDL design file = Z:/GITHUB/Lattice/MachXO2700HETestproject/lcd_sender.vhd
VHDL design file = Z:/GITHUB/Lattice/MachXO2700HETestproject/lcd_FSM.vhd
NGD file = MachXO_7000HE_Testproject_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="Z:/GITHUB/Lattice/MachXO2700HETestproject/impl1"  />
Analyzing VHDL file z:/github/lattice/machxo2700hetestproject/lcd_sender.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/machxo2700hetestproject/lcd_sender.vhd(8): " arg1="lcd_sender" arg2="z:/github/lattice/machxo2700hetestproject/lcd_sender.vhd" arg3="8"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/machxo2700hetestproject/lcd_sender.vhd(22): " arg1="beh_lcd_sender" arg2="z:/github/lattice/machxo2700hetestproject/lcd_sender.vhd" arg3="22"  />
Analyzing VHDL file z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(8): " arg1="lcd_fsm" arg2="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd" arg3="8"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(21): " arg1="beh_lcd_fsm" arg2="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd" arg3="21"  />
unit lcd_FSM is not yet analyzed. VHDL-1485
z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(8): executing lcd_FSM(beh_lcd_FSM)

    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(44): " arg1="&apos;U&apos;" arg2="data1command0_i" arg3="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd" arg4="44"  />
    <postMsg mid="35921172" type="Info"    dynamic="1" navigation="2" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(91): " arg1="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd" arg2="91"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(19): " arg1="lcd_FSM" arg2="beh_lcd_FSM" arg3="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd" arg4="19"  />
Top module name (VHDL): lcd_FSM
Last elaborated design is lcd_FSM(beh_lcd_FSM)
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = lcd_FSM.
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[15]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[14]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[13]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[12]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[11]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[10]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[9]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[8]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[7]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[6]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[5]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[4]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[3]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[2]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[1]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_data[0]"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_wr"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="lcd_rs"  />
######## Missing driver on net n83. Patching with GND.
######## Missing driver on net n84. Patching with GND.
######## Missing driver on net n85. Patching with GND.
######## Missing driver on net n86. Patching with GND.
######## Missing driver on net n87. Patching with GND.
######## Missing driver on net n88. Patching with GND.
######## Missing driver on net n89. Patching with GND.
######## Missing driver on net n90. Patching with GND.
######## Missing driver on net n91. Patching with GND.
######## Missing driver on net n92. Patching with GND.
######## Missing driver on net n93. Patching with GND.
######## Missing driver on net n94. Patching with GND.
######## Missing driver on net n95. Patching with GND.
######## Missing driver on net n96. Patching with GND.
######## Missing driver on net n97. Patching with GND.
######## Missing driver on net n98. Patching with GND.
######## Missing driver on net n99. Patching with GND.
######## Missing driver on net n100. Patching with GND.
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i1 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i2 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i3 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i4 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i5 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i6 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i7 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i8 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i9 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i10 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i11 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i12 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i13 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i14 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i15 input is stuck at Zero&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="z:/github/lattice/machxo2700hetestproject/lcd_fsm.vhd(94): Latch dlatchrs_21_i16 input is stuck at Zero&#xA;"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="PS_FSM" arg1="one-hot"  />
State machine has 7 reachable states with original encodings of:

 000 

 001 

 010 

 011 

 100 

 101 

 110 

original encoding -> new encoding (one-hot encoding)

 000 -> 0000001

 001 -> 0000010

 010 -> 0000100

 011 -> 0001000

 100 -> 0010000

 101 -> 0100000

 110 -> 1000000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="PS_FSM_FSM"  />
GSR instance connected to net n139.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in lcd_FSM_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="datacommand" arg2="datacommand"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="datacommand"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[15]" arg2="data[15]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[14]" arg2="data[14]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[13]" arg2="data[13]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[12]" arg2="data[12]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[11]" arg2="data[11]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[10]" arg2="data[10]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[9]" arg2="data[9]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[8]" arg2="data[8]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[7]" arg2="data[7]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[6]" arg2="data[6]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[5]" arg2="data[5]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[4]" arg2="data[4]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[3]" arg2="data[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[2]" arg2="data[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[1]" arg2="data[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="data[0]" arg2="data[0]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[0]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="34"  />

Design Results:
     37 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file MachXO_7000HE_Testproject_impl1.ngd.

################### Begin Area Report (lcd_FSM)######################
Number of register bits => 8 of 7209 (0 % )
FD1P3IX => 1
FD1S3AX => 6
FD1S3AY => 1
GSR => 1
IB => 2
LUT4 => 4
OB => 1
OBZ => 18
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 8
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : clk_c_enable_1, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : rst_c, loads : 3
  Net : n133, loads : 2
  Net : n116, loads : 2
  Net : debug_c, loads : 1
  Net : n141, loads : 1
  Net : clk_c_enable_1, loads : 1
  Net : n173, loads : 1
  Net : n175, loads : 1
  Net : n117, loads : 1
  Net : n115, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |    1.000 MHz|  344.828 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 70.203  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.654  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "MachXO_7000HE_Testproject_impl1.ngd" -o "MachXO_7000HE_Testproject_impl1_map.ncd" -pr "MachXO_7000HE_Testproject_impl1.prf" -mp "MachXO_7000HE_Testproject_impl1.mrp" -lpf "Z:/GITHUB/Lattice/MachXO2700HETestproject/impl1/MachXO_7000HE_Testproject_impl1.lpf" -lpf "Z:/GITHUB/Lattice/MachXO2700HETestproject/MachXO_7000HE_Testproject.lpf" -c 0            
map:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: MachXO_7000HE_Testproject_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="datacommand"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[15]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[14]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[13]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[12]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[11]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[10]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[9]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[8]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[7]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[6]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[5]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[4]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="data[0]"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="datacommand"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](15)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](14)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](13)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](12)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](11)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](10)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](9)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](8)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](7)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](6)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](5)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](4)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="data[15:0](0)"  />



Design Summary:
   Number of registers:      8 out of  7209 (0%)
      PFU registers:            8 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         5 out of  3432 (0%)
      SLICEs as Logic/ROM:      5 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          4 out of  6864 (0%)
      Number used as logic LUTs:          4
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 21 + 4(JTAG) out of 115 (22%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net clk_c: 5 loads, 5 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  1
     Net clk_c_enable_1: 1 loads, 1 LSLICEs
   Number of LSRs:  1
     Net n141: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net rst_c: 3 loads
     Net n116: 2 loads
     Net n133: 2 loads
     Net clk_c_enable_1: 1 loads
     Net debug_c: 1 loads
     Net n112: 1 loads
     Net n113: 1 loads
     Net n114: 1 loads
     Net n141: 1 loads
     Net n175: 1 loads
 

   Number of warnings:  34
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 32 MB

Dumping design to file MachXO_7000HE_Testproject_impl1_map.ncd.

ncd2vdb "MachXO_7000HE_Testproject_impl1_map.ncd" ".vdbs/MachXO_7000HE_Testproject_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.

trce -f "MachXO_7000HE_Testproject_impl1.mt" -o "MachXO_7000HE_Testproject_impl1.tw1" "MachXO_7000HE_Testproject_impl1_map.ncd" "MachXO_7000HE_Testproject_impl1.prf"
trce:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file machxo_7000he_testproject_impl1_map.ncd.
Design name: lcd_FSM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.7.1.502
Thu May 19 22:56:02 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o MachXO_7000HE_Testproject_impl1.tw1 -gui -msgset Z:/GITHUB/Lattice/MachXO2700HETestproject/promote.xml MachXO_7000HE_Testproject_impl1_map.ncd MachXO_7000HE_Testproject_impl1.prf 
Design file:     machxo_7000he_testproject_impl1_map.ncd
Preference file: machxo_7000he_testproject_impl1.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 2  Score: 1208
Cumulative negative slack: 1208

Constraints cover 9 paths, 1 nets, and 36 connections (92.31% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.7.1.502
Thu May 19 22:56:02 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o MachXO_7000HE_Testproject_impl1.tw1 -gui -msgset Z:/GITHUB/Lattice/MachXO2700HETestproject/promote.xml MachXO_7000HE_Testproject_impl1_map.ncd MachXO_7000HE_Testproject_impl1.prf 
Design file:     machxo_7000he_testproject_impl1_map.ncd
Preference file: machxo_7000he_testproject_impl1.prf
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9 paths, 1 nets, and 36 connections (92.31% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 2 (setup), 0 (hold)
Score: 1208 (setup), 0 (hold)
Cumulative negative slack: 1208 (1208+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

ldbanno "MachXO_7000HE_Testproject_impl1_map.ncd" -n Verilog -o "MachXO_7000HE_Testproject_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the MachXO_7000HE_Testproject_impl1_map design file.


Loading design for application ldbanno from file MachXO_7000HE_Testproject_impl1_map.ncd.
Design name: lcd_FSM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application ldbanno from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
Converting design MachXO_7000HE_Testproject_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file MachXO_7000HE_Testproject_impl1_mapvo.vo
Writing SDF timing to file MachXO_7000HE_Testproject_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "MachXO_7000HE_Testproject_impl1_map.ncd" -n VHDL -o "MachXO_7000HE_Testproject_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the MachXO_7000HE_Testproject_impl1_map design file.


Loading design for application ldbanno from file MachXO_7000HE_Testproject_impl1_map.ncd.
Design name: lcd_FSM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application ldbanno from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
Converting design MachXO_7000HE_Testproject_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file MachXO_7000HE_Testproject_impl1_mapvho.vho
Writing SDF timing to file MachXO_7000HE_Testproject_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

mpartrce -p "MachXO_7000HE_Testproject_impl1.p2t" -f "MachXO_7000HE_Testproject_impl1.p3t" -tf "MachXO_7000HE_Testproject_impl1.pt" "MachXO_7000HE_Testproject_impl1_map.ncd" "MachXO_7000HE_Testproject_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "MachXO_7000HE_Testproject_impl1_map.ncd"
Thu May 19 22:56:05 2016

PAR: Place And Route Diamond (64-bit) 3.7.1.502.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset Z:/GITHUB/Lattice/MachXO2700HETestproject/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF MachXO_7000HE_Testproject_impl1_map.ncd MachXO_7000HE_Testproject_impl1.dir/5_1.ncd MachXO_7000HE_Testproject_impl1.prf
Preference file: MachXO_7000HE_Testproject_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file MachXO_7000HE_Testproject_impl1_map.ncd.
Design name: lcd_FSM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   21+4(JTAG)/336     7% used
                  21+4(JTAG)/115     22% bonded

   SLICE              5/3432         <1% used

   GSR                1/1           100% used


Number of Signals: 14
Number of Connections: 39
No signal is selected as primary clock.


The following 1 signal is selected to use the secondary clock routing resources:
    clk_c (driver: clk, clk load #: 5, sr load #: 0, ce load #: 0)

Signal rst_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
...................
Placer score = 3551.
Finished Placer Phase 1.  REAL time: 10 secs 

Starting Placer Phase 2.
.
Placer score =  3551
Finished Placer Phase 2.  REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  SECONDARY "clk_c" from comp "clk" on CLK_PIN site "27 (PL22A)", clk load = 5, ce load = 0, sr load = 0

  PRIMARY  : 0 out of 8 (0%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   21 + 4(JTAG) out of 336 (7.4%) PIO sites used.
   21 + 4(JTAG) out of 115 (21.7%) bonded PIO sites used.
   Number of PIO comps: 21; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 28 (  0%)  | -          | -         |
| 1        | 0 / 29 (  0%)  | -          | -         |
| 2        | 0 / 29 (  0%)  | -          | -         |
| 3        | 4 / 9 ( 44%)   | 2.5V       | -         |
| 4        | 10 / 10 (100%) | 2.5V       | -         |
| 5        | 7 / 10 ( 70%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 9 secs 

Dumping design to file MachXO_7000HE_Testproject_impl1.dir/5_1.ncd.

0 connections routed; 39 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 11 secs 

Start NBR router at 22:56:16 05/19/16

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 22:56:17 05/19/16

Start NBR section for initial routing at 22:56:17 05/19/16
Level 1, iteration 1
0(0.00%) conflict; 27(69.23%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.013ns/0.000ns; real time: 12 secs 
Level 2, iteration 1
0(0.00%) conflict; 27(69.23%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.013ns/0.000ns; real time: 12 secs 
Level 3, iteration 1
1(0.00%) conflict; 22(56.41%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.013ns/0.000ns; real time: 12 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.013ns/0.000ns; real time: 12 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 22:56:17 05/19/16
Level 1, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.013ns/0.000ns; real time: 12 secs 
Level 2, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.013ns/0.000ns; real time: 12 secs 
Level 3, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.013ns/0.000ns; real time: 12 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.013ns/0.000ns; real time: 12 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 22:56:17 05/19/16

Start NBR section for re-routing at 22:56:17 05/19/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.013ns/0.000ns; real time: 12 secs 

Start NBR section for post-routing at 22:56:17 05/19/16

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 0.013ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 11 secs 
Total REAL time: 12 secs 
Completely routed.
End of route.  39 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file MachXO_7000HE_Testproject_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 0.013
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 11 secs 
Total REAL time to completion: 12 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

ldbanno "MachXO_7000HE_Testproject_impl1.ncd" -n Verilog  -o "MachXO_7000HE_Testproject_impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the MachXO_7000HE_Testproject_impl1 design file.


Loading design for application ldbanno from file MachXO_7000HE_Testproject_impl1.ncd.
Design name: lcd_FSM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application ldbanno from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
Converting design MachXO_7000HE_Testproject_impl1.ncd into .ldb format.
Loading preferences from machxo_7000he_testproject_impl1.prf.
Writing Verilog netlist to file MachXO_7000HE_Testproject_impl1_vo.vo
Writing SDF timing to file MachXO_7000HE_Testproject_impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "MachXO_7000HE_Testproject_impl1.ncd" -n VHDL -o "MachXO_7000HE_Testproject_impl1_vho.vho"         -w -neg
ldbanno: version Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the MachXO_7000HE_Testproject_impl1 design file.


Loading design for application ldbanno from file MachXO_7000HE_Testproject_impl1.ncd.
Design name: lcd_FSM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application ldbanno from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
Converting design MachXO_7000HE_Testproject_impl1.ncd into .ldb format.
Loading preferences from machxo_7000he_testproject_impl1.prf.
Writing VHDL netlist to file MachXO_7000HE_Testproject_impl1_vho.vho
Writing SDF timing to file MachXO_7000HE_Testproject_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

bitgen -f "MachXO_7000HE_Testproject_impl1.t2b" -w "MachXO_7000HE_Testproject_impl1.ncd" "MachXO_7000HE_Testproject_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file MachXO_7000HE_Testproject_impl1.ncd.
Design name: lcd_FSM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from MachXO_7000HE_Testproject_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.90.
 
Saving bit stream in "MachXO_7000HE_Testproject_impl1.bit".
