Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 10 01:56:12 2024
| Host         : DESKTOP-C8C4U9T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    6           
TIMING-7   Critical Warning  No common node between related clocks                             4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       92          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-16  Warning           Large setup violation                                             280         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (776)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (170)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (1757)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (776)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clkcorr_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk100khz_0/inst/count_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk100khz_0/inst/count_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk100khz_0/inst/count_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk100khz_0/inst/count_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk100khz_0/inst/count_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk100khz_0/inst/count_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk100khz_0/inst/count_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk100khz_0/inst/count_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk100khz_0/inst/count_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk100khz_0/inst/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (170)
--------------------------------------------------
 There are 170 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1757)
---------------------------------
 There are 1757 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -30.904    -2271.582                    665                 6319        0.049        0.000                      0                 6319        2.000        0.000                       0                  2395  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                             ------------         ----------      --------------
MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_HardwareXCorr_clk_wiz_0_0                                              {0.000 2.500}        5.000           200.000         
  clkfbout_HardwareXCorr_clk_wiz_0_0                                              {0.000 5.000}        10.000          100.000         
MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                        {0.000 16.666}       33.333          30.000          
MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                      {0.000 16.666}       33.333          30.000          
clk                                                                               {0.000 41.666}       83.333          12.000          
  clk_out1_MicroBlaze_clk_wiz_0_0                                                 {0.000 5.000}        10.000          100.000         
  clkfbout_MicroBlaze_clk_wiz_0_0                                                 {0.000 41.666}       83.333          12.000          
sys_clk_pin                                                                       {0.000 41.660}       83.330          12.000          
  clk_out1_MicroBlaze_clk_wiz_0_0_1                                               {0.000 5.000}        10.000          100.004         
  clkfbout_MicroBlaze_clk_wiz_0_0_1                                               {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_HardwareXCorr_clk_wiz_0_0                                                  -12.197     -931.183                    402                  908        0.178        0.000                      0                  908        2.000        0.000                       0                   355  
  clkfbout_HardwareXCorr_clk_wiz_0_0                                                                                                                                                                                                7.845        0.000                       0                     3  
MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                             13.475        0.000                      0                  222        0.097        0.000                      0                  222       15.686        0.000                       0                   233  
MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                           11.292        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  
clk                                                                                                                                                                                                                                16.667        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0                                                      -1.082      -40.258                     67                 4943        0.292        0.000                      0                 4943        3.750        0.000                       0                  1759  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                                                                  16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                        16.670        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0_1                                                    -1.066      -39.149                     67                 4943        0.292        0.000                      0                 4943        3.750        0.000                       0                  1759  
  clkfbout_MicroBlaze_clk_wiz_0_0_1                                                                                                                                                                                                16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MicroBlaze_clk_wiz_0_0     clk_out1_HardwareXCorr_clk_wiz_0_0       -6.037     -324.673                    164                  168        0.211        0.000                      0                  168  
clk_out1_MicroBlaze_clk_wiz_0_0_1   clk_out1_HardwareXCorr_clk_wiz_0_0       -6.036     -324.357                    164                  168        0.213        0.000                      0                  168  
clk_out1_HardwareXCorr_clk_wiz_0_0  clk_out1_MicroBlaze_clk_wiz_0_0         -30.904     -975.444                     32                   32        3.703        0.000                      0                   32  
clk_out1_MicroBlaze_clk_wiz_0_0_1   clk_out1_MicroBlaze_clk_wiz_0_0          -1.082      -40.258                     67                 4943        0.049        0.000                      0                 4943  
clk_out1_HardwareXCorr_clk_wiz_0_0  clk_out1_MicroBlaze_clk_wiz_0_0_1       -30.887     -974.914                     32                   32        3.720        0.000                      0                   32  
clk_out1_MicroBlaze_clk_wiz_0_0     clk_out1_MicroBlaze_clk_wiz_0_0_1        -1.083      -40.282                     67                 4943        0.049        0.000                      0                 4943  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                    From Clock                                                    To Clock                                                    
----------                                                    ----------                                                    --------                                                    
(none)                                                                                                                      MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                        MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                        clk_out1_MicroBlaze_clk_wiz_0_0                               MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                        clk_out1_MicroBlaze_clk_wiz_0_0_1                             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                      MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                        MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                        clk_out1_MicroBlaze_clk_wiz_0_0                               MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                        clk_out1_MicroBlaze_clk_wiz_0_0_1                             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                                                                      clk_out1_MicroBlaze_clk_wiz_0_0                               
(none)                                                        MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_MicroBlaze_clk_wiz_0_0                               
(none)                                                        MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_MicroBlaze_clk_wiz_0_0                               
(none)                                                        clk_out1_MicroBlaze_clk_wiz_0_0                               clk_out1_MicroBlaze_clk_wiz_0_0                               
(none)                                                        clk_out1_MicroBlaze_clk_wiz_0_0_1                             clk_out1_MicroBlaze_clk_wiz_0_0                               
(none)                                                                                                                      clk_out1_MicroBlaze_clk_wiz_0_0_1                             
(none)                                                        MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_MicroBlaze_clk_wiz_0_0_1                             
(none)                                                        MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_MicroBlaze_clk_wiz_0_0_1                             
(none)                                                        clk_out1_MicroBlaze_clk_wiz_0_0                               clk_out1_MicroBlaze_clk_wiz_0_0_1                             
(none)                                                        clk_out1_MicroBlaze_clk_wiz_0_0_1                             clk_out1_MicroBlaze_clk_wiz_0_0_1                             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              clk_out1_MicroBlaze_clk_wiz_0_0                                         
(none)                              clk_out1_MicroBlaze_clk_wiz_0_0_1                                       
(none)                              clkfbout_HardwareXCorr_clk_wiz_0_0                                      
(none)                              clkfbout_MicroBlaze_clk_wiz_0_0                                         
(none)                              clkfbout_MicroBlaze_clk_wiz_0_0_1                                       
(none)                                                                  clk_out1_HardwareXCorr_clk_wiz_0_0  
(none)                                                                  clk_out1_MicroBlaze_clk_wiz_0_0     
(none)                                                                  clk_out1_MicroBlaze_clk_wiz_0_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HardwareXCorr_clk_wiz_0_0
  To Clock:  clk_out1_HardwareXCorr_clk_wiz_0_0

Setup :          402  Failing Endpoints,  Worst Slack      -12.197ns,  Total Violation     -931.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.197ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.612ns  (logic 8.816ns (60.335%)  route 5.796ns (39.665%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 3.932 - 2.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     1.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.595     1.595    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.797     4.274    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[4]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.782     5.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656     8.836 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1/P[4]
                         net (fo=2, routed)           1.250    10.086    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1_n_101
    SLICE_X24Y13         LUT3 (Prop_lut3_I1_O)        0.152    10.238 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13/O
                         net (fo=2, routed)           0.484    10.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13_n_0
    SLICE_X24Y13         LUT4 (Prop_lut4_I3_O)        0.326    11.048 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17/O
                         net (fo=1, routed)           0.000    11.048    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.598    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.712    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.826    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.940    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.163 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7/O[0]
                         net (fo=2, routed)           0.808    12.971    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7_n_7
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.325    13.296 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4/O
                         net (fo=2, routed)           0.666    13.962    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4_n_0
    SLICE_X23Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.288 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8/O
                         net (fo=1, routed)           0.000    14.288    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.952    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.066    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.294    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.408    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.531    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.645    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.759 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.759    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.873 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.873    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.207 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.207    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1_n_6
    SLICE_X23Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.432     3.932    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X23Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.012    
                         clock uncertainty           -0.068     3.945    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.065     4.010    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[61]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                         -16.207    
  -------------------------------------------------------------------
                         slack                                -12.197    

Slack (VIOLATED) :        -12.176ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.591ns  (logic 8.795ns (60.277%)  route 5.796ns (39.723%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 3.932 - 2.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     1.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.595     1.595    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.797     4.274    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[4]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.782     5.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656     8.836 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1/P[4]
                         net (fo=2, routed)           1.250    10.086    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1_n_101
    SLICE_X24Y13         LUT3 (Prop_lut3_I1_O)        0.152    10.238 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13/O
                         net (fo=2, routed)           0.484    10.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13_n_0
    SLICE_X24Y13         LUT4 (Prop_lut4_I3_O)        0.326    11.048 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17/O
                         net (fo=1, routed)           0.000    11.048    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.598    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.712    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.826    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.940    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.163 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7/O[0]
                         net (fo=2, routed)           0.808    12.971    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7_n_7
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.325    13.296 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4/O
                         net (fo=2, routed)           0.666    13.962    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4_n_0
    SLICE_X23Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.288 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8/O
                         net (fo=1, routed)           0.000    14.288    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.952    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.066    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.294    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.408    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.531    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.645    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.759 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.759    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.873 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.873    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.186 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.186    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1_n_4
    SLICE_X23Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.432     3.932    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X23Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.012    
                         clock uncertainty           -0.068     3.945    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.065     4.010    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                         -16.186    
  -------------------------------------------------------------------
                         slack                                -12.176    

Slack (VIOLATED) :        -12.102ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[62]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.517ns  (logic 8.721ns (60.075%)  route 5.796ns (39.925%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 3.932 - 2.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     1.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.595     1.595    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.797     4.274    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[4]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.782     5.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656     8.836 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1/P[4]
                         net (fo=2, routed)           1.250    10.086    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1_n_101
    SLICE_X24Y13         LUT3 (Prop_lut3_I1_O)        0.152    10.238 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13/O
                         net (fo=2, routed)           0.484    10.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13_n_0
    SLICE_X24Y13         LUT4 (Prop_lut4_I3_O)        0.326    11.048 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17/O
                         net (fo=1, routed)           0.000    11.048    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.598    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.712    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.826    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.940    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.163 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7/O[0]
                         net (fo=2, routed)           0.808    12.971    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7_n_7
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.325    13.296 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4/O
                         net (fo=2, routed)           0.666    13.962    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4_n_0
    SLICE_X23Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.288 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8/O
                         net (fo=1, routed)           0.000    14.288    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.952    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.066    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.294    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.408    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.531    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.645    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.759 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.759    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.873 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.873    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.112 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.112    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1_n_5
    SLICE_X23Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.432     3.932    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X23Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[62]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.012    
                         clock uncertainty           -0.068     3.945    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.065     4.010    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[62]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                         -16.112    
  -------------------------------------------------------------------
                         slack                                -12.102    

Slack (VIOLATED) :        -12.086ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[60]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.501ns  (logic 8.705ns (60.031%)  route 5.796ns (39.969%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 3.932 - 2.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     1.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.595     1.595    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.797     4.274    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[4]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.782     5.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656     8.836 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1/P[4]
                         net (fo=2, routed)           1.250    10.086    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1_n_101
    SLICE_X24Y13         LUT3 (Prop_lut3_I1_O)        0.152    10.238 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13/O
                         net (fo=2, routed)           0.484    10.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13_n_0
    SLICE_X24Y13         LUT4 (Prop_lut4_I3_O)        0.326    11.048 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17/O
                         net (fo=1, routed)           0.000    11.048    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.598    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.712    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.826    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.940    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.163 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7/O[0]
                         net (fo=2, routed)           0.808    12.971    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7_n_7
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.325    13.296 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4/O
                         net (fo=2, routed)           0.666    13.962    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4_n_0
    SLICE_X23Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.288 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8/O
                         net (fo=1, routed)           0.000    14.288    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.952    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.066    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.294    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.408    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.531    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.645    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.759 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.759    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.873 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.873    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.096 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.096    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1_n_7
    SLICE_X23Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.432     3.932    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X23Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[60]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.012    
                         clock uncertainty           -0.068     3.945    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.065     4.010    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[60]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                         -16.096    
  -------------------------------------------------------------------
                         slack                                -12.086    

Slack (VIOLATED) :        -12.085ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[57]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.498ns  (logic 8.702ns (60.023%)  route 5.796ns (39.977%))
  Logic Levels:           21  (CARRY4=15 DSP48E1=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 3.930 - 2.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     1.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.595     1.595    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.797     4.274    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[4]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.782     5.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656     8.836 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1/P[4]
                         net (fo=2, routed)           1.250    10.086    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1_n_101
    SLICE_X24Y13         LUT3 (Prop_lut3_I1_O)        0.152    10.238 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13/O
                         net (fo=2, routed)           0.484    10.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13_n_0
    SLICE_X24Y13         LUT4 (Prop_lut4_I3_O)        0.326    11.048 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17/O
                         net (fo=1, routed)           0.000    11.048    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.598    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.712    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.826    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.940    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.163 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7/O[0]
                         net (fo=2, routed)           0.808    12.971    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7_n_7
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.325    13.296 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4/O
                         net (fo=2, routed)           0.666    13.962    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4_n_0
    SLICE_X23Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.288 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8/O
                         net (fo=1, routed)           0.000    14.288    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.952    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.066    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.294    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.408    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.531    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.645    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.759 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.759    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.093 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.093    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_6
    SLICE_X23Y27         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.430     3.930    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X23Y27         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[57]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.010    
                         clock uncertainty           -0.068     3.943    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.065     4.008    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[57]
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                         -16.093    
  -------------------------------------------------------------------
                         slack                                -12.085    

Slack (VIOLATED) :        -12.064ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.477ns  (logic 8.681ns (59.965%)  route 5.796ns (40.035%))
  Logic Levels:           21  (CARRY4=15 DSP48E1=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 3.930 - 2.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     1.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.595     1.595    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.797     4.274    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[4]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.782     5.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656     8.836 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1/P[4]
                         net (fo=2, routed)           1.250    10.086    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1_n_101
    SLICE_X24Y13         LUT3 (Prop_lut3_I1_O)        0.152    10.238 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13/O
                         net (fo=2, routed)           0.484    10.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13_n_0
    SLICE_X24Y13         LUT4 (Prop_lut4_I3_O)        0.326    11.048 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17/O
                         net (fo=1, routed)           0.000    11.048    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.598    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.712    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.826    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.940    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.163 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7/O[0]
                         net (fo=2, routed)           0.808    12.971    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7_n_7
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.325    13.296 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4/O
                         net (fo=2, routed)           0.666    13.962    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4_n_0
    SLICE_X23Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.288 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8/O
                         net (fo=1, routed)           0.000    14.288    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.952    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.066    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.294    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.408    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.531    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.645    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.759 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.759    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.072 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.072    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_4
    SLICE_X23Y27         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.430     3.930    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X23Y27         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.010    
                         clock uncertainty           -0.068     3.943    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.065     4.008    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                         -16.072    
  -------------------------------------------------------------------
                         slack                                -12.064    

Slack (VIOLATED) :        -11.990ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[58]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.403ns  (logic 8.607ns (59.759%)  route 5.796ns (40.241%))
  Logic Levels:           21  (CARRY4=15 DSP48E1=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 3.930 - 2.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     1.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.595     1.595    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.797     4.274    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[4]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.782     5.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656     8.836 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1/P[4]
                         net (fo=2, routed)           1.250    10.086    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1_n_101
    SLICE_X24Y13         LUT3 (Prop_lut3_I1_O)        0.152    10.238 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13/O
                         net (fo=2, routed)           0.484    10.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13_n_0
    SLICE_X24Y13         LUT4 (Prop_lut4_I3_O)        0.326    11.048 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17/O
                         net (fo=1, routed)           0.000    11.048    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.598    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.712    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.826    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.940    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.163 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7/O[0]
                         net (fo=2, routed)           0.808    12.971    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7_n_7
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.325    13.296 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4/O
                         net (fo=2, routed)           0.666    13.962    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4_n_0
    SLICE_X23Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.288 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8/O
                         net (fo=1, routed)           0.000    14.288    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.952    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.066    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.294    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.408    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.531    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.645    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.759 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.759    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.998 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.998    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_5
    SLICE_X23Y27         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.430     3.930    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X23Y27         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[58]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.010    
                         clock uncertainty           -0.068     3.943    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.065     4.008    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[58]
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                         -15.998    
  -------------------------------------------------------------------
                         slack                                -11.990    

Slack (VIOLATED) :        -11.974ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[56]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.387ns  (logic 8.591ns (59.714%)  route 5.796ns (40.286%))
  Logic Levels:           21  (CARRY4=15 DSP48E1=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 3.930 - 2.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     1.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.595     1.595    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.797     4.274    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[4]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.782     5.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656     8.836 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1/P[4]
                         net (fo=2, routed)           1.250    10.086    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1_n_101
    SLICE_X24Y13         LUT3 (Prop_lut3_I1_O)        0.152    10.238 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13/O
                         net (fo=2, routed)           0.484    10.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13_n_0
    SLICE_X24Y13         LUT4 (Prop_lut4_I3_O)        0.326    11.048 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17/O
                         net (fo=1, routed)           0.000    11.048    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.598    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.712    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.826    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.940    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.163 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7/O[0]
                         net (fo=2, routed)           0.808    12.971    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7_n_7
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.325    13.296 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4/O
                         net (fo=2, routed)           0.666    13.962    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4_n_0
    SLICE_X23Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.288 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8/O
                         net (fo=1, routed)           0.000    14.288    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.952    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.066    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.294    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.408    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.531    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.645    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.759 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.759    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.982 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.982    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_7
    SLICE_X23Y27         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.430     3.930    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X23Y27         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[56]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.010    
                         clock uncertainty           -0.068     3.943    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.065     4.008    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[56]
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                -11.974    

Slack (VIOLATED) :        -11.972ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[53]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.384ns  (logic 8.588ns (59.706%)  route 5.796ns (40.294%))
  Logic Levels:           20  (CARRY4=14 DSP48E1=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 3.929 - 2.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     1.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.595     1.595    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.797     4.274    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[4]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.782     5.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656     8.836 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1/P[4]
                         net (fo=2, routed)           1.250    10.086    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1_n_101
    SLICE_X24Y13         LUT3 (Prop_lut3_I1_O)        0.152    10.238 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13/O
                         net (fo=2, routed)           0.484    10.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13_n_0
    SLICE_X24Y13         LUT4 (Prop_lut4_I3_O)        0.326    11.048 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17/O
                         net (fo=1, routed)           0.000    11.048    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.598    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.712    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.826    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.940    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.163 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7/O[0]
                         net (fo=2, routed)           0.808    12.971    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7_n_7
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.325    13.296 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4/O
                         net (fo=2, routed)           0.666    13.962    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4_n_0
    SLICE_X23Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.288 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8/O
                         net (fo=1, routed)           0.000    14.288    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.952    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.066    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.294    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.408    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.531    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.645    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.979 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.979    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_6
    SLICE_X23Y26         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.429     3.929    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X23Y26         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[53]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.009    
                         clock uncertainty           -0.068     3.942    
    SLICE_X23Y26         FDRE (Setup_fdre_C_D)        0.065     4.007    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[53]
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                         -15.979    
  -------------------------------------------------------------------
                         slack                                -11.972    

Slack (VIOLATED) :        -11.951ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.363ns  (logic 8.567ns (59.647%)  route 5.796ns (40.353%))
  Logic Levels:           20  (CARRY4=14 DSP48E1=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 3.929 - 2.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     1.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.595     1.595    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.797     4.274    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[4]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.782     5.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656     8.836 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1/P[4]
                         net (fo=2, routed)           1.250    10.086    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product1_n_101
    SLICE_X24Y13         LUT3 (Prop_lut3_I1_O)        0.152    10.238 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13/O
                         net (fo=2, routed)           0.484    10.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_13_n_0
    SLICE_X24Y13         LUT4 (Prop_lut4_I3_O)        0.326    11.048 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17/O
                         net (fo=1, routed)           0.000    11.048    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[11]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.598    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.712    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.826    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.940    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.163 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7/O[0]
                         net (fo=2, routed)           0.808    12.971    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_7_n_7
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.325    13.296 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4/O
                         net (fo=2, routed)           0.666    13.962    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_4_n_0
    SLICE_X23Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.288 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8/O
                         net (fo=1, routed)           0.000    14.288    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product[23]_i_8_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.952    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.066    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.180    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.294    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.408    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.531    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.645    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.958 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.958    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_4
    SLICE_X23Y26         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.429     3.929    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X23Y26         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.009    
                         clock uncertainty           -0.068     3.942    
    SLICE_X23Y26         FDRE (Setup_fdre_C_D)        0.065     4.007    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/product_reg[55]
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                         -15.958    
  -------------------------------------------------------------------
                         slack                                -11.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clkcorr_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.318ns  (logic 0.191ns (60.004%)  route 0.127ns (39.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 3.357 - 2.500 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 3.089 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.589     3.089    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X41Y14         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.146     3.235 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[3]/Q
                         net (fo=2, routed)           0.127     3.362    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter[3]
    SLICE_X40Y16         LUT6 (Prop_lut6_I1_O)        0.045     3.407 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter[25]_i_1/O
                         net (fo=27, routed)          0.000     3.407    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter[25]_i_1_n_0
    SLICE_X40Y16         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clkcorr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     3.315    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.857     3.357    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X40Y16         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clkcorr_reg/C  (IS_INVERTED)
                         clock pessimism             -0.252     3.105    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.124     3.229    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clkcorr_reg
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     0.547    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.583     0.583    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y22         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129     0.853    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X39Y22         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.851     0.851    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X39Y22         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.070     0.666    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     0.547    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.556     0.556    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y17         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.134     0.830    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X20Y17         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.824     0.824    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X20Y17         FDRE (Hold_fdre_C_D)         0.070     0.639    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     0.547    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.556     0.556    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y17         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.139     0.835    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X20Y17         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.824     0.824    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X20Y17         FDRE (Hold_fdre_C_D)         0.066     0.635    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.399%)  route 0.139ns (49.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     0.547    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.583     0.583    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y22         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.139     0.862    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X38Y22         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.851     0.851    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y22         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.070     0.653    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.899%)  route 0.188ns (57.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     0.547    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.563     0.563    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y8          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.188     0.891    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X27Y8          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.833     0.833    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X27Y8          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X27Y8          FDRE (Hold_fdre_C_D)         0.070     0.669    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.252%)  route 0.178ns (55.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     0.547    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.583     0.583    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y22         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.178     0.901    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X39Y24         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.848     0.848    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X39Y24         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.070     0.663    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.093%)  route 0.144ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     0.547    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.563     0.563    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y8          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.144     0.834    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X25Y9          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.833     0.833    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X25Y9          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X25Y9          FDRE (Hold_fdre_C_D)         0.017     0.596    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.371ns  (logic 0.254ns (68.425%)  route 0.117ns (31.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 3.355 - 2.500 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 3.086 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.586     3.086    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X41Y18         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.146     3.232 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[20]/Q
                         net (fo=2, routed)           0.117     3.349    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter[20]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.457 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     3.457    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/p_1_in[20]
    SLICE_X41Y18         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     3.315    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.855     3.355    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X41Y18         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.266     3.089    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.112     3.201    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.201    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.372ns  (logic 0.254ns (68.271%)  route 0.118ns (31.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 3.354 - 2.500 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 3.085 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.585     3.085    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X41Y19         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.146     3.231 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[24]/Q
                         net (fo=2, routed)           0.118     3.349    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter[24]
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.457 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     3.457    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/p_1_in[24]
    SLICE_X41Y19         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     3.315    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.854     3.354    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X41Y19         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.266     3.088    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.112     3.200    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/subframeCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HardwareXCorr_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y14     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y14     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y6      MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y6      MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y5      MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y5      MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y8      MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y8      MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y6      MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y6      MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y16     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clkcorr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y16     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clkcorr_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X11Y24     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X11Y24     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y26     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y26     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y26     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y26     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y27     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y27     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y16     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clkcorr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y16     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clkcorr_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X11Y24     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X11Y24     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y26     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y26     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y26     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y26     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y27     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y27     MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/countMulti_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HardwareXCorr_clk_wiz_0_0
  To Clock:  clkfbout_HardwareXCorr_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HardwareXCorr_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.475ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.704ns (23.732%)  route 2.262ns (76.268%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 19.532 - 16.667 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.192    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.648 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.308     4.956    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.124     5.080 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.513    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I0_O)        0.124     5.637 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.521     6.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X2Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274    17.941    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.032 f  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    19.532    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X2Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.300    19.833    
                         clock uncertainty           -0.035    19.797    
    SLICE_X2Y54          FDRE (Setup_fdre_C_CE)      -0.164    19.633    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.633    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                 13.475    

Slack (MET) :             13.774ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.861ns  (logic 0.772ns (26.984%)  route 2.089ns (73.016%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 36.199 - 33.333 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 19.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477    18.144    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.240 f  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618    19.858    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X2Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.524    20.382 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.947    21.329    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124    21.453 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.142    22.594    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X0Y56          LUT4 (Prop_lut4_I2_O)        0.124    22.718 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.718    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274    34.607    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.698 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    36.199    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.300    36.499    
                         clock uncertainty           -0.035    36.464    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.029    36.493    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.493    
                         arrival time                         -22.718    
  -------------------------------------------------------------------
                         slack                                 13.774    

Slack (MET) :             13.792ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.889ns  (logic 0.800ns (27.691%)  route 2.089ns (72.309%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 36.199 - 33.333 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 19.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477    18.144    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.240 f  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618    19.858    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X2Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.524    20.382 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.947    21.329    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124    21.453 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.142    22.594    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X0Y56          LUT5 (Prop_lut5_I3_O)        0.152    22.746 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.746    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274    34.607    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.698 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    36.199    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.300    36.499    
                         clock uncertainty           -0.035    36.464    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.075    36.539    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -22.746    
  -------------------------------------------------------------------
                         slack                                 13.792    

Slack (MET) :             13.843ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.716ns  (logic 0.772ns (28.428%)  route 1.944ns (71.572%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 36.199 - 33.333 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 19.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477    18.144    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.240 f  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618    19.858    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X2Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.524    20.382 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.947    21.329    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124    21.453 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.611    22.064    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.124    22.188 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.385    22.573    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X0Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274    34.607    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.698 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    36.199    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.300    36.499    
                         clock uncertainty           -0.035    36.464    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.047    36.417    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.417    
                         arrival time                         -22.573    
  -------------------------------------------------------------------
                         slack                                 13.843    

Slack (MET) :             13.883ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.752ns  (logic 0.772ns (28.048%)  route 1.980ns (71.952%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 36.199 - 33.333 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 19.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477    18.144    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.240 f  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618    19.858    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X2Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.524    20.382 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.947    21.329    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124    21.453 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.033    22.486    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.124    22.610 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.610    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X1Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274    34.607    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.698 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    36.199    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.300    36.499    
                         clock uncertainty           -0.035    36.464    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)        0.029    36.493    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.493    
                         arrival time                         -22.610    
  -------------------------------------------------------------------
                         slack                                 13.883    

Slack (MET) :             13.949ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.688ns  (logic 0.772ns (28.723%)  route 1.916ns (71.277%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 36.199 - 33.333 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 19.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477    18.144    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.240 f  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618    19.858    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X2Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.524    20.382 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.947    21.329    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124    21.453 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.968    22.421    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    22.545 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.545    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274    34.607    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.698 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    36.199    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.300    36.499    
                         clock uncertainty           -0.035    36.464    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.031    36.495    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.495    
                         arrival time                         -22.545    
  -------------------------------------------------------------------
                         slack                                 13.949    

Slack (MET) :             13.952ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.683ns  (logic 0.772ns (28.776%)  route 1.911ns (71.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 36.199 - 33.333 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 19.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477    18.144    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.240 f  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618    19.858    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X2Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.524    20.382 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.947    21.329    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124    21.453 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.963    22.416    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.124    22.540 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.540    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274    34.607    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.698 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    36.199    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.300    36.499    
                         clock uncertainty           -0.035    36.464    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.029    36.493    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.493    
                         arrival time                         -22.540    
  -------------------------------------------------------------------
                         slack                                 13.952    

Slack (MET) :             13.965ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.716ns  (logic 0.800ns (29.457%)  route 1.916ns (70.543%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 36.199 - 33.333 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 19.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477    18.144    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.240 f  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618    19.858    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X2Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.524    20.382 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.947    21.329    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124    21.453 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.968    22.421    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y56          LUT4 (Prop_lut4_I2_O)        0.152    22.573 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.573    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274    34.607    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.698 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    36.199    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.300    36.499    
                         clock uncertainty           -0.035    36.464    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.075    36.539    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -22.573    
  -------------------------------------------------------------------
                         slack                                 13.965    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.342ns  (logic 0.772ns (32.963%)  route 1.570ns (67.037%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 36.199 - 33.333 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 19.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477    18.144    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.240 f  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618    19.858    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X2Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.524    20.382 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.947    21.329    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124    21.453 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.623    22.076    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X0Y55          LUT2 (Prop_lut2_I0_O)        0.124    22.200 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.200    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X0Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274    34.607    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.698 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    36.199    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.300    36.499    
                         clock uncertainty           -0.035    36.464    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)        0.029    36.493    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.493    
                         arrival time                         -22.200    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.344ns  (logic 0.772ns (32.930%)  route 1.572ns (67.069%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 36.200 - 33.333 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 19.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477    18.144    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.240 f  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618    19.858    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X2Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.524    20.382 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.973    21.354    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.124    21.478 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.599    22.078    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X2Y50          LUT6 (Prop_lut6_I1_O)        0.124    22.202 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.202    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274    34.607    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.698 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.502    36.200    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.300    36.500    
                         clock uncertainty           -0.035    36.465    
    SLICE_X2Y50          FDRE (Setup_fdre_C_D)        0.079    36.544    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.544    
                         arrival time                         -22.202    
  -------------------------------------------------------------------
                         slack                                 14.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.267%)  route 0.283ns (66.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.143    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.141     1.284 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.283     1.567    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X14Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.816     1.501    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.094     1.407    
    SLICE_X14Y77         FDRE (Hold_fdre_C_D)         0.063     1.470    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.222%)  route 0.277ns (62.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.551     1.146    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y78         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164     1.310 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.277     1.586    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X16Y75         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.811     1.495    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y75         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.094     1.401    
    SLICE_X16Y75         FDRE (Hold_fdre_C_D)         0.070     1.471    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.591     1.186    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y46          FDPE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDPE (Prop_fdpe_C_Q)         0.164     1.350 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.110     1.460    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y45          SRL16E                                       r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.862     1.546    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y45          SRL16E                                       r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.344     1.202    
    SLICE_X2Y45          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.319    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.189ns (36.156%)  route 0.334ns (63.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.592     1.187    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y49          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.328 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/Q
                         net (fo=1, routed)           0.334     1.661    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.048     1.709 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[14]_i_1/O
                         net (fo=1, routed)           0.000     1.709    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[14]
    SLICE_X1Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.860     1.545    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
                         clock pessimism             -0.089     1.456    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.563    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.966%)  route 0.346ns (71.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.143    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDRE (Prop_fdre_C_Q)         0.141     1.284 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.346     1.629    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X13Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.816     1.501    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                         clock pessimism             -0.094     1.407    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.070     1.477    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.591     1.186    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y46          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     1.327 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/Q
                         net (fo=1, routed)           0.110     1.437    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7_n_0
    SLICE_X3Y45          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.862     1.546    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y45          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                         clock pessimism             -0.344     1.202    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.076     1.278    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.588     1.183    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X1Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.436    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.858     1.543    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.344     1.199    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.075     1.274    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.660%)  route 0.351ns (71.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.143    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDRE (Prop_fdre_C_Q)         0.141     1.284 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.351     1.635    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X12Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.816     1.501    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.094     1.407    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.063     1.470    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.576     1.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y75          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.312 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.128     1.440    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X7Y75          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.526    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y75          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                         clock pessimism             -0.323     1.203    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.072     1.275    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.794%)  route 0.290ns (66.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.549     1.144    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.148     1.292 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.290     1.582    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X16Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.811     1.496    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                         clock pessimism             -0.094     1.402    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.012     1.414    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X5Y46    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y46    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X2Y46    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y46    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y46    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X3Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y45    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.082ns  (logic 1.126ns (22.156%)  route 3.956ns (77.844%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 36.169 - 33.333 ) 
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.992    21.362    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.152    21.514 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.668    22.181    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.326    22.507 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840    23.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124    23.471 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.457    24.928    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X1Y77          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258    34.591    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.682 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.487    36.169    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y77          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.291    36.460    
                         clock uncertainty           -0.035    36.425    
    SLICE_X1Y77          FDCE (Setup_fdce_C_CE)      -0.205    36.220    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.220    
                         arrival time                         -24.928    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.313ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.063ns  (logic 1.126ns (22.239%)  route 3.937ns (77.761%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 36.171 - 33.333 ) 
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.992    21.362    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.152    21.514 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.668    22.181    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.326    22.507 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840    23.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124    23.471 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.438    24.909    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X3Y78          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258    34.591    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.682 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.489    36.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y78          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.291    36.462    
                         clock uncertainty           -0.035    36.427    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.205    36.222    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.222    
                         arrival time                         -24.909    
  -------------------------------------------------------------------
                         slack                                 11.313    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.075ns  (logic 1.126ns (22.187%)  route 3.949ns (77.813%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 36.171 - 33.333 ) 
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.992    21.362    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.152    21.514 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.668    22.181    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.326    22.507 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840    23.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124    23.471 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450    24.921    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258    34.591    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.682 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.489    36.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.291    36.462    
                         clock uncertainty           -0.035    36.427    
    SLICE_X2Y78          FDRE (Setup_fdre_C_CE)      -0.169    36.258    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.258    
                         arrival time                         -24.921    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.075ns  (logic 1.126ns (22.187%)  route 3.949ns (77.813%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 36.171 - 33.333 ) 
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.992    21.362    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.152    21.514 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.668    22.181    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.326    22.507 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840    23.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124    23.471 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450    24.921    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258    34.591    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.682 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.489    36.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.291    36.462    
                         clock uncertainty           -0.035    36.427    
    SLICE_X2Y78          FDRE (Setup_fdre_C_CE)      -0.169    36.258    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.258    
                         arrival time                         -24.921    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.075ns  (logic 1.126ns (22.187%)  route 3.949ns (77.813%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 36.171 - 33.333 ) 
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.992    21.362    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.152    21.514 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.668    22.181    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.326    22.507 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840    23.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124    23.471 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450    24.921    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258    34.591    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.682 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.489    36.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.291    36.462    
                         clock uncertainty           -0.035    36.427    
    SLICE_X2Y78          FDRE (Setup_fdre_C_CE)      -0.169    36.258    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.258    
                         arrival time                         -24.921    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.442ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.931ns  (logic 1.126ns (22.834%)  route 3.805ns (77.166%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 36.168 - 33.333 ) 
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.992    21.362    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.152    21.514 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.668    22.181    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.326    22.507 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840    23.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124    23.471 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.306    24.777    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258    34.591    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.682 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.486    36.168    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.291    36.459    
                         clock uncertainty           -0.035    36.424    
    SLICE_X0Y76          FDCE (Setup_fdce_C_CE)      -0.205    36.219    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.219    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                 11.442    

Slack (MET) :             11.625ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.782ns  (logic 1.126ns (23.546%)  route 3.656ns (76.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 36.166 - 33.333 ) 
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.992    21.362    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.152    21.514 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.668    22.181    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.326    22.507 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840    23.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124    23.471 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.157    24.628    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258    34.591    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.682 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484    36.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.291    36.457    
                         clock uncertainty           -0.035    36.422    
    SLICE_X2Y75          FDCE (Setup_fdce_C_CE)      -0.169    36.253    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.253    
                         arrival time                         -24.628    
  -------------------------------------------------------------------
                         slack                                 11.625    

Slack (MET) :             11.748ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.636ns  (logic 1.078ns (23.254%)  route 3.558ns (76.746%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 36.166 - 33.333 ) 
    Source Clock Delay      (SCD):    3.180ns = ( 19.847 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.618    19.847    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.422    20.269 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.457    21.725    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.324    22.049 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.857    22.907    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.332    23.239 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.244    24.482    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258    34.591    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.682 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484    36.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.305    36.471    
                         clock uncertainty           -0.035    36.436    
    SLICE_X0Y74          FDCE (Setup_fdce_C_CE)      -0.205    36.231    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.231    
                         arrival time                         -24.482    
  -------------------------------------------------------------------
                         slack                                 11.748    

Slack (MET) :             11.748ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.636ns  (logic 1.078ns (23.254%)  route 3.558ns (76.746%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 36.166 - 33.333 ) 
    Source Clock Delay      (SCD):    3.180ns = ( 19.847 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.618    19.847    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.422    20.269 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.457    21.725    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.324    22.049 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.857    22.907    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.332    23.239 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.244    24.482    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258    34.591    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.682 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484    36.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.305    36.471    
                         clock uncertainty           -0.035    36.436    
    SLICE_X0Y74          FDCE (Setup_fdce_C_CE)      -0.205    36.231    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.231    
                         arrival time                         -24.482    
  -------------------------------------------------------------------
                         slack                                 11.748    

Slack (MET) :             11.832ns  (required time - arrival time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.577ns  (logic 1.126ns (24.599%)  route 3.451ns (75.401%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 36.168 - 33.333 ) 
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.992    21.362    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.152    21.514 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.668    22.181    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.326    22.507 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840    23.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124    23.471 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.952    24.423    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258    34.591    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.682 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.486    36.168    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.291    36.459    
                         clock uncertainty           -0.035    36.424    
    SLICE_X2Y73          FDRE (Setup_fdre_C_CE)      -0.169    36.255    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.255    
                         arrival time                         -24.423    
  -------------------------------------------------------------------
                         slack                                 11.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X1Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.299 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.467    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X1Y52          LUT6 (Prop_lut6_I5_O)        0.045     1.512 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.512    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X1Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.523    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X1Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.365     1.158    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.091     1.249    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     1.322 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.497    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.045     1.542 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.542    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X2Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.523    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.365     1.158    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.120     1.278    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X1Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.299 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.530    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X1Y52          LUT3 (Prop_lut3_I2_O)        0.045     1.575 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.575    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X1Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.523    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X1Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.365     1.158    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.092     1.250    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.493ns  (logic 0.191ns (38.736%)  route 0.302ns (61.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 18.186 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.190    18.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.045    18.203 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.112    18.315    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857    18.186    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.348    17.838    
    SLICE_X6Y53          FDRE (Hold_fdre_C_CE)       -0.012    17.826    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.826    
                         arrival time                          18.315    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.493ns  (logic 0.191ns (38.736%)  route 0.302ns (61.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 18.186 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.190    18.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.045    18.203 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.112    18.315    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857    18.186    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.348    17.838    
    SLICE_X6Y53          FDRE (Hold_fdre_C_CE)       -0.012    17.826    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.826    
                         arrival time                          18.315    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.639%)  route 0.316ns (62.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 18.188 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.190    18.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.045    18.203 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.330    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.859    18.188    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.328    17.860    
    SLICE_X3Y53          FDRE (Hold_fdre_C_CE)       -0.032    17.828    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.828    
                         arrival time                          18.330    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.639%)  route 0.316ns (62.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 18.188 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.190    18.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.045    18.203 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.330    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.859    18.188    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.328    17.860    
    SLICE_X3Y53          FDRE (Hold_fdre_C_CE)       -0.032    17.828    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.828    
                         arrival time                          18.330    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.639%)  route 0.316ns (62.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 18.188 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.190    18.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.045    18.203 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.330    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.859    18.188    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.328    17.860    
    SLICE_X3Y53          FDRE (Hold_fdre_C_CE)       -0.032    17.828    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.828    
                         arrival time                          18.330    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.639%)  route 0.316ns (62.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 18.188 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.190    18.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.045    18.203 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.330    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.859    18.188    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.328    17.860    
    SLICE_X3Y53          FDRE (Hold_fdre_C_CE)       -0.032    17.828    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.828    
                         arrival time                          18.330    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.639%)  route 0.316ns (62.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 18.188 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.190    18.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.045    18.203 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.330    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.859    18.188    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.328    17.860    
    SLICE_X3Y53          FDRE (Hold_fdre_C_CE)       -0.032    17.828    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.828    
                         arrival time                          18.330    
  -------------------------------------------------------------------
                         slack                                  0.501    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y53    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y53    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y53    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y53    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X2Y52    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y53    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y53    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y54    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y53    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y53    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :           67  Failing Endpoints,  Worst Slack       -1.082ns,  Total Violation      -40.258ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 2.825ns (25.961%)  route 8.057ns (74.039%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.270     9.616    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_S_O)       0.525    10.141 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.141    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_pc_ii_1
    SLICE_X5Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500     8.666    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X5Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.237    
                         clock uncertainty           -0.242     8.994    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.064     9.058    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 2.825ns (26.080%)  route 8.007ns (73.920%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 8.664 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.220     9.566    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X0Y61          MUXF7 (Prop_muxf7_S_O)       0.525    10.091 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.091    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/of_pc_ii_15
    SLICE_X0Y61          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.498     8.664    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Clk
    SLICE_X0Y61          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.249    
                         clock uncertainty           -0.242     9.006    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)        0.064     9.070    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                         clock pessimism              0.571     9.232    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/C
                         clock pessimism              0.571     9.232    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/C
                         clock pessimism              0.571     9.232    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/of_PipeRun_for_ce
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/C
                         clock pessimism              0.571     9.232    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.789ns  (logic 2.825ns (26.183%)  route 7.964ns (73.817%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.178     9.523    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X1Y63          MUXF7 (Prop_muxf7_S_O)       0.525    10.048 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.048    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/of_pc_ii_13
    SLICE_X1Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.496     8.662    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Clk
    SLICE_X1Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.247    
                         clock uncertainty           -0.242     9.004    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.064     9.068    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.729ns  (logic 2.845ns (26.517%)  route 7.884ns (73.483%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 8.664 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.097     9.443    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X4Y60          MUXF7 (Prop_muxf7_S_O)       0.545     9.988 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.988    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_pc_ii_8
    SLICE_X4Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.498     8.664    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X4Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.235    
                         clock uncertainty           -0.242     8.992    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.064     9.056    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 2.825ns (26.406%)  route 7.873ns (73.594%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.086     9.432    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X4Y56          MUXF7 (Prop_muxf7_S_O)       0.525     9.957 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.957    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/of_pc_ii_14
    SLICE_X4Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500     8.666    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X4Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.237    
                         clock uncertainty           -0.242     8.994    
    SLICE_X4Y56          FDRE (Setup_fdre_C_D)        0.064     9.058    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (VIOLATED) :        -0.895ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.707ns  (logic 2.845ns (26.571%)  route 7.862ns (73.429%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 8.665 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.075     9.421    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X0Y60          MUXF7 (Prop_muxf7_S_O)       0.545     9.966 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.966    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/of_pc_ii_10
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.499     8.665    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.250    
                         clock uncertainty           -0.242     9.007    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.064     9.071    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 -0.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.376%)  route 0.243ns (56.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.554    -0.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X15Y68         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.284    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[21]
    SLICE_X14Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__48/O
                         net (fo=8, routed)           0.133    -0.107    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/DIB1
    SLICE_X14Y68         RAMD32                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.820    -0.772    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y68         RAMD32                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.250    -0.523    
    SLICE_X14Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.399    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.231ns (57.837%)  route 0.168ns (42.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.587    -0.503    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X7Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/Q
                         net (fo=1, routed)           0.054    -0.307    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[4]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.045    -0.262 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_2__94/O
                         net (fo=8, routed)           0.114    -0.148    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_I2_4
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.045    -0.103 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[4]
    SLICE_X4Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.856    -0.736    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X4Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.091    -0.396    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.578%)  route 0.153ns (38.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.561    -0.529    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/Q
                         net (fo=1, routed)           0.153    -0.227    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[9]
    SLICE_X17Y48         LUT5 (Prop_lut5_I3_O)        0.098    -0.129 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[22]
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/C
                         clock pessimism              0.248    -0.513    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.091    -0.422    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.400%)  route 0.236ns (62.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.587    -0.503    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Clk
    SLICE_X7Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.236    -0.126    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[7]
    SLICE_X5Y59          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.856    -0.736    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X5Y59          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.066    -0.421    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.562    -0.528    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.203    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[1]
    SLICE_X23Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/C
                         clock pessimism              0.246    -0.515    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.016    -0.499    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.561    -0.529    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[27]
    SLICE_X23Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.831    -0.762    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
                         clock pessimism              0.246    -0.516    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.016    -0.500    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.562    -0.528    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.203    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[6]
    SLICE_X23Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/C
                         clock pessimism              0.246    -0.515    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.016    -0.499    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.563    -0.527    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.379 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.202    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[30]
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/C
                         clock pessimism              0.247    -0.514    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.016    -0.498    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.950%)  route 0.231ns (62.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X33Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.231    -0.153    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q[7]
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.835    -0.758    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
                         clock pessimism              0.246    -0.512    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.063    -0.449    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.837%)  route 0.203ns (47.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.579    -0.511    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/Q
                         net (fo=1, routed)           0.203    -0.180    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_1
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.099    -0.081 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1/O
                         net (fo=1, routed)           0.000    -0.081    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.846    -0.746    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/C
                         clock pessimism              0.249    -0.498    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121    -0.377    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y1      MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y6    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1

Setup :           67  Failing Endpoints,  Worst Slack       -1.066ns,  Total Violation      -39.149ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 2.825ns (25.961%)  route 8.057ns (74.039%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.270     9.616    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_S_O)       0.525    10.141 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.141    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_pc_ii_1
    SLICE_X5Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500     8.666    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X5Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.236    
                         clock uncertainty           -0.226     9.011    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.064     9.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 2.825ns (26.080%)  route 8.007ns (73.920%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 8.664 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.220     9.566    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X0Y61          MUXF7 (Prop_muxf7_S_O)       0.525    10.091 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.091    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/of_pc_ii_15
    SLICE_X0Y61          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.498     8.664    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Clk
    SLICE_X0Y61          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.248    
                         clock uncertainty           -0.226     9.023    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)        0.064     9.087    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -0.984ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                         clock pessimism              0.571     9.231    
                         clock uncertainty           -0.226     9.006    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.552    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -0.984    

Slack (VIOLATED) :        -0.984ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/C
                         clock pessimism              0.571     9.231    
                         clock uncertainty           -0.226     9.006    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.552    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -0.984    

Slack (VIOLATED) :        -0.984ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/C
                         clock pessimism              0.571     9.231    
                         clock uncertainty           -0.226     9.006    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.552    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -0.984    

Slack (VIOLATED) :        -0.984ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/of_PipeRun_for_ce
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/C
                         clock pessimism              0.571     9.231    
                         clock uncertainty           -0.226     9.006    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.552    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -0.984    

Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.789ns  (logic 2.825ns (26.183%)  route 7.964ns (73.817%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.178     9.523    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X1Y63          MUXF7 (Prop_muxf7_S_O)       0.525    10.048 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.048    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/of_pc_ii_13
    SLICE_X1Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.496     8.662    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Clk
    SLICE_X1Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.246    
                         clock uncertainty           -0.226     9.021    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.064     9.085    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.729ns  (logic 2.845ns (26.517%)  route 7.884ns (73.483%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 8.664 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.097     9.443    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X4Y60          MUXF7 (Prop_muxf7_S_O)       0.545     9.988 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.988    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_pc_ii_8
    SLICE_X4Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.498     8.664    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X4Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.234    
                         clock uncertainty           -0.226     9.009    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.064     9.073    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.882ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 2.825ns (26.406%)  route 7.873ns (73.594%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.086     9.432    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X4Y56          MUXF7 (Prop_muxf7_S_O)       0.525     9.957 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.957    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/of_pc_ii_14
    SLICE_X4Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500     8.666    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X4Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.236    
                         clock uncertainty           -0.226     9.011    
    SLICE_X4Y56          FDRE (Setup_fdre_C_D)        0.064     9.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 -0.882    

Slack (VIOLATED) :        -0.878ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.707ns  (logic 2.845ns (26.571%)  route 7.862ns (73.429%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 8.665 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.075     9.421    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X0Y60          MUXF7 (Prop_muxf7_S_O)       0.545     9.966 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.966    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/of_pc_ii_10
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.499     8.665    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.249    
                         clock uncertainty           -0.226     9.024    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.064     9.088    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 -0.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.376%)  route 0.243ns (56.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.554    -0.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X15Y68         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.284    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[21]
    SLICE_X14Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__48/O
                         net (fo=8, routed)           0.133    -0.107    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/DIB1
    SLICE_X14Y68         RAMD32                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.820    -0.772    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y68         RAMD32                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.250    -0.523    
    SLICE_X14Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.399    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.231ns (57.837%)  route 0.168ns (42.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.587    -0.503    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X7Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/Q
                         net (fo=1, routed)           0.054    -0.307    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[4]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.045    -0.262 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_2__94/O
                         net (fo=8, routed)           0.114    -0.148    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_I2_4
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.045    -0.103 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[4]
    SLICE_X4Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.856    -0.736    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X4Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.091    -0.396    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.578%)  route 0.153ns (38.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.561    -0.529    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/Q
                         net (fo=1, routed)           0.153    -0.227    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[9]
    SLICE_X17Y48         LUT5 (Prop_lut5_I3_O)        0.098    -0.129 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[22]
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/C
                         clock pessimism              0.248    -0.513    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.091    -0.422    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.400%)  route 0.236ns (62.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.587    -0.503    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Clk
    SLICE_X7Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.236    -0.126    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[7]
    SLICE_X5Y59          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.856    -0.736    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X5Y59          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.066    -0.421    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.562    -0.528    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.203    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[1]
    SLICE_X23Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/C
                         clock pessimism              0.246    -0.515    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.016    -0.499    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.561    -0.529    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[27]
    SLICE_X23Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.831    -0.762    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
                         clock pessimism              0.246    -0.516    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.016    -0.500    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.562    -0.528    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.203    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[6]
    SLICE_X23Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/C
                         clock pessimism              0.246    -0.515    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.016    -0.499    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.563    -0.527    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.379 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.202    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[30]
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/C
                         clock pessimism              0.247    -0.514    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.016    -0.498    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.950%)  route 0.231ns (62.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X33Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.231    -0.153    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q[7]
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.835    -0.758    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
                         clock pessimism              0.246    -0.512    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.063    -0.449    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.837%)  route 0.203ns (47.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.579    -0.511    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/Q
                         net (fo=1, routed)           0.203    -0.180    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_1
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.099    -0.081 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1/O
                         net (fo=1, routed)           0.000    -0.081    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.846    -0.746    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/C
                         clock pessimism              0.249    -0.498    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121    -0.377    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y1      MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     MicroBlaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67     MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0_1
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y6    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_HardwareXCorr_clk_wiz_0_0

Setup :          164  Failing Endpoints,  Worst Slack       -6.037ns,  Total Violation     -324.673ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.037ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.790ns  (logic 0.518ns (4.393%)  route 11.272ns (95.607%))
  Logic Levels:           0  
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 6.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=16, routed)         11.272    11.018    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.475     6.475    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.475    
                         clock uncertainty           -0.757     5.717    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     4.980    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 -6.037    

Slack (VIOLATED) :        -5.571ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 0.518ns (4.577%)  route 10.800ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        2.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 6.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=16, routed)         10.800    10.545    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.469     6.469    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.469    
                         clock uncertainty           -0.757     5.711    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     4.974    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                 -5.571    

Slack (VIOLATED) :        -5.472ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.225ns  (logic 0.518ns (4.615%)  route 10.707ns (95.385%))
  Logic Levels:           0  
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 6.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=16, routed)         10.707    10.452    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[8]
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.475     6.475    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     6.475    
                         clock uncertainty           -0.757     5.717    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     4.980    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 -5.472    

Slack (VIOLATED) :        -5.215ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.968ns  (logic 0.518ns (4.723%)  route 10.450ns (95.277%))
  Logic Levels:           0  
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 6.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/Q
                         net (fo=16, routed)         10.450    10.195    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[7]
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.475     6.475    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     6.475    
                         clock uncertainty           -0.757     5.717    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     4.980    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                 -5.215    

Slack (VIOLATED) :        -4.973ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.726ns  (logic 0.518ns (4.830%)  route 10.208ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 6.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/Q
                         net (fo=16, routed)         10.208     9.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.475     6.475    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.475    
                         clock uncertainty           -0.757     5.717    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     4.980    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                 -4.973    

Slack (VIOLATED) :        -4.972ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.719ns  (logic 0.518ns (4.833%)  route 10.201ns (95.167%))
  Logic Levels:           0  
  Clock Path Skew:        2.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 6.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/Q
                         net (fo=16, routed)         10.201     9.946    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.469     6.469    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.469    
                         clock uncertainty           -0.757     5.711    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     4.974    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                 -4.972    

Slack (VIOLATED) :        -4.780ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.525ns  (logic 0.518ns (4.921%)  route 10.007ns (95.079%))
  Logic Levels:           0  
  Clock Path Skew:        2.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 6.467 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=16, routed)         10.007     9.753    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[8]
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.467     6.467    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     6.467    
                         clock uncertainty           -0.757     5.709    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     4.972    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          4.972    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                 -4.780    

Slack (VIOLATED) :        -4.741ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.496ns  (logic 0.518ns (4.935%)  route 9.978ns (95.065%))
  Logic Levels:           0  
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 6.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/Q
                         net (fo=16, routed)          9.978     9.723    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.477     6.477    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.757     5.719    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737     4.982    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          4.982    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 -4.741    

Slack (VIOLATED) :        -4.571ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.322ns  (logic 0.518ns (5.018%)  route 9.804ns (94.982%))
  Logic Levels:           0  
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 6.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=16, routed)          9.804     9.549    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.473     6.473    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.473    
                         clock uncertainty           -0.757     5.715    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     4.978    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                 -4.571    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.211ns  (logic 0.518ns (5.073%)  route 9.693ns (94.927%))
  Logic Levels:           0  
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 6.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/Q
                         net (fo=16, routed)          9.693     9.438    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.477     6.477    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.757     5.719    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737     4.982    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          4.982    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 -4.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.164ns (6.152%)  route 2.502ns (93.848%))
  Logic Levels:           0  
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/Q
                         net (fo=8, routed)           2.502     2.141    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.876     0.876    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.757     1.634    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.930    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.164ns (6.112%)  route 2.519ns (93.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/Q
                         net (fo=8, routed)           2.519     2.158    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.874     0.874    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.757     1.632    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.928    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.164ns (6.076%)  route 2.535ns (93.924%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=8, routed)           2.535     2.175    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[0]
    RAMB18_X2Y9          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.865     0.865    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y9          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.757     1.623    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.919    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.164ns (6.070%)  route 2.538ns (93.930%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/Q
                         net (fo=16, routed)          2.538     2.177    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.864     0.864    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.757     1.622    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     1.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.128ns (4.823%)  route 2.526ns (95.177%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X33Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/Q
                         net (fo=16, routed)          2.526     2.129    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[2]
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.865     0.865    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.757     1.623    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     1.866    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.164ns (6.002%)  route 2.568ns (93.998%))
  Logic Levels:           0  
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=8, routed)           2.568     2.208    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y0          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.877     0.877    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.757     1.635    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.931    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.164ns (5.989%)  route 2.574ns (94.011%))
  Logic Levels:           0  
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/Q
                         net (fo=16, routed)          2.574     2.214    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.877     0.877    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.757     1.635    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.931    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.128ns (4.757%)  route 2.563ns (95.243%))
  Logic Levels:           0  
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X33Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/Q
                         net (fo=16, routed)          2.563     2.166    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.876     0.876    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.757     1.634    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     1.877    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.164ns (5.970%)  route 2.583ns (94.030%))
  Logic Levels:           0  
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/Q
                         net (fo=16, routed)          2.583     2.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.868     0.868    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.757     1.626    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.922    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.164ns (5.938%)  route 2.598ns (94.062%))
  Logic Levels:           0  
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][11]/Q
                         net (fo=8, routed)           2.598     2.237    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.874     0.874    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.757     1.632    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.928    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1
  To Clock:  clk_out1_HardwareXCorr_clk_wiz_0_0

Setup :          164  Failing Endpoints,  Worst Slack       -6.036ns,  Total Violation     -324.357ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.036ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.790ns  (logic 0.518ns (4.393%)  route 11.272ns (95.607%))
  Logic Levels:           0  
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 6.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=16, routed)         11.272    11.018    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.475     6.475    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.475    
                         clock uncertainty           -0.756     5.719    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     4.982    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.982    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 -6.036    

Slack (VIOLATED) :        -5.569ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 0.518ns (4.577%)  route 10.800ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        2.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 6.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=16, routed)         10.800    10.545    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.469     6.469    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.469    
                         clock uncertainty           -0.756     5.713    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     4.976    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.976    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                 -5.569    

Slack (VIOLATED) :        -5.470ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.225ns  (logic 0.518ns (4.615%)  route 10.707ns (95.385%))
  Logic Levels:           0  
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 6.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=16, routed)         10.707    10.452    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[8]
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.475     6.475    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     6.475    
                         clock uncertainty           -0.756     5.719    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     4.982    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          4.982    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 -5.470    

Slack (VIOLATED) :        -5.213ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.968ns  (logic 0.518ns (4.723%)  route 10.450ns (95.277%))
  Logic Levels:           0  
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 6.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/Q
                         net (fo=16, routed)         10.450    10.195    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[7]
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.475     6.475    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     6.475    
                         clock uncertainty           -0.756     5.719    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     4.982    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          4.982    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                 -5.213    

Slack (VIOLATED) :        -4.971ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.726ns  (logic 0.518ns (4.830%)  route 10.208ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 6.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/Q
                         net (fo=16, routed)         10.208     9.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.475     6.475    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.475    
                         clock uncertainty           -0.756     5.719    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     4.982    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.982    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                 -4.971    

Slack (VIOLATED) :        -4.970ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.719ns  (logic 0.518ns (4.833%)  route 10.201ns (95.167%))
  Logic Levels:           0  
  Clock Path Skew:        2.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 6.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/Q
                         net (fo=16, routed)         10.201     9.946    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.469     6.469    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.469    
                         clock uncertainty           -0.756     5.713    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     4.976    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.976    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                 -4.970    

Slack (VIOLATED) :        -4.779ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.525ns  (logic 0.518ns (4.921%)  route 10.007ns (95.079%))
  Logic Levels:           0  
  Clock Path Skew:        2.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 6.467 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=16, routed)         10.007     9.753    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[8]
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.467     6.467    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y11         RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     6.467    
                         clock uncertainty           -0.756     5.711    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     4.974    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                 -4.779    

Slack (VIOLATED) :        -4.739ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.496ns  (logic 0.518ns (4.935%)  route 9.978ns (95.065%))
  Logic Levels:           0  
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 6.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/Q
                         net (fo=16, routed)          9.978     9.723    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.477     6.477    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.756     5.721    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737     4.984    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 -4.739    

Slack (VIOLATED) :        -4.569ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.322ns  (logic 0.518ns (5.018%)  route 9.804ns (94.982%))
  Logic Levels:           0  
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 6.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=16, routed)          9.804     9.549    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.473     6.473    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.473    
                         clock uncertainty           -0.756     5.717    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     4.980    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                 -4.569    

Slack (VIOLATED) :        -4.454ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@5.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.211ns  (logic 0.518ns (5.073%)  route 9.693ns (94.927%))
  Logic Levels:           0  
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 6.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.568    -0.773    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/Q
                         net (fo=16, routed)          9.693     9.438    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     6.453    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     3.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     4.909    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.477     6.477    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.756     5.721    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737     4.984    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 -4.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.164ns (6.152%)  route 2.502ns (93.848%))
  Logic Levels:           0  
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/Q
                         net (fo=8, routed)           2.502     2.141    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.876     0.876    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.756     1.632    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.928    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.164ns (6.112%)  route 2.519ns (93.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/Q
                         net (fo=8, routed)           2.519     2.158    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.874     0.874    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.756     1.630    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.926    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.164ns (6.076%)  route 2.535ns (93.924%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=8, routed)           2.535     2.175    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[0]
    RAMB18_X2Y9          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.865     0.865    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y9          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.756     1.621    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.917    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.164ns (6.070%)  route 2.538ns (93.930%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/Q
                         net (fo=16, routed)          2.538     2.177    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.864     0.864    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.756     1.620    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     1.916    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.128ns (4.823%)  route 2.526ns (95.177%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X33Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/Q
                         net (fo=16, routed)          2.526     2.129    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[2]
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.865     0.865    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y8          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.756     1.621    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     1.864    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.164ns (6.002%)  route 2.568ns (93.998%))
  Logic Levels:           0  
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=8, routed)           2.568     2.208    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y0          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.877     0.877    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.756     1.633    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.929    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.164ns (5.989%)  route 2.574ns (94.011%))
  Logic Levels:           0  
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/Q
                         net (fo=16, routed)          2.574     2.214    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.877     0.877    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.756     1.633    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.929    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.128ns (4.757%)  route 2.563ns (95.243%))
  Logic Levels:           0  
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X33Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/Q
                         net (fo=16, routed)          2.563     2.166    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.876     0.876    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.756     1.632    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     1.875    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.164ns (5.970%)  route 2.583ns (94.030%))
  Logic Levels:           0  
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/Q
                         net (fo=16, routed)          2.583     2.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.868     0.868    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.756     1.624    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.920    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.164ns (5.938%)  route 2.598ns (94.062%))
  Logic Levels:           0  
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.756ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y5          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][11]/Q
                         net (fo=8, routed)           2.598     2.237    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.874     0.874    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.756     1.630    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.926    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HardwareXCorr_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack      -30.904ns,  Total Violation     -975.444ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.703ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -30.904ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.771ns  (logic 13.593ns (47.245%)  route 15.178ns (52.755%))
  Logic Levels:           54  (CARRY4=39 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.705 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.443    37.148    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[26]
    SLICE_X27Y41         LUT5 (Prop_lut5_I1_O)        0.303    37.451 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[26]_INST_0/O
                         net (fo=1, routed)           0.446    37.897    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[26]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.918     7.730    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                     -0.737     6.993    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                         -37.897    
  -------------------------------------------------------------------
                         slack                                -30.904    

Slack (VIOLATED) :        -30.895ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.762ns  (logic 13.707ns (47.656%)  route 15.055ns (52.344%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.485 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.485    MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.819 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.305    37.123    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[30]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.303    37.426 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[30]_INST_0/O
                         net (fo=1, routed)           0.461    37.888    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[30]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.918     7.730    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                     -0.737     6.993    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                         -37.888    
  -------------------------------------------------------------------
                         slack                                -30.895    

Slack (VIOLATED) :        -30.764ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.631ns  (logic 13.575ns (47.413%)  route 15.056ns (52.587%))
  Logic Levels:           54  (CARRY4=39 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.684 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.306    36.990    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[28]
    SLICE_X27Y43         LUT5 (Prop_lut5_I1_O)        0.306    37.296 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0/O
                         net (fo=1, routed)           0.461    37.757    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[28]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.918     7.730    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                     -0.737     6.993    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                         -37.757    
  -------------------------------------------------------------------
                         slack                                -30.764    

Slack (VIOLATED) :        -30.693ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.560ns  (logic 13.155ns (46.061%)  route 15.405ns (53.939%))
  Logic Levels:           51  (CARRY4=36 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.268 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.587    36.854    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[15]
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.302    37.156 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[15]_INST_0/O
                         net (fo=1, routed)           0.529    37.685    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[15]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.918     7.730    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737     6.993    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                         -37.685    
  -------------------------------------------------------------------
                         slack                                -30.693    

Slack (VIOLATED) :        -30.678ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.546ns  (logic 13.479ns (47.219%)  route 15.067ns (52.781%))
  Logic Levels:           53  (CARRY4=38 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.591 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.316    36.906    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[22]
    SLICE_X26Y42         LUT5 (Prop_lut5_I1_O)        0.303    37.209 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[22]_INST_0/O
                         net (fo=1, routed)           0.462    37.671    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[22]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.918     7.730    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                     -0.737     6.993    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                         -37.671    
  -------------------------------------------------------------------
                         slack                                -30.678    

Slack (VIOLATED) :        -30.675ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.543ns  (logic 13.497ns (47.287%)  route 15.046ns (52.713%))
  Logic Levels:           54  (CARRY4=39 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.610 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.308    36.918    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[27]
    SLICE_X27Y43         LUT5 (Prop_lut5_I1_O)        0.302    37.220 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[27]_INST_0/O
                         net (fo=1, routed)           0.448    37.668    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[27]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.918     7.730    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                     -0.737     6.993    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                         -37.668    
  -------------------------------------------------------------------
                         slack                                -30.675    

Slack (VIOLATED) :        -30.669ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.536ns  (logic 13.461ns (47.172%)  route 15.075ns (52.828%))
  Logic Levels:           53  (CARRY4=38 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.570 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.339    36.908    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[24]
    SLICE_X26Y41         LUT5 (Prop_lut5_I1_O)        0.306    37.214 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0/O
                         net (fo=1, routed)           0.447    37.661    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[24]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.918     7.730    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                     -0.737     6.993    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                         -37.661    
  -------------------------------------------------------------------
                         slack                                -30.669    

Slack (VIOLATED) :        -30.658ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.525ns  (logic 13.611ns (47.715%)  route 14.914ns (52.285%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.485 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.485    MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.724 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.308    37.032    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[31]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.302    37.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0/O
                         net (fo=1, routed)           0.317    37.651    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[31]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.918     7.730    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                     -0.737     6.993    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                         -37.651    
  -------------------------------------------------------------------
                         slack                                -30.658    

Slack (VIOLATED) :        -30.647ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.514ns  (logic 13.477ns (47.264%)  route 15.037ns (52.736%))
  Logic Levels:           54  (CARRY4=39 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.593 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.301    36.893    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[25]
    SLICE_X27Y43         LUT5 (Prop_lut5_I1_O)        0.299    37.192 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[25]_INST_0/O
                         net (fo=1, routed)           0.448    37.640    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[25]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.918     7.730    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                     -0.737     6.993    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                         -37.640    
  -------------------------------------------------------------------
                         slack                                -30.647    

Slack (VIOLATED) :        -30.645ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.512ns  (logic 13.119ns (46.012%)  route 15.393ns (53.988%))
  Logic Levels:           50  (CARRY4=35 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.228 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.516    36.744    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[12]
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.306    37.050 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0/O
                         net (fo=1, routed)           0.588    37.638    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.918     7.730    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.737     6.993    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                         -37.638    
  -------------------------------------------------------------------
                         slack                                -30.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.703ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.146ns  (logic 0.191ns (16.671%)  route 0.955ns (83.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.755     3.955    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.045     4.000 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[2]_INST_0/O
                         net (fo=1, routed)           0.200     4.199    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.918     0.200    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.496    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.740ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.183ns  (logic 0.191ns (16.144%)  route 0.992ns (83.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.793     3.993    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X22Y39         LUT5 (Prop_lut5_I0_O)        0.045     4.038 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[6]_INST_0/O
                         net (fo=1, routed)           0.199     4.237    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.918     0.200    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     0.496    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.743ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.186ns  (logic 0.191ns (16.104%)  route 0.995ns (83.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.889     4.088    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X25Y45         LUT5 (Prop_lut5_I0_O)        0.045     4.133 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[29]_INST_0/O
                         net (fo=1, routed)           0.106     4.240    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[29]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.918     0.200    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.296     0.496    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.749ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.192ns  (logic 0.191ns (16.024%)  route 1.001ns (83.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.802     4.002    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X22Y39         LUT5 (Prop_lut5_I0_O)        0.045     4.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0/O
                         net (fo=1, routed)           0.199     4.246    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.918     0.200    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     0.496    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.853ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.296ns  (logic 0.191ns (14.740%)  route 1.105ns (85.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.938     4.138    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X27Y43         LUT5 (Prop_lut5_I0_O)        0.045     4.183 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0/O
                         net (fo=1, routed)           0.167     4.349    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[28]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.918     0.200    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.296     0.496    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.854ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.297ns  (logic 0.191ns (14.725%)  route 1.106ns (85.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.979     4.179    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X27Y44         LUT5 (Prop_lut5_I0_O)        0.045     4.224 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0/O
                         net (fo=1, routed)           0.127     4.351    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[31]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.918     0.200    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.296     0.496    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.869ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.312ns  (logic 0.191ns (14.561%)  route 1.121ns (85.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.800     4.000    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.045     4.045 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0/O
                         net (fo=1, routed)           0.321     4.365    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.918     0.200    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     0.496    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.886ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.329ns  (logic 0.191ns (14.372%)  route 1.138ns (85.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.938     4.138    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.045     4.183 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0/O
                         net (fo=1, routed)           0.200     4.383    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[16]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.918     0.200    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.296     0.496    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.329ns  (logic 0.191ns (14.372%)  route 1.138ns (85.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.952     4.151    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X27Y44         LUT5 (Prop_lut5_I0_O)        0.045     4.196 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[30]_INST_0/O
                         net (fo=1, routed)           0.186     4.383    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[30]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.918     0.200    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.296     0.496    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.895ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.338ns  (logic 0.191ns (14.278%)  route 1.147ns (85.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.918ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.978     4.178    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X27Y44         LUT5 (Prop_lut5_I0_O)        0.045     4.223 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[11]_INST_0/O
                         net (fo=1, routed)           0.169     4.391    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.918     0.200    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     0.496    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  3.895    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :           67  Failing Endpoints,  Worst Slack       -1.082ns,  Total Violation      -40.258ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 2.825ns (25.961%)  route 8.057ns (74.039%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.270     9.616    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_S_O)       0.525    10.141 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.141    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_pc_ii_1
    SLICE_X5Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500     8.666    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X5Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.237    
                         clock uncertainty           -0.242     8.994    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.064     9.058    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 2.825ns (26.080%)  route 8.007ns (73.920%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 8.664 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.220     9.566    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X0Y61          MUXF7 (Prop_muxf7_S_O)       0.525    10.091 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.091    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/of_pc_ii_15
    SLICE_X0Y61          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.498     8.664    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Clk
    SLICE_X0Y61          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.249    
                         clock uncertainty           -0.242     9.006    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)        0.064     9.070    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                         clock pessimism              0.571     9.232    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/C
                         clock pessimism              0.571     9.232    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/C
                         clock pessimism              0.571     9.232    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/of_PipeRun_for_ce
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/C
                         clock pessimism              0.571     9.232    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.789ns  (logic 2.825ns (26.183%)  route 7.964ns (73.817%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.178     9.523    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X1Y63          MUXF7 (Prop_muxf7_S_O)       0.525    10.048 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.048    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/of_pc_ii_13
    SLICE_X1Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.496     8.662    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Clk
    SLICE_X1Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.247    
                         clock uncertainty           -0.242     9.004    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.064     9.068    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.729ns  (logic 2.845ns (26.517%)  route 7.884ns (73.483%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 8.664 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.097     9.443    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X4Y60          MUXF7 (Prop_muxf7_S_O)       0.545     9.988 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.988    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_pc_ii_8
    SLICE_X4Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.498     8.664    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X4Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.235    
                         clock uncertainty           -0.242     8.992    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.064     9.056    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 2.825ns (26.406%)  route 7.873ns (73.594%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.086     9.432    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X4Y56          MUXF7 (Prop_muxf7_S_O)       0.525     9.957 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.957    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/of_pc_ii_14
    SLICE_X4Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500     8.666    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X4Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.237    
                         clock uncertainty           -0.242     8.994    
    SLICE_X4Y56          FDRE (Setup_fdre_C_D)        0.064     9.058    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (VIOLATED) :        -0.895ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.707ns  (logic 2.845ns (26.571%)  route 7.862ns (73.429%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 8.665 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.075     9.421    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X0Y60          MUXF7 (Prop_muxf7_S_O)       0.545     9.966 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.966    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/of_pc_ii_10
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.499     8.665    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.250    
                         clock uncertainty           -0.242     9.007    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.064     9.071    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 -0.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.376%)  route 0.243ns (56.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.554    -0.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X15Y68         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.284    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[21]
    SLICE_X14Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__48/O
                         net (fo=8, routed)           0.133    -0.107    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/DIB1
    SLICE_X14Y68         RAMD32                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.820    -0.772    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y68         RAMD32                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.242    -0.280    
    SLICE_X14Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.156    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.231ns (57.837%)  route 0.168ns (42.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.587    -0.503    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X7Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/Q
                         net (fo=1, routed)           0.054    -0.307    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[4]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.045    -0.262 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_2__94/O
                         net (fo=8, routed)           0.114    -0.148    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_I2_4
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.045    -0.103 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[4]
    SLICE_X4Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.856    -0.736    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X4Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
                         clock pessimism              0.250    -0.487    
                         clock uncertainty            0.242    -0.244    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.091    -0.153    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.578%)  route 0.153ns (38.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.561    -0.529    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/Q
                         net (fo=1, routed)           0.153    -0.227    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[9]
    SLICE_X17Y48         LUT5 (Prop_lut5_I3_O)        0.098    -0.129 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[22]
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/C
                         clock pessimism              0.248    -0.513    
                         clock uncertainty            0.242    -0.270    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.091    -0.179    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.400%)  route 0.236ns (62.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.587    -0.503    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Clk
    SLICE_X7Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.236    -0.126    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[7]
    SLICE_X5Y59          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.856    -0.736    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X5Y59          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
                         clock pessimism              0.250    -0.487    
                         clock uncertainty            0.242    -0.244    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.066    -0.178    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.562    -0.528    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.203    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[1]
    SLICE_X23Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/C
                         clock pessimism              0.246    -0.515    
                         clock uncertainty            0.242    -0.272    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.016    -0.256    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.561    -0.529    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[27]
    SLICE_X23Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.831    -0.762    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
                         clock pessimism              0.246    -0.516    
                         clock uncertainty            0.242    -0.273    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.016    -0.257    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.563    -0.527    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.379 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.202    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[30]
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/C
                         clock pessimism              0.247    -0.514    
                         clock uncertainty            0.242    -0.271    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.016    -0.255    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.562    -0.528    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.203    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[6]
    SLICE_X23Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/C
                         clock pessimism              0.246    -0.515    
                         clock uncertainty            0.242    -0.272    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.016    -0.256    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.950%)  route 0.231ns (62.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X33Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.231    -0.153    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q[7]
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.835    -0.758    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
                         clock pessimism              0.246    -0.512    
                         clock uncertainty            0.242    -0.269    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.063    -0.206    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.837%)  route 0.203ns (47.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.579    -0.511    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/Q
                         net (fo=1, routed)           0.203    -0.180    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_1
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.099    -0.081 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1/O
                         net (fo=1, routed)           0.000    -0.081    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.846    -0.746    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.242    -0.255    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121    -0.134    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HardwareXCorr_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1

Setup :           32  Failing Endpoints,  Worst Slack      -30.887ns,  Total Violation     -974.914ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -30.887ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.771ns  (logic 13.593ns (47.245%)  route 15.178ns (52.755%))
  Logic Levels:           54  (CARRY4=39 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.705 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.443    37.148    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[26]
    SLICE_X27Y41         LUT5 (Prop_lut5_I1_O)        0.303    37.451 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[26]_INST_0/O
                         net (fo=1, routed)           0.446    37.897    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[26]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.901     7.746    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                     -0.737     7.009    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                         -37.897    
  -------------------------------------------------------------------
                         slack                                -30.887    

Slack (VIOLATED) :        -30.878ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.762ns  (logic 13.707ns (47.656%)  route 15.055ns (52.344%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.485 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.485    MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.819 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.305    37.123    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[30]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.303    37.426 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[30]_INST_0/O
                         net (fo=1, routed)           0.461    37.888    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[30]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.901     7.746    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                     -0.737     7.009    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                         -37.888    
  -------------------------------------------------------------------
                         slack                                -30.878    

Slack (VIOLATED) :        -30.747ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.631ns  (logic 13.575ns (47.413%)  route 15.056ns (52.587%))
  Logic Levels:           54  (CARRY4=39 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.684 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.306    36.990    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[28]
    SLICE_X27Y43         LUT5 (Prop_lut5_I1_O)        0.306    37.296 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0/O
                         net (fo=1, routed)           0.461    37.757    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[28]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.901     7.746    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                     -0.737     7.009    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                         -37.757    
  -------------------------------------------------------------------
                         slack                                -30.747    

Slack (VIOLATED) :        -30.676ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.560ns  (logic 13.155ns (46.061%)  route 15.405ns (53.939%))
  Logic Levels:           51  (CARRY4=36 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.268 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.587    36.854    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[15]
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.302    37.156 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[15]_INST_0/O
                         net (fo=1, routed)           0.529    37.685    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[15]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.901     7.746    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737     7.009    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                         -37.685    
  -------------------------------------------------------------------
                         slack                                -30.676    

Slack (VIOLATED) :        -30.662ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.546ns  (logic 13.479ns (47.219%)  route 15.067ns (52.781%))
  Logic Levels:           53  (CARRY4=38 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.591 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.316    36.906    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[22]
    SLICE_X26Y42         LUT5 (Prop_lut5_I1_O)        0.303    37.209 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[22]_INST_0/O
                         net (fo=1, routed)           0.462    37.671    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[22]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.901     7.746    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                     -0.737     7.009    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                         -37.671    
  -------------------------------------------------------------------
                         slack                                -30.662    

Slack (VIOLATED) :        -30.659ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.543ns  (logic 13.497ns (47.287%)  route 15.046ns (52.713%))
  Logic Levels:           54  (CARRY4=39 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.610 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.308    36.918    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[27]
    SLICE_X27Y43         LUT5 (Prop_lut5_I1_O)        0.302    37.220 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[27]_INST_0/O
                         net (fo=1, routed)           0.448    37.668    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[27]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.901     7.746    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                     -0.737     7.009    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                         -37.668    
  -------------------------------------------------------------------
                         slack                                -30.659    

Slack (VIOLATED) :        -30.652ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.536ns  (logic 13.461ns (47.172%)  route 15.075ns (52.828%))
  Logic Levels:           53  (CARRY4=38 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.570 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.339    36.908    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[24]
    SLICE_X26Y41         LUT5 (Prop_lut5_I1_O)        0.306    37.214 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0/O
                         net (fo=1, routed)           0.447    37.661    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[24]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.901     7.746    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                     -0.737     7.009    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                         -37.661    
  -------------------------------------------------------------------
                         slack                                -30.652    

Slack (VIOLATED) :        -30.641ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.525ns  (logic 13.611ns (47.715%)  route 14.914ns (52.285%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.485 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.485    MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.724 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.308    37.032    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[31]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.302    37.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0/O
                         net (fo=1, routed)           0.317    37.651    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[31]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.901     7.746    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                     -0.737     7.009    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                         -37.651    
  -------------------------------------------------------------------
                         slack                                -30.641    

Slack (VIOLATED) :        -30.630ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.514ns  (logic 13.477ns (47.264%)  route 15.037ns (52.736%))
  Logic Levels:           54  (CARRY4=39 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.029 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.029    MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.143 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.143    MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0_i_1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.257 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.257    MicroBlaze_i/compress_64_to_32_0/inst/out_data[20]_INST_0_i_1_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.371 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.371    MicroBlaze_i/compress_64_to_32_0/inst/out_data[24]_INST_0_i_1_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.593 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.301    36.893    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[25]
    SLICE_X27Y43         LUT5 (Prop_lut5_I1_O)        0.299    37.192 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[25]_INST_0/O
                         net (fo=1, routed)           0.448    37.640    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[25]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.901     7.746    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                     -0.737     7.009    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                         -37.640    
  -------------------------------------------------------------------
                         slack                                -30.630    

Slack (VIOLATED) :        -30.628ns  (required time - arrival time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        28.512ns  (logic 13.119ns (46.012%)  route 15.393ns (53.988%))
  Logic Levels:           50  (CARRY4=35 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 9.125 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     7.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     9.071    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     5.748 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.404    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.625     9.125    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.459     9.584 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.151     9.735    MicroBlaze_i/compress_64_to_32_0/inst/in_data[0]
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124     9.859 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_313/O
                         net (fo=1, routed)           0.763    10.622    MicroBlaze_i/compress_64_to_32_0/inst/p_0_in[0]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.217 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    11.217    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_188_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.334    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_127_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_51/O[3]
                         net (fo=23, routed)          0.728    12.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data2[12]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.307    12.685 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52/O
                         net (fo=38, routed)          1.103    13.787    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_52_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.911 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603/O
                         net (fo=4, routed)           1.267    15.179    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_603_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.303 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844/O
                         net (fo=1, routed)           0.000    15.303    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_844_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.853 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783/CO[3]
                         net (fo=1, routed)           0.000    15.853    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_783_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725/CO[3]
                         net (fo=1, routed)           0.000    15.967    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_725_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.081 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650/CO[3]
                         net (fo=1, routed)           0.000    16.081    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_650_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.195    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_561_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471/CO[3]
                         net (fo=1, routed)           0.000    16.309    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_471_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377/CO[3]
                         net (fo=1, routed)           0.000    16.423    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_377_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.537    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_269_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.651    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_153_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.985 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150/O[1]
                         net (fo=3, routed)           0.855    17.839    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_150_n_6
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.303    18.142 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166/O
                         net (fo=1, routed)           0.789    18.931    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_166_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.438 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.438    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_89_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.009    19.561    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.874 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23/O[3]
                         net (fo=4, routed)           1.264    21.138    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_23_n_4
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306    21.444 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25/O
                         net (fo=2, routed)           1.030    22.474    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_25_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.124    22.598 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.775    23.373    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.497    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_9_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.047    MicroBlaze_i/compress_64_to_32_0/inst/out_data[1]_INST_0_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.161    MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.495 f  MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1/O[1]
                         net (fo=16, routed)          1.260    25.755    MicroBlaze_i/compress_64_to_32_0/inst/out_data[9]_INST_0_i_1_n_6
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.303    26.058 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813/O
                         net (fo=1, routed)           0.659    26.718    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_813_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.244 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787/CO[3]
                         net (fo=1, routed)           0.000    27.244    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_787_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.578 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761/O[1]
                         net (fo=2, routed)           0.872    28.449    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_761_n_6
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.329    28.778 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728/O
                         net (fo=2, routed)           0.723    29.502    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_728_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.326    29.828 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732/O
                         net (fo=1, routed)           0.000    29.828    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_732_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.378 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698/CO[3]
                         net (fo=1, routed)           0.000    30.378    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_698_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671/O[3]
                         net (fo=3, routed)           0.703    31.394    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_671_n_4
    SLICE_X21Y27         LUT4 (Prop_lut4_I1_O)        0.306    31.700 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666/O
                         net (fo=1, routed)           0.324    32.024    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_666_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.574 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635/CO[3]
                         net (fo=1, routed)           0.000    32.574    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_635_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.691 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570/CO[3]
                         net (fo=1, routed)           0.000    32.691    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_570_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.808 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487/CO[3]
                         net (fo=1, routed)           0.000    32.808    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_487_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.925 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414/CO[3]
                         net (fo=1, routed)           0.000    32.925    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_414_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.042 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341/CO[3]
                         net (fo=1, routed)           0.000    33.042    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_341_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.159 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291/CO[3]
                         net (fo=1, routed)           0.000    33.159    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_291_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.276 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    33.276    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_162_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.393 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100/CO[3]
                         net (fo=1, routed)           0.000    33.393    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_100_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.510 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.510    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_32_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.764 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16/CO[0]
                         net (fo=1, routed)           0.293    34.056    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_16_n_3
    SLICE_X23Y37         LUT4 (Prop_lut4_I1_O)        0.367    34.423 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3/O
                         net (fo=64, routed)          0.721    35.145    MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0_i_3_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I1_O)        0.124    35.269 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    35.269    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_6_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.801 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.801    MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0_i_1_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.915 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.915    MicroBlaze_i/compress_64_to_32_0/inst/out_data[8]_INST_0_i_1_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.228 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.516    36.744    MicroBlaze_i/compress_64_to_32_0/inst/out_data0[12]
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.306    37.050 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[12]_INST_0/O
                         net (fo=1, routed)           0.588    37.638    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482     8.648    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.648    
                         clock uncertainty           -0.901     7.746    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.737     7.009    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                         -37.638    
  -------------------------------------------------------------------
                         slack                                -30.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.720ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.146ns  (logic 0.191ns (16.671%)  route 0.955ns (83.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.755     3.955    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.045     4.000 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[2]_INST_0/O
                         net (fo=1, routed)           0.200     4.199    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.901     0.183    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.479    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.757ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.183ns  (logic 0.191ns (16.144%)  route 0.992ns (83.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.793     3.993    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X22Y39         LUT5 (Prop_lut5_I0_O)        0.045     4.038 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[6]_INST_0/O
                         net (fo=1, routed)           0.199     4.237    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.901     0.183    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     0.479    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.760ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.186ns  (logic 0.191ns (16.104%)  route 0.995ns (83.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.889     4.088    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X25Y45         LUT5 (Prop_lut5_I0_O)        0.045     4.133 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[29]_INST_0/O
                         net (fo=1, routed)           0.106     4.240    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[29]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.901     0.183    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.296     0.479    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.766ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.192ns  (logic 0.191ns (16.024%)  route 1.001ns (83.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.802     4.002    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X22Y39         LUT5 (Prop_lut5_I0_O)        0.045     4.047 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[4]_INST_0/O
                         net (fo=1, routed)           0.199     4.246    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.901     0.183    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     0.479    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.870ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.296ns  (logic 0.191ns (14.740%)  route 1.105ns (85.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.938     4.138    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X27Y43         LUT5 (Prop_lut5_I0_O)        0.045     4.183 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[28]_INST_0/O
                         net (fo=1, routed)           0.167     4.349    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[28]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.901     0.183    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.296     0.479    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.871ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.297ns  (logic 0.191ns (14.725%)  route 1.106ns (85.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.979     4.179    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X27Y44         LUT5 (Prop_lut5_I0_O)        0.045     4.224 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[31]_INST_0/O
                         net (fo=1, routed)           0.127     4.351    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[31]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.901     0.183    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.296     0.479    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.886ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.312ns  (logic 0.191ns (14.561%)  route 1.121ns (85.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.800     4.000    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.045     4.045 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[5]_INST_0/O
                         net (fo=1, routed)           0.321     4.365    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.901     0.183    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     0.479    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.903ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.329ns  (logic 0.191ns (14.372%)  route 1.138ns (85.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.938     4.138    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.045     4.183 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[16]_INST_0/O
                         net (fo=1, routed)           0.200     4.383    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[16]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.901     0.183    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.296     0.479    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.903ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.329ns  (logic 0.191ns (14.372%)  route 1.138ns (85.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.952     4.151    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X27Y44         LUT5 (Prop_lut5_I0_O)        0.045     4.196 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[30]_INST_0/O
                         net (fo=1, routed)           0.186     4.383    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[30]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.901     0.183    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.296     0.479    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.912ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.338ns  (logic 0.191ns (14.278%)  route 1.147ns (85.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.554ns = ( 3.054 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.901ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.676ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     3.047    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.554     3.054    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y28         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146     3.200 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/xcorr_reg[63]_replica_5/Q
                         net (fo=84, routed)          0.978     4.178    MicroBlaze_i/compress_64_to_32_0/inst/xcorr[63]_repN_5_alias
    SLICE_X27Y44         LUT5 (Prop_lut5_I0_O)        0.045     4.223 r  MicroBlaze_i/compress_64_to_32_0/inst/out_data[11]_INST_0/O
                         net (fo=1, routed)           0.169     4.391    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.901     0.183    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     0.479    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  3.912    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1

Setup :           67  Failing Endpoints,  Worst Slack       -1.083ns,  Total Violation      -40.282ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.083ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 2.825ns (25.961%)  route 8.057ns (74.039%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.270     9.616    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_S_O)       0.525    10.141 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.141    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_pc_ii_1
    SLICE_X5Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500     8.666    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X5Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.236    
                         clock uncertainty           -0.242     8.994    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.064     9.058    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 -1.083    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 2.825ns (26.080%)  route 8.007ns (73.920%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 8.664 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.220     9.566    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X0Y61          MUXF7 (Prop_muxf7_S_O)       0.525    10.091 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.091    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/of_pc_ii_15
    SLICE_X0Y61          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.498     8.664    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Clk
    SLICE_X0Y61          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.248    
                         clock uncertainty           -0.242     9.006    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)        0.064     9.070    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                         clock pessimism              0.571     9.231    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/C
                         clock pessimism              0.571     9.231    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]_0
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]/C
                         clock pessimism              0.571     9.231    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[29]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.300ns (22.380%)  route 7.977ns (77.620%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.190     9.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/of_PipeRun_for_ce
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.495     8.661    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X5Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/C
                         clock pessimism              0.571     9.231    
                         clock uncertainty           -0.242     8.989    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.454     8.535    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.789ns  (logic 2.825ns (26.183%)  route 7.964ns (73.817%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.178     9.523    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X1Y63          MUXF7 (Prop_muxf7_S_O)       0.525    10.048 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.048    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/of_pc_ii_13
    SLICE_X1Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.496     8.662    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Clk
    SLICE_X1Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.246    
                         clock uncertainty           -0.242     9.004    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.064     9.068    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.729ns  (logic 2.845ns (26.517%)  route 7.884ns (73.483%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 8.664 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.097     9.443    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X4Y60          MUXF7 (Prop_muxf7_S_O)       0.545     9.988 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.988    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_pc_ii_8
    SLICE_X4Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.498     8.664    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X4Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.234    
                         clock uncertainty           -0.242     8.992    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.064     9.056    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 2.825ns (26.406%)  route 7.873ns (73.594%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.086     9.432    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X4Y56          MUXF7 (Prop_muxf7_S_O)       0.525     9.957 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.957    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/of_pc_ii_14
    SLICE_X4Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500     8.666    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X4Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.571     9.236    
                         clock uncertainty           -0.242     8.994    
    SLICE_X4Y56          FDRE (Setup_fdre_C_D)        0.064     9.058    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (VIOLATED) :        -0.895ns  (required time - arrival time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.707ns  (logic 2.845ns (26.571%)  route 7.862ns (73.429%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 8.665 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          2.009     1.724    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     1.848 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.339 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.778     3.117    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.329     3.446 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.446    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.847 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.346 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=322, routed)         5.075     9.421    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X0Y60          MUXF7 (Prop_muxf7_S_O)       0.545     9.966 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     9.966    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/of_pc_ii_10
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.499     8.665    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.585     9.249    
                         clock uncertainty           -0.242     9.007    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.064     9.071    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 -0.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.376%)  route 0.243ns (56.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.554    -0.536    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X15Y68         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.284    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[21]
    SLICE_X14Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__48/O
                         net (fo=8, routed)           0.133    -0.107    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/DIB1
    SLICE_X14Y68         RAMD32                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.820    -0.772    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y68         RAMD32                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.242    -0.280    
    SLICE_X14Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.156    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.231ns (57.837%)  route 0.168ns (42.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.587    -0.503    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X7Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/Q
                         net (fo=1, routed)           0.054    -0.307    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[4]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.045    -0.262 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_2__94/O
                         net (fo=8, routed)           0.114    -0.148    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_I2_4
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.045    -0.103 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[4]
    SLICE_X4Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.856    -0.736    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X4Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
                         clock pessimism              0.250    -0.487    
                         clock uncertainty            0.242    -0.244    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.091    -0.153    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.578%)  route 0.153ns (38.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.561    -0.529    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[22]/Q
                         net (fo=1, routed)           0.153    -0.227    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[9]
    SLICE_X17Y48         LUT5 (Prop_lut5_I3_O)        0.098    -0.129 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[22]
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/C
                         clock pessimism              0.248    -0.513    
                         clock uncertainty            0.242    -0.270    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.091    -0.179    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.400%)  route 0.236ns (62.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.587    -0.503    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Clk
    SLICE_X7Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.236    -0.126    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[7]
    SLICE_X5Y59          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.856    -0.736    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X5Y59          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
                         clock pessimism              0.250    -0.487    
                         clock uncertainty            0.242    -0.244    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.066    -0.178    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.562    -0.528    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.203    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[1]
    SLICE_X23Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/C
                         clock pessimism              0.246    -0.515    
                         clock uncertainty            0.242    -0.272    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.016    -0.256    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.561    -0.529    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[27]
    SLICE_X23Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.831    -0.762    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
                         clock pessimism              0.246    -0.516    
                         clock uncertainty            0.242    -0.273    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.016    -0.257    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.563    -0.527    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.379 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.202    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[30]
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/C
                         clock pessimism              0.247    -0.514    
                         clock uncertainty            0.242    -0.271    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.016    -0.255    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.562    -0.528    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176    -0.203    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[6]
    SLICE_X23Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.832    -0.761    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]/C
                         clock pessimism              0.246    -0.515    
                         clock uncertainty            0.242    -0.272    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.016    -0.256    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[6]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.950%)  route 0.231ns (62.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.565    -0.525    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X33Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.231    -0.153    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q[7]
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.835    -0.758    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X32Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
                         clock pessimism              0.246    -0.512    
                         clock uncertainty            0.242    -0.269    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.063    -0.206    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.837%)  route 0.203ns (47.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.579    -0.511    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1_reg/Q
                         net (fo=1, routed)           0.203    -0.180    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_1
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.099    -0.081 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1/O
                         net (fo=1, routed)           0.000    -0.081    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.846    -0.746    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.242    -0.255    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121    -0.134    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.053    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.915ns  (logic 0.568ns (11.556%)  route 4.347ns (88.444%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.510     2.510    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X0Y47          LUT4 (Prop_lut4_I0_O)        0.124     2.634 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.711     3.345    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.118     3.463 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           1.126     4.589    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.326     4.915 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.915    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.502     2.867    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.873ns  (logic 0.276ns (5.663%)  route 4.597ns (94.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.456     3.456    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     3.580 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.142     4.721    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X0Y56          LUT5 (Prop_lut5_I3_O)        0.152     4.873 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.873    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501     2.866    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 0.248ns (5.118%)  route 4.597ns (94.882%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.456     3.456    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     3.580 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.142     4.721    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X0Y56          LUT4 (Prop_lut4_I2_O)        0.124     4.845 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.845    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501     2.866    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 0.248ns (5.235%)  route 4.489ns (94.765%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.456     3.456    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     3.580 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.033     4.613    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.124     4.737 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.737    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X1Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501     2.866    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 0.276ns (5.872%)  route 4.424ns (94.128%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.456     3.456    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     3.580 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.968     4.548    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y56          LUT4 (Prop_lut4_I2_O)        0.152     4.700 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000     4.700    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501     2.866    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 0.248ns (5.276%)  route 4.452ns (94.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.456     3.456    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     3.580 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.611     4.191    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.124     4.315 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.385     4.700    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X0Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501     2.866    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.672ns  (logic 0.248ns (5.308%)  route 4.424ns (94.692%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.456     3.456    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     3.580 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.968     4.548    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.672 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.672    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501     2.866    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 0.248ns (5.314%)  route 4.419ns (94.686%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.456     3.456    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     3.580 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.963     4.543    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.124     4.667 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     4.667    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501     2.866    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 0.248ns (5.732%)  route 4.079ns (94.268%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.456     3.456    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     3.580 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.623     4.203    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X0Y55          LUT2 (Prop_lut2_I0_O)        0.124     4.327 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.327    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X0Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501     2.866    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y55          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 0.124ns (2.897%)  route 4.157ns (97.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.887     1.887    MicroBlaze_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.124     2.011 r  MicroBlaze_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           2.270     4.281    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDI
    SLICE_X9Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.780    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
                            (rising edge-triggered cell FDPE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.000ns (0.000%)  route 0.978ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.978     0.978    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X5Y52          FDPE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.859     1.543    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y52          FDPE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.045ns (4.192%)  route 1.028ns (95.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.028     1.028    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.045     1.073 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.073    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.860     1.545    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.045ns (4.128%)  route 1.045ns (95.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.045     1.045    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X1Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.090 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.090    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X1Y49          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.547    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y49          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.045ns (4.111%)  route 1.050ns (95.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.050     1.050    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.095 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.095    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.860     1.545    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.045ns (3.998%)  route 1.080ns (96.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.080     1.080    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.045     1.125 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.125    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.860     1.545    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.045ns (3.932%)  route 1.100ns (96.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.980     0.980    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y52          LUT6 (Prop_lut6_I5_O)        0.045     1.025 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.119     1.145    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X5Y52          FDPE                                         f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.859     1.543    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y52          FDPE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.925%)  route 1.102ns (96.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.102     1.102    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.147 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.147    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[1]
    SLICE_X5Y49          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.861     1.545    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y49          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.000ns (0.000%)  route 1.166ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.166     1.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X2Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.859     1.544    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.045ns (3.826%)  route 1.131ns (96.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.131     1.131    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y49          LUT2 (Prop_lut2_I0_O)        0.045     1.176 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_2/O
                         net (fo=1, routed)           0.000     1.176    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]
    SLICE_X1Y49          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.547    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y49          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.045ns (3.761%)  route 1.151ns (96.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.151     1.151    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.045     1.196 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000     1.196    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X5Y52          FDPE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.859     1.543    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y52          FDPE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.857ns  (logic 2.087ns (26.563%)  route 5.770ns (73.437%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.992    21.362    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.152    21.514 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.668    22.181    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.326    22.507 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.836    23.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X1Y54          LUT5 (Prop_lut5_I4_O)        0.153    23.497 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.651    24.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.327    24.474 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.398    24.873    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I1_O)        0.124    24.997 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.265    26.262    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.154    26.416 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.960    27.375    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.327    27.702 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.702    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.502     2.867    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.719ns  (logic 2.087ns (27.038%)  route 5.632ns (72.962%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.992    21.362    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.152    21.514 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.668    22.181    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.326    22.507 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.836    23.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X1Y54          LUT5 (Prop_lut5_I4_O)        0.153    23.497 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.651    24.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.327    24.474 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.398    24.873    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I1_O)        0.124    24.997 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.265    26.262    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.154    26.416 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.821    27.237    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.327    27.564 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.564    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.502     2.867    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 1.730ns (28.705%)  route 4.297ns (71.295%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.992    21.362    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.152    21.514 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.668    22.181    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.326    22.507 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.836    23.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X1Y54          LUT5 (Prop_lut5_I4_O)        0.153    23.497 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.651    24.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.327    24.474 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.398    24.873    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I1_O)        0.124    24.997 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.752    25.748    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124    25.872 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    25.872    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.502     2.867    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 0.896ns (18.241%)  route 4.016ns (81.759%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.846    21.215    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X6Y51          LUT3 (Prop_lut3_I0_O)        0.124    21.339 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           0.880    22.219    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124    22.343 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           1.192    23.535    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124    23.659 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.099    24.758    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X0Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.502     2.867    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 0.896ns (18.241%)  route 4.016ns (81.759%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.846    21.215    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X6Y51          LUT3 (Prop_lut3_I0_O)        0.124    21.339 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           0.880    22.219    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124    22.343 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           1.192    23.535    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124    23.659 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.099    24.758    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X0Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.502     2.867    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 0.896ns (18.241%)  route 4.016ns (81.759%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.846    21.215    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X6Y51          LUT3 (Prop_lut3_I0_O)        0.124    21.339 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           0.880    22.219    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124    22.343 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           1.192    23.535    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124    23.659 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.099    24.758    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X0Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.502     2.867    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 0.896ns (18.241%)  route 4.016ns (81.759%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.846    21.215    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X6Y51          LUT3 (Prop_lut3_I0_O)        0.124    21.339 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           0.880    22.219    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124    22.343 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           1.192    23.535    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.124    23.659 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.099    24.758    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X0Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.502     2.867    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 1.173ns (24.187%)  route 3.677ns (75.813%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.046    21.415    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.124    21.539 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.967    22.507    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.152    22.659 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.848    23.506    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.373    23.879 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.816    24.695    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X1Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.502     2.867    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 1.173ns (24.187%)  route 3.677ns (75.813%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.046    21.415    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.124    21.539 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.967    22.507    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.152    22.659 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.848    23.506    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.373    23.879 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.816    24.695    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X1Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.502     2.867    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y50          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.132ns (23.434%)  route 3.699ns (76.566%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.179ns = ( 19.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466    18.133    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.229 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.617    19.846    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.524    20.370 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.205    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X2Y53          LUT3 (Prop_lut3_I2_O)        0.124    21.329 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.789    22.119    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X1Y53          LUT3 (Prop_lut3_I0_O)        0.152    22.271 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.640    22.911    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.332    23.243 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.433    24.676    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc
    SLICE_X6Y68          SRLC16E                                      r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490     2.855    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X6Y68          SRLC16E                                      r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.135%)  route 0.289ns (60.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X1Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.299 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.289     1.588    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.045     1.633 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.633    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.860     1.545    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.191ns (55.145%)  route 0.155ns (44.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.155    18.124    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X5Y52          LUT5 (Prop_lut5_I0_O)        0.045    18.169 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.169    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X5Y52          FDPE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.859     1.543    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y52          FDPE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.071ns (4.429%)  route 1.532ns (95.571%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.871    18.105    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.045    18.150 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.119    18.269    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X5Y52          FDPE                                         f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.859     1.543    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y52          FDPE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.191ns (40.673%)  route 0.279ns (59.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.166    18.135    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.045    18.180 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.292    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X4Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.857     1.542    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.191ns (40.673%)  route 0.279ns (59.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.166    18.135    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.045    18.180 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.292    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X4Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.857     1.542    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.191ns (40.673%)  route 0.279ns (59.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.166    18.135    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.045    18.180 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.292    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X4Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.857     1.542    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.191ns (40.673%)  route 0.279ns (59.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.166    18.135    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.045    18.180 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.292    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X4Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.857     1.542    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.191ns (35.832%)  route 0.342ns (64.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.153    18.122    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.045    18.167 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.189    18.355    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X1Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.859     1.544    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.191ns (35.832%)  route 0.342ns (64.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.153    18.122    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.045    18.167 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.189    18.355    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X1Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.859     1.544    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.191ns (32.291%)  route 0.400ns (67.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542    17.209    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.235 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.588    17.822    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.153    18.122    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.045    18.167 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.247    18.414    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.655     0.655    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.684 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.859     1.544    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.361ns  (logic 0.419ns (6.587%)  route 5.942ns (93.413%))
  Logic Levels:           0  
  Clock Path Skew:        3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.631    -0.710    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X1Y48          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=672, routed)         5.942     5.651    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.500     2.865    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.403ns  (logic 0.839ns (15.528%)  route 4.564ns (84.472%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.631    -0.710    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X1Y48          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.291 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=672, routed)         3.822     3.531    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.296     3.827 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=3, routed)           0.742     4.569    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Serial_Dbg_Intf.status_reg_reg[25]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.124     4.693 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     4.693    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490     2.855    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 0.518ns (16.287%)  route 2.662ns (83.713%))
  Logic Levels:           0  
  Clock Path Skew:        3.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=42, routed)          2.662     2.439    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X1Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.500     2.865    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X1Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.441ns  (logic 0.518ns (35.952%)  route 0.923ns (64.048%))
  Logic Levels:           0  
  Clock Path Skew:        3.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.601    -0.740    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.923     0.701    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[32]
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490     2.855    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.456ns (32.382%)  route 0.952ns (67.618%))
  Logic Levels:           0  
  Clock Path Skew:        3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.610    -0.731    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X5Y65          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.952     0.677    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[10]
    SLICE_X1Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.494     2.859    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.588%)  route 0.825ns (64.412%))
  Logic Levels:           0  
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.610    -0.731    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X5Y65          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.825     0.550    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[7]
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490     2.855    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.007%)  route 0.810ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.607    -0.734    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y68          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.810     0.532    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[11]
    SLICE_X1Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.494     2.859    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.113%)  route 0.773ns (62.887%))
  Logic Levels:           0  
  Clock Path Skew:        3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.606    -0.735    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.773     0.494    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[2]
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490     2.855    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.406%)  route 0.763ns (62.594%))
  Logic Levels:           0  
  Clock Path Skew:        3.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.612    -0.729    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X4Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.273 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.763     0.490    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[12]
    SLICE_X0Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.494     2.859    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.169ns  (logic 0.456ns (39.009%)  route 0.713ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        3.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.615    -0.726    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y61          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.713     0.443    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[14]
    SLICE_X4Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.493     2.858    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.656ns  (logic 0.367ns (55.933%)  route 0.289ns (44.067%))
  Logic Levels:           0  
  Clock Path Skew:        4.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.367    -0.983 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/Q
                         net (fo=2, routed)           0.289    -0.694    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg_0[0]
    SLICE_X1Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.600     3.173    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (57.000%)  route 0.277ns (43.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500    -1.334    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.367    -0.967 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.277    -0.690    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[25]
    SLICE_X0Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617     3.190    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.501    -1.333    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y56          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.367    -0.966 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/Q
                         net (fo=1, routed)           0.277    -0.689    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618     3.191    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500    -1.334    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.367    -0.967 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.278    -0.689    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[20]
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617     3.190    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.367ns (55.323%)  route 0.296ns (44.677%))
  Logic Levels:           0  
  Clock Path Skew:        4.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.490    -1.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.296    -0.681    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[1]
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.606     3.179    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.418ns (63.606%)  route 0.239ns (36.394%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500    -1.334    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.418    -0.916 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.239    -0.677    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[22]
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617     3.190    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.642%)  route 0.317ns (46.358%))
  Logic Levels:           0  
  Clock Path Skew:        4.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.490    -1.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.317    -0.660    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.606     3.179    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.690ns  (logic 0.418ns (60.579%)  route 0.272ns (39.421%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500    -1.334    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.418    -0.916 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.272    -0.644    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[24]
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617     3.190    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.732ns  (logic 0.367ns (50.116%)  route 0.365ns (49.884%))
  Logic Levels:           0  
  Clock Path Skew:        4.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.490    -1.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.365    -0.612    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[5]
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.605     3.178    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.367ns (49.979%)  route 0.367ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        4.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.491    -1.343    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y68          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.367    -0.976 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.367    -0.609    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[6]
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.605     3.178    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1
  To Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.361ns  (logic 0.419ns (6.587%)  route 5.942ns (93.413%))
  Logic Levels:           0  
  Clock Path Skew:        3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.631    -0.710    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X1Y48          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=672, routed)         5.942     5.651    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.500     2.865    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.403ns  (logic 0.839ns (15.528%)  route 4.564ns (84.472%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.631    -0.710    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X1Y48          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.291 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=672, routed)         3.822     3.531    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.296     3.827 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=3, routed)           0.742     4.569    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Serial_Dbg_Intf.status_reg_reg[25]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.124     4.693 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     4.693    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490     2.855    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 0.518ns (16.287%)  route 2.662ns (83.713%))
  Logic Levels:           0  
  Clock Path Skew:        3.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=42, routed)          2.662     2.439    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X1Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.500     2.865    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X1Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.441ns  (logic 0.518ns (35.952%)  route 0.923ns (64.048%))
  Logic Levels:           0  
  Clock Path Skew:        3.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.601    -0.740    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.923     0.701    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[32]
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490     2.855    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.456ns (32.382%)  route 0.952ns (67.618%))
  Logic Levels:           0  
  Clock Path Skew:        3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.610    -0.731    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X5Y65          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.952     0.677    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[10]
    SLICE_X1Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.494     2.859    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.588%)  route 0.825ns (64.412%))
  Logic Levels:           0  
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.610    -0.731    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X5Y65          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.825     0.550    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[7]
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490     2.855    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.007%)  route 0.810ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.607    -0.734    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y68          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.810     0.532    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[11]
    SLICE_X1Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.494     2.859    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.113%)  route 0.773ns (62.887%))
  Logic Levels:           0  
  Clock Path Skew:        3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.606    -0.735    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.773     0.494    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[2]
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490     2.855    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.406%)  route 0.763ns (62.594%))
  Logic Levels:           0  
  Clock Path Skew:        3.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.612    -0.729    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X4Y63          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.273 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.763     0.490    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[12]
    SLICE_X0Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.494     2.859    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.169ns  (logic 0.456ns (39.009%)  route 0.713ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        3.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.615    -0.726    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y61          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.713     0.443    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[14]
    SLICE_X4Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.274     1.274    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.365 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.493     2.858    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y66          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.656ns  (logic 0.367ns (55.933%)  route 0.289ns (44.067%))
  Logic Levels:           0  
  Clock Path Skew:        4.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.367    -0.983 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/Q
                         net (fo=2, routed)           0.289    -0.694    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg_0[0]
    SLICE_X1Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.600     3.173    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (57.000%)  route 0.277ns (43.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500    -1.334    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.367    -0.967 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.277    -0.690    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[25]
    SLICE_X0Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617     3.190    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.501    -1.333    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y56          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.367    -0.966 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/Q
                         net (fo=1, routed)           0.277    -0.689    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.618     3.191    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500    -1.334    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.367    -0.967 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.278    -0.689    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[20]
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617     3.190    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.367ns (55.323%)  route 0.296ns (44.677%))
  Logic Levels:           0  
  Clock Path Skew:        4.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.490    -1.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.296    -0.681    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[1]
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.606     3.179    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.418ns (63.606%)  route 0.239ns (36.394%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500    -1.334    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.418    -0.916 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.239    -0.677    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[22]
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617     3.190    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.642%)  route 0.317ns (46.358%))
  Logic Levels:           0  
  Clock Path Skew:        4.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.490    -1.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.317    -0.660    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.606     3.179    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.690ns  (logic 0.418ns (60.579%)  route 0.272ns (39.421%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.500    -1.334    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.418    -0.916 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.272    -0.644    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[24]
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617     3.190    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y58          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.732ns  (logic 0.367ns (50.116%)  route 0.365ns (49.884%))
  Logic Levels:           0  
  Clock Path Skew:        4.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.490    -1.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y69          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.365    -0.612    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[5]
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.605     3.178    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.367ns (49.979%)  route 0.367ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        4.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.491    -1.343    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y68          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.367    -0.976 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.367    -0.609    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[6]
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.605     3.178    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y70          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.328ns  (logic 0.124ns (3.726%)  route 3.204ns (96.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.656     2.656    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     2.780 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.548     3.328    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y54          FDCE                                         f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500     2.849    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.328ns  (logic 0.124ns (3.726%)  route 3.204ns (96.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.656     2.656    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     2.780 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.548     3.328    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y54          FDCE                                         f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500     2.849    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.328ns  (logic 0.124ns (3.726%)  route 3.204ns (96.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.656     2.656    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     2.780 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.548     3.328    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y54          FDCE                                         f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500     2.849    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.328ns  (logic 0.124ns (3.726%)  route 3.204ns (96.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.656     2.656    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     2.780 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.548     3.328    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y54          FDCE                                         f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500     2.849    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 0.152ns (4.591%)  route 3.159ns (95.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.654     2.654    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.152     2.806 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.506     3.311    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500     2.849    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 0.152ns (4.591%)  route 3.159ns (95.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.654     2.654    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.152     2.806 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.506     3.311    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500     2.849    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 0.152ns (4.591%)  route 3.159ns (95.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.654     2.654    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.152     2.806 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.506     3.311    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500     2.849    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 0.152ns (4.591%)  route 3.159ns (95.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.654     2.654    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.152     2.806 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.506     3.311    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500     2.849    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.296ns  (logic 0.124ns (3.763%)  route 3.172ns (96.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.653     2.653    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.124     2.777 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.519     3.296    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500     2.849    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.296ns  (logic 0.124ns (3.763%)  route 3.172ns (96.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.653     2.653    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.124     2.777 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.519     3.296    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500     2.849    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.045ns (3.266%)  route 1.333ns (96.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.221     1.221    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.045     1.266 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.112     1.378    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857    18.186    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.045ns (3.266%)  route 1.333ns (96.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.221     1.221    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.045     1.266 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.112     1.378    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857    18.186    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.045ns (3.232%)  route 1.347ns (96.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.221     1.221    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.045     1.266 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127     1.392    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.859    18.188    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.045ns (3.232%)  route 1.347ns (96.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.221     1.221    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.045     1.266 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127     1.392    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.859    18.188    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.045ns (3.232%)  route 1.347ns (96.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.221     1.221    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.045     1.266 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127     1.392    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.859    18.188    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.045ns (3.232%)  route 1.347ns (96.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.221     1.221    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.045     1.266 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127     1.392    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.859    18.188    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.045ns (3.232%)  route 1.347ns (96.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.221     1.221    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.045     1.266 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127     1.392    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.859    18.188    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.045ns (3.232%)  route 1.347ns (96.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.221     1.221    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.045     1.266 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127     1.392    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.859    18.188    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.045ns (3.220%)  route 1.353ns (96.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.222     1.222    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.045     1.267 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.131     1.398    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y53          FDCE                                         f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857    18.186    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.045ns (3.220%)  route 1.353ns (96.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.222     1.222    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.045     1.267 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.131     1.398    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y53          FDCE                                         f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857    18.186    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y53          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.058ns (20.873%)  route 4.011ns (79.127%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.192    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.648 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.147     4.795    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.150     4.945 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.568     5.512    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.328     5.840 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840     6.680    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124     6.804 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.457     8.261    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X1Y77          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.487     2.836    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y77          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.058ns (20.902%)  route 4.004ns (79.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.192    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.648 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.147     4.795    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.150     4.945 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.568     5.512    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.328     5.840 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840     6.680    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124     6.804 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450     8.254    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.489     2.838    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.058ns (20.902%)  route 4.004ns (79.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.192    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.648 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.147     4.795    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.150     4.945 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.568     5.512    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.328     5.840 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840     6.680    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124     6.804 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450     8.254    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.489     2.838    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.058ns (20.902%)  route 4.004ns (79.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.192    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.648 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.147     4.795    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.150     4.945 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.568     5.512    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.328     5.840 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840     6.680    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124     6.804 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.450     8.254    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.489     2.838    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 1.058ns (20.952%)  route 3.992ns (79.048%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.192    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.648 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.147     4.795    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.150     4.945 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.568     5.512    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.328     5.840 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840     6.680    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124     6.804 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.438     8.242    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X3Y78          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.489     2.838    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y78          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.918ns  (logic 1.058ns (21.514%)  route 3.860ns (78.486%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.192    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.648 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.147     4.795    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.150     4.945 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.568     5.512    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.328     5.840 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840     6.680    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124     6.804 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.306     8.110    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.486     2.835    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.769ns  (logic 1.058ns (22.186%)  route 3.711ns (77.814%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.192    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.648 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.147     4.795    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.150     4.945 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.568     5.512    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.328     5.840 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840     6.680    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124     6.804 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.157     7.961    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484     2.833    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 1.058ns (23.181%)  route 3.506ns (76.819%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.192    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.648 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.147     4.795    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.150     4.945 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.568     5.512    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.328     5.840 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.840     6.680    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124     6.804 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.952     7.756    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.486     2.835    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.466ns  (logic 1.058ns (23.693%)  route 3.408ns (76.307%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.192    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.648 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.147     4.795    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.150     4.945 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.568     5.512    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.328     5.840 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.450     6.290    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124     6.414 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.244     7.658    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484     2.833    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.466ns  (logic 1.058ns (23.693%)  route 3.408ns (76.307%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.192    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y51          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.648 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.147     4.795    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.150     4.945 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.568     5.512    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.328     5.840 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.450     6.290    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.124     6.414 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.244     7.658    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484     2.833    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.280%)  route 0.132ns (50.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.184    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128     1.312 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.132     1.443    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.520    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.415%)  route 0.133ns (48.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.576     1.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y75          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.312 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.133     1.445    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.843     1.506    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.629%)  route 0.135ns (51.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.184    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128     1.312 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.135     1.447    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.520    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.286%)  route 0.129ns (47.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.184    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.325 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.129     1.453    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.520    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.588     1.183    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141     1.324 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.172     1.496    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.520    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y54          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.955%)  route 0.180ns (56.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 18.189 - 16.667 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.184    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y52          FDPE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDPE (Prop_fdpe_C_Q)         0.141     1.325 f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.180     1.505    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X3Y52          FDCE                                         f  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633    17.300    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.329 f  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.860    18.189    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y52          FDCE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.230%)  route 0.185ns (56.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.184    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.325 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.185     1.510    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.520    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.522%)  route 0.181ns (52.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.576     1.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.335 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.181     1.516    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.844     1.507    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.567%)  route 0.198ns (58.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.184    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y54          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.325 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.198     1.523    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.520    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y53          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.893%)  route 0.239ns (65.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.576     1.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y75          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.128     1.299 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.239     1.538    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X2Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.844     1.507    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.983ns  (logic 0.518ns (26.123%)  route 1.465ns (73.877%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.598    -0.743    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.225 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           1.465     1.240    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X2Y75          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484     2.833    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.452ns  (logic 0.456ns (31.410%)  route 0.996ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        3.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.605    -0.736    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.280 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.996     0.716    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X3Y78          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.489     2.838    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y78          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.786%)  route 0.784ns (63.214%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.784     0.498    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X0Y76          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.486     2.835    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.148%)  route 0.626ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.598    -0.743    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.626     0.339    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X0Y74          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484     2.833    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.148%)  route 0.626ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.598    -0.743    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.626     0.339    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X0Y74          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484     2.833    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.998ns  (logic 0.456ns (45.697%)  route 0.542ns (54.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.601    -0.740    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X0Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.284 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.542     0.258    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X1Y77          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.487     2.836    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y77          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.367ns (44.654%)  route 0.455ns (55.346%))
  Logic Levels:           0  
  Clock Path Skew:        4.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.487    -1.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X0Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.367    -0.980 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.455    -0.525    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X1Y77          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601     3.163    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y77          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.367ns (41.194%)  route 0.524ns (58.806%))
  Logic Levels:           0  
  Clock Path Skew:        4.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.367    -0.983 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.524    -0.459    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X0Y74          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598     3.160    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.367ns (41.194%)  route 0.524ns (58.806%))
  Logic Levels:           0  
  Clock Path Skew:        4.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.367    -0.983 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.524    -0.459    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X0Y74          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598     3.160    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.367ns (35.680%)  route 0.662ns (64.320%))
  Logic Levels:           0  
  Clock Path Skew:        4.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.367    -0.981 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.662    -0.320    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X0Y76          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600     3.162    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.211ns  (logic 0.367ns (30.311%)  route 0.844ns (69.689%))
  Logic Levels:           0  
  Clock Path Skew:        4.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.490    -1.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.367    -0.977 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.844    -0.133    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X3Y78          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y78          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.164ns (20.100%)  route 0.652ns (79.900%))
  Logic Levels:           0  
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.576    -0.514    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.652     0.302    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X2Y75          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.843     1.506    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1
  To Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.983ns  (logic 0.518ns (26.123%)  route 1.465ns (73.877%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.598    -0.743    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.225 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           1.465     1.240    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X2Y75          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484     2.833    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.452ns  (logic 0.456ns (31.410%)  route 0.996ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        3.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.605    -0.736    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.280 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.996     0.716    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X3Y78          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.489     2.838    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y78          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.786%)  route 0.784ns (63.214%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.600    -0.741    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.784     0.498    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X0Y76          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.486     2.835    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.148%)  route 0.626ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.598    -0.743    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.626     0.339    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X0Y74          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484     2.833    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.148%)  route 0.626ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.598    -0.743    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.626     0.339    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X0Y74          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484     2.833    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.998ns  (logic 0.456ns (45.697%)  route 0.542ns (54.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.601    -0.740    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X0Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.284 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.542     0.258    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X1Y77          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.258     1.258    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.349 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.487     2.836    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y77          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.367ns (44.654%)  route 0.455ns (55.346%))
  Logic Levels:           0  
  Clock Path Skew:        4.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.487    -1.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X0Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.367    -0.980 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.455    -0.525    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X1Y77          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601     3.163    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y77          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.367ns (41.194%)  route 0.524ns (58.806%))
  Logic Levels:           0  
  Clock Path Skew:        4.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.367    -0.983 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.524    -0.459    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X0Y74          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598     3.160    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.367ns (41.194%)  route 0.524ns (58.806%))
  Logic Levels:           0  
  Clock Path Skew:        4.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.367    -0.983 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.524    -0.459    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X0Y74          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.598     3.160    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.367ns (35.680%)  route 0.662ns (64.320%))
  Logic Levels:           0  
  Clock Path Skew:        4.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.367    -0.981 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.662    -0.320    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X0Y76          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600     3.162    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.211ns  (logic 0.367ns (30.311%)  route 0.844ns (69.689%))
  Logic Levels:           0  
  Clock Path Skew:        4.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.490    -1.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.367    -0.977 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.844    -0.133    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X3Y78          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y78          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.164ns (20.100%)  route 0.652ns (79.900%))
  Logic Levels:           0  
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.576    -0.514    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.652     0.302    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X2Y75          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.633     0.633    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.662 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.843     1.506    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.413ns  (logic 1.588ns (35.975%)  route 2.825ns (64.025%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.825     4.289    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.124     4.413 r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.413    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.511    -1.322    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.458ns  (logic 1.452ns (59.096%)  route 1.005ns (40.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rx_IBUF_inst/O
                         net (fo=1, routed)           1.005     2.458    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X2Y41          FDRE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.510    -1.323    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y41          FDRE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.221ns (35.522%)  route 0.400ns (64.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.400     0.621    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X2Y41          FDRE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.861    -0.732    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y41          FDRE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.277ns (17.308%)  route 1.321ns (82.692%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.553    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.045     1.598 r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.598    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.862    -0.731    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 3.505ns (54.053%)  route 2.979ns (45.947%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.616     3.189    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X2Y59          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.806 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.003     5.809    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.669 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.783    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.076 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.863     7.938    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X2Y71          LUT3 (Prop_lut3_I1_O)        0.373     8.311 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.294     8.605    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     8.729 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.820     9.549    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.673 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     9.673    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 3.505ns (54.145%)  route 2.968ns (45.855%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.616     3.189    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X2Y59          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.806 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.003     5.809    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.669 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.783    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.076 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.863     7.938    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X2Y71          LUT3 (Prop_lut3_I1_O)        0.373     8.311 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.294     8.605    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     8.729 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.809     9.538    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     9.662    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 2.884ns (74.197%)  route 1.003ns (25.803%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.616     3.189    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X2Y59          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.806 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.003     5.809    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.669 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.783    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.076 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     7.076    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X1Y67          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.493    -1.341    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y67          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.671ns  (logic 1.179ns (32.115%)  route 2.492ns (67.885%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.530     3.103    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.456     3.559 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.998     4.557    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X16Y76         LUT5 (Prop_lut5_I1_O)        0.152     4.709 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.494     6.203    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[0]
    SLICE_X13Y75         LUT5 (Prop_lut5_I4_O)        0.326     6.529 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_i_2__66/O
                         net (fo=1, routed)           0.000     6.529    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/I139_out
    SLICE_X13Y75         MUXF7 (Prop_muxf7_I1_O)      0.245     6.774 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.774    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/of_instr_ii_10
    SLICE_X13Y75         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.415    -1.419    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Clk
    SLICE_X13Y75         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.934ns (26.152%)  route 2.637ns (73.848%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.530     3.103    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.456     3.559 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.998     4.557    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X16Y76         LUT5 (Prop_lut5_I1_O)        0.152     4.709 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.280     5.989    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[0]
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.326     6.315 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.359     6.675    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X10Y75         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.416    -1.418    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y75         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 1.149ns (33.849%)  route 2.246ns (66.151%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.597     3.170    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y75          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     3.626 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.985     4.612    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X7Y75          LUT5 (Prop_lut5_I1_O)        0.152     4.764 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.260     6.024    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[8]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.332     6.356 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__176/O
                         net (fo=1, routed)           0.000     6.356    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/I0121_out
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I0_O)      0.209     6.565 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.565    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/of_instr_ii_30
    SLICE_X8Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.418    -1.416    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Clk
    SLICE_X8Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 1.157ns (34.860%)  route 2.162ns (65.140%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.535     3.108    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     3.564 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.318     4.882    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.152     5.034 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.844     5.878    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[5]
    SLICE_X9Y73          LUT3 (Prop_lut3_I2_O)        0.332     6.210 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__10/O
                         net (fo=1, routed)           0.000     6.210    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/I119_out
    SLICE_X9Y73          MUXF7 (Prop_muxf7_I1_O)      0.217     6.427 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.427    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/of_instr_ii_5
    SLICE_X9Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.417    -1.417    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Clk
    SLICE_X9Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 1.179ns (35.702%)  route 2.123ns (64.298%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.530     3.103    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.456     3.559 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.998     4.557    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X16Y76         LUT5 (Prop_lut5_I1_O)        0.152     4.709 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.125     5.834    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[28]
    SLICE_X13Y76         LUT3 (Prop_lut3_I2_O)        0.326     6.160 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__85/O
                         net (fo=1, routed)           0.000     6.160    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/I1155_out
    SLICE_X13Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.405 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.405    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X13Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.417    -1.417    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X13Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.287ns  (logic 0.980ns (29.816%)  route 2.307ns (70.184%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.532     3.105    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.518     3.623 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.781     4.405    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.529 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           1.525     6.054    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[4]
    SLICE_X8Y76          LUT3 (Prop_lut3_I2_O)        0.124     6.178 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__8/O
                         net (fo=1, routed)           0.000     6.178    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7/I115_out
    SLICE_X8Y76          MUXF7 (Prop_muxf7_I1_O)      0.214     6.392 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.392    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/of_instr_ii_4
    SLICE_X8Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.417    -1.417    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Clk
    SLICE_X8Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 0.983ns (29.947%)  route 2.299ns (70.053%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.532     3.105    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     3.623 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.782     4.406    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.530 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           1.517     6.047    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.171 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__0/O
                         net (fo=1, routed)           0.000     6.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/I1_1
    SLICE_X11Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     6.388 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.388    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/of_instr_ii_0
    SLICE_X11Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.418    -1.416    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/Clk
    SLICE_X11Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        -1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.549     1.144    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.164     1.308 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.170     1.478    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X11Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.814    -0.778    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X11Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        -1.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.576     1.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y75          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.312 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.172     1.484    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X3Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.844    -0.748    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.677%)  route 0.334ns (70.323%))
  Logic Levels:           0  
  Clock Path Skew:        -1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.184    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141     1.325 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.334     1.659    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X1Y56          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.859    -0.733    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y56          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.514%)  route 0.404ns (68.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.143    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.284 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.222     1.505    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.045     1.550 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.183     1.733    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[15]
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.817    -0.775    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.017%)  route 0.434ns (69.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.143    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.284 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.191     1.475    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.045     1.520 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.242     1.762    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[11]
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.817    -0.775    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.208ns (31.281%)  route 0.457ns (68.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.551     1.146    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.310 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/Q
                         net (fo=2, routed)           0.277     1.587    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X14Y77         LUT5 (Prop_lut5_I1_O)        0.044     1.631 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.180     1.811    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[27]
    SLICE_X14Y76         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.814    -0.778    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y76         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.293ns (43.656%)  route 0.378ns (56.344%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.143    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.284 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.222     1.505    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.045     1.550 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.157     1.707    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[14]
    SLICE_X9Y71          LUT4 (Prop_lut4_I3_O)        0.045     1.752 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__125/O
                         net (fo=1, routed)           0.000     1.752    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7/I061_out
    SLICE_X9Y71          MUXF7 (Prop_muxf7_I0_O)      0.062     1.814 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.814    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/of_instr_ii_15
    SLICE_X9Y71          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.817    -0.775    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Clk
    SLICE_X9Y71          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.184ns (27.276%)  route 0.491ns (72.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.546     1.141    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.141     1.282 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           0.282     1.563    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X16Y76         LUT5 (Prop_lut5_I1_O)        0.043     1.606 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.209     1.815    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[26]
    SLICE_X14Y76         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.814    -0.778    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y76         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][6]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.130%)  route 0.462ns (68.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.551     1.146    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.310 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.254     1.564    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.609 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.208     1.817    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[0]
    SLICE_X14Y74         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.813    -0.779    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y74         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.500%)  route 0.490ns (72.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.143    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.284 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.283     1.567    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.045     1.612 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.207     1.819    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[13]
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.817    -0.775    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.580ns (45.101%)  route 0.706ns (54.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.619     3.181    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X1Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     3.637 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.706     4.343    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124     4.467 r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.467    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.511    -1.322    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.177ns  (logic 2.126ns (41.064%)  route 3.051ns (58.936%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.075     4.759    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.339 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.339    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.453    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.746 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.863     6.608    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X2Y71          LUT3 (Prop_lut3_I1_O)        0.373     6.981 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.294     7.275    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.399 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.820     8.219    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.343    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.166ns  (logic 2.126ns (41.152%)  route 3.040ns (58.848%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.075     4.759    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.339 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.339    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.453    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.746 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.863     6.608    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X2Y71          LUT3 (Prop_lut3_I1_O)        0.373     6.981 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.294     7.275    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.399 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.809     8.208    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.332    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.772ns  (logic 0.766ns (27.637%)  route 2.006ns (72.363%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.984     4.669    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     4.793 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           1.021     5.814    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.938 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.938    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.487    -1.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.580ns  (logic 1.505ns (58.338%)  route 1.075ns (41.662%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.075     4.759    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.339 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.339    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.453    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.746 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.746    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X1Y67          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.493    -1.341    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y67          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.439ns  (logic 0.766ns (31.407%)  route 1.673ns (68.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.003     4.688    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.124     4.812 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.669     5.481    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.124     5.605 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.605    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.111ns  (logic 0.642ns (30.405%)  route 1.469ns (69.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.619     3.181    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     3.699 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.959     4.658    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.124     4.782 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.511     5.293    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X1Y48          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.512    -1.321    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X1Y48          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.924ns  (logic 0.766ns (39.807%)  route 1.158ns (60.193%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.984     4.669    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     4.793 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.174     4.966    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I2_O)        0.124     5.090 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.090    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.452ns  (logic 0.642ns (44.210%)  route 0.810ns (55.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.810     4.494    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.124     4.618 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.618    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.490    -1.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.339ns  (logic 0.642ns (47.953%)  route 0.697ns (52.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600     3.162    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     3.680 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.697     4.377    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.501 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.501    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X7Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X7Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.348%)  route 0.275ns (59.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X1Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.299 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.275     1.574    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.045     1.619 r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.619    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.862    -0.731    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.577     1.145    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.286 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.109     1.395    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X1Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.844    -0.748    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X1Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.383%)  route 0.138ns (45.617%))
  Logic Levels:           0  
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.576     1.144    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     1.308 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.138     1.445    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X2Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.843    -0.749    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X2Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        -1.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.579     1.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y78          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.288 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.162     1.450    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.848    -0.744    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.579     1.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.311 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     1.421    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.045     1.466 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.466    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.848    -0.744    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.651%)  route 0.224ns (61.349%))
  Logic Levels:           0  
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.576     1.144    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.285 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.224     1.509    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.843    -0.749    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.402%)  route 0.241ns (53.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.579     1.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.311 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.241     1.552    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.597 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     1.597    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.846    -0.746    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.917%)  route 0.246ns (54.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.579     1.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.311 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.246     1.557    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.602 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.602    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.848    -0.744    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.160%)  route 0.254ns (54.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.577     1.145    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     1.309 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.254     1.563    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.608 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     1.608    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X7Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.844    -0.748    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X7Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.381%)  route 0.374ns (72.619%))
  Logic Levels:           0  
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.911ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.579     1.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y77          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     1.288 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.374     1.662    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X0Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.846    -0.746    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X0Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 0.882ns (42.293%)  route 1.203ns (57.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.203     1.353    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.441    -1.392    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 0.882ns (42.466%)  route 1.195ns (57.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.195     1.345    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.442    -1.391    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.882ns (42.515%)  route 1.193ns (57.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.193     1.342    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.441    -1.392    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.946ns  (logic 0.882ns (45.317%)  route 1.064ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.064     1.214    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X23Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.445    -1.388    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.914ns  (logic 0.882ns (46.081%)  route 1.032ns (53.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.032     1.182    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[9]
    SLICE_X21Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.444    -1.389    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.838ns  (logic 0.882ns (47.996%)  route 0.956ns (52.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=1, routed)           0.956     1.105    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[20]
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.819ns  (logic 0.882ns (48.477%)  route 0.937ns (51.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           0.937     1.087    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[30]
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.444    -1.389    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.806ns  (logic 0.882ns (48.831%)  route 0.924ns (51.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           0.924     1.074    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[14]
    SLICE_X17Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.799ns  (logic 0.882ns (49.024%)  route 0.917ns (50.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=1, routed)           0.917     1.067    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[24]
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.791ns  (logic 0.882ns (49.257%)  route 0.909ns (50.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.909     1.058    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[22]
    SLICE_X16Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.442    -1.391    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.070ns  (logic 0.468ns (43.747%)  route 0.602ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.602    -0.280    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X26Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.567    -0.774    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.106ns  (logic 0.468ns (42.296%)  route 0.638ns (57.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.638    -0.244    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.563    -0.778    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[17]
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[28]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[28]
    SLICE_X20Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.563    -0.778    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[31]
    SLICE_X20Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.118ns  (logic 0.468ns (41.848%)  route 0.650ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           0.650    -0.232    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[12]
    SLICE_X22Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.120ns  (logic 0.468ns (41.774%)  route 0.652ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=1, routed)           0.652    -0.230    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[16]
    SLICE_X18Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.560    -0.781    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.468ns (41.588%)  route 0.657ns (58.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[21]
                         net (fo=1, routed)           0.657    -0.225    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[21]
    SLICE_X18Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.126ns  (logic 0.468ns (41.564%)  route 0.658ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           0.658    -0.224    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[23]
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.126ns  (logic 0.468ns (41.564%)  route 0.658ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.658    -0.224    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[29]
    SLICE_X19Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 0.882ns (42.293%)  route 1.203ns (57.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.203     1.353    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.441    -1.392    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 0.882ns (42.466%)  route 1.195ns (57.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.195     1.345    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.442    -1.391    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.882ns (42.515%)  route 1.193ns (57.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.193     1.342    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.441    -1.392    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.946ns  (logic 0.882ns (45.317%)  route 1.064ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.064     1.214    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X23Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.445    -1.388    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.914ns  (logic 0.882ns (46.081%)  route 1.032ns (53.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.032     1.182    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[9]
    SLICE_X21Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.444    -1.389    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.838ns  (logic 0.882ns (47.996%)  route 0.956ns (52.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=1, routed)           0.956     1.105    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[20]
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.819ns  (logic 0.882ns (48.477%)  route 0.937ns (51.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           0.937     1.087    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[30]
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.444    -1.389    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.806ns  (logic 0.882ns (48.831%)  route 0.924ns (51.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           0.924     1.074    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[14]
    SLICE_X17Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.799ns  (logic 0.882ns (49.024%)  route 0.917ns (50.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=1, routed)           0.917     1.067    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[24]
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.791ns  (logic 0.882ns (49.257%)  route 0.909ns (50.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.909     1.058    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[22]
    SLICE_X16Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.442    -1.391    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.070ns  (logic 0.468ns (43.747%)  route 0.602ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.602    -0.280    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X26Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.567    -0.774    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.106ns  (logic 0.468ns (42.296%)  route 0.638ns (57.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.638    -0.244    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.563    -0.778    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[17]
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[28]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[28]
    SLICE_X20Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.563    -0.778    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[31]
    SLICE_X20Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.118ns  (logic 0.468ns (41.848%)  route 0.650ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           0.650    -0.232    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[12]
    SLICE_X22Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.120ns  (logic 0.468ns (41.774%)  route 0.652ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=1, routed)           0.652    -0.230    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[16]
    SLICE_X18Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.560    -0.781    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.468ns (41.588%)  route 0.657ns (58.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[21]
                         net (fo=1, routed)           0.657    -0.225    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[21]
    SLICE_X18Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.126ns  (logic 0.468ns (41.564%)  route 0.658ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           0.658    -0.224    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[23]
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.126ns  (logic 0.468ns (41.564%)  route 0.658ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.658    -0.224    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[29]
    SLICE_X19Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.413ns  (logic 1.588ns (35.975%)  route 2.825ns (64.025%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.825     4.289    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.124     4.413 r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.413    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.511    -1.322    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.458ns  (logic 1.452ns (59.096%)  route 1.005ns (40.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rx_IBUF_inst/O
                         net (fo=1, routed)           1.005     2.458    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X2Y41          FDRE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.510    -1.323    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y41          FDRE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.221ns (35.522%)  route 0.400ns (64.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.400     0.621    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X2Y41          FDRE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.861    -0.732    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y41          FDRE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.277ns (17.308%)  route 1.321ns (82.692%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.553    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.045     1.598 r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.598    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.862    -0.731    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 3.505ns (54.053%)  route 2.979ns (45.947%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.616     3.189    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X2Y59          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.806 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.003     5.809    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.669 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.783    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.076 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.863     7.938    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X2Y71          LUT3 (Prop_lut3_I1_O)        0.373     8.311 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.294     8.605    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     8.729 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.820     9.549    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.673 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     9.673    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 3.505ns (54.145%)  route 2.968ns (45.855%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.616     3.189    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X2Y59          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.806 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.003     5.809    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.669 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.783    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.076 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.863     7.938    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X2Y71          LUT3 (Prop_lut3_I1_O)        0.373     8.311 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.294     8.605    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     8.729 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.809     9.538    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     9.662    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 2.884ns (74.197%)  route 1.003ns (25.803%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.616     3.189    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X2Y59          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.806 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.003     5.809    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.669 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.669    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.783    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.076 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     7.076    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X1Y67          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.493    -1.341    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y67          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.671ns  (logic 1.179ns (32.115%)  route 2.492ns (67.885%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.530     3.103    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.456     3.559 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.998     4.557    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X16Y76         LUT5 (Prop_lut5_I1_O)        0.152     4.709 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.494     6.203    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[0]
    SLICE_X13Y75         LUT5 (Prop_lut5_I4_O)        0.326     6.529 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_i_2__66/O
                         net (fo=1, routed)           0.000     6.529    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/I139_out
    SLICE_X13Y75         MUXF7 (Prop_muxf7_I1_O)      0.245     6.774 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.774    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/of_instr_ii_10
    SLICE_X13Y75         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.415    -1.419    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Clk
    SLICE_X13Y75         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.934ns (26.152%)  route 2.637ns (73.848%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.530     3.103    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.456     3.559 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.998     4.557    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X16Y76         LUT5 (Prop_lut5_I1_O)        0.152     4.709 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.280     5.989    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[0]
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.326     6.315 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.359     6.675    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X10Y75         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.416    -1.418    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y75         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 1.149ns (33.849%)  route 2.246ns (66.151%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.597     3.170    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y75          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     3.626 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.985     4.612    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X7Y75          LUT5 (Prop_lut5_I1_O)        0.152     4.764 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.260     6.024    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[8]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.332     6.356 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__176/O
                         net (fo=1, routed)           0.000     6.356    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/I0121_out
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I0_O)      0.209     6.565 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.565    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/of_instr_ii_30
    SLICE_X8Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.418    -1.416    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Clk
    SLICE_X8Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 1.157ns (34.860%)  route 2.162ns (65.140%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.535     3.108    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     3.564 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.318     4.882    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.152     5.034 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.844     5.878    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[5]
    SLICE_X9Y73          LUT3 (Prop_lut3_I2_O)        0.332     6.210 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__10/O
                         net (fo=1, routed)           0.000     6.210    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/I119_out
    SLICE_X9Y73          MUXF7 (Prop_muxf7_I1_O)      0.217     6.427 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.427    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/of_instr_ii_5
    SLICE_X9Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.417    -1.417    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Clk
    SLICE_X9Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 1.179ns (35.702%)  route 2.123ns (64.298%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.530     3.103    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.456     3.559 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.998     4.557    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X16Y76         LUT5 (Prop_lut5_I1_O)        0.152     4.709 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.125     5.834    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[28]
    SLICE_X13Y76         LUT3 (Prop_lut3_I2_O)        0.326     6.160 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__85/O
                         net (fo=1, routed)           0.000     6.160    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/I1155_out
    SLICE_X13Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.405 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.405    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X13Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.417    -1.417    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X13Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.287ns  (logic 0.980ns (29.816%)  route 2.307ns (70.184%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.532     3.105    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.518     3.623 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.781     4.405    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.529 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           1.525     6.054    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[4]
    SLICE_X8Y76          LUT3 (Prop_lut3_I2_O)        0.124     6.178 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__8/O
                         net (fo=1, routed)           0.000     6.178    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7/I115_out
    SLICE_X8Y76          MUXF7 (Prop_muxf7_I1_O)      0.214     6.392 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.392    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/of_instr_ii_4
    SLICE_X8Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.417    -1.417    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Clk
    SLICE_X8Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 0.983ns (29.947%)  route 2.299ns (70.053%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.477     1.477    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.573 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.532     3.105    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     3.623 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.782     4.406    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.530 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           1.517     6.047    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.171 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__0/O
                         net (fo=1, routed)           0.000     6.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/I1_1
    SLICE_X11Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     6.388 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.388    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/of_instr_ii_0
    SLICE_X11Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.418    -1.416    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/Clk
    SLICE_X11Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        -1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.549     1.144    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.164     1.308 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.170     1.478    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X11Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.814    -0.778    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X11Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        -1.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.576     1.171    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y75          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.312 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.172     1.484    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X3Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.844    -0.748    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.677%)  route 0.334ns (70.323%))
  Logic Levels:           0  
  Clock Path Skew:        -1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.184    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X0Y56          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141     1.325 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.334     1.659    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X1Y56          FDCE                                         f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.859    -0.733    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y56          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.514%)  route 0.404ns (68.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.143    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.284 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.222     1.505    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.045     1.550 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.183     1.733    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[15]
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.817    -0.775    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.017%)  route 0.434ns (69.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.143    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.284 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.191     1.475    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.045     1.520 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.242     1.762    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[11]
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.817    -0.775    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.208ns (31.281%)  route 0.457ns (68.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.551     1.146    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.310 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/Q
                         net (fo=2, routed)           0.277     1.587    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X14Y77         LUT5 (Prop_lut5_I1_O)        0.044     1.631 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.180     1.811    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[27]
    SLICE_X14Y76         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.814    -0.778    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y76         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.293ns (43.656%)  route 0.378ns (56.344%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.143    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.284 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.222     1.505    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.045     1.550 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.157     1.707    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[14]
    SLICE_X9Y71          LUT4 (Prop_lut4_I3_O)        0.045     1.752 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__125/O
                         net (fo=1, routed)           0.000     1.752    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7/I061_out
    SLICE_X9Y71          MUXF7 (Prop_muxf7_I0_O)      0.062     1.814 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.814    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/of_instr_ii_15
    SLICE_X9Y71          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.817    -0.775    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Clk
    SLICE_X9Y71          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.184ns (27.276%)  route 0.491ns (72.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.546     1.141    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y76         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.141     1.282 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           0.282     1.563    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X16Y76         LUT5 (Prop_lut5_I1_O)        0.043     1.606 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.209     1.815    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[26]
    SLICE_X14Y76         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.814    -0.778    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y76         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][6]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.130%)  route 0.462ns (68.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.551     1.146    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y77         FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.310 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.254     1.564    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.609 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.208     1.817    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[0]
    SLICE_X14Y74         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.813    -0.779    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y74         SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/CLK

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.500%)  route 0.490ns (72.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.569     0.569    MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.595 r  MicroBlaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.143    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.284 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.283     1.567    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.045     1.612 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.207     1.819    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[13]
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.817    -0.775    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X8Y71          SRL16E                                       r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.580ns (45.101%)  route 0.706ns (54.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.619     3.181    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X1Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     3.637 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.706     4.343    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124     4.467 r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.467    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.511    -1.322    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.177ns  (logic 2.126ns (41.064%)  route 3.051ns (58.936%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.075     4.759    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.339 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.339    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.453    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.746 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.863     6.608    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X2Y71          LUT3 (Prop_lut3_I1_O)        0.373     6.981 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.294     7.275    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.399 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.820     8.219    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.343    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.166ns  (logic 2.126ns (41.152%)  route 3.040ns (58.848%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.075     4.759    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.339 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.339    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.453    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.746 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.863     6.608    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X2Y71          LUT3 (Prop_lut3_I1_O)        0.373     6.981 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.294     7.275    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.399 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.809     8.208    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.332    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.772ns  (logic 0.766ns (27.637%)  route 2.006ns (72.363%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.984     4.669    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     4.793 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           1.021     5.814    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.938 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.938    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.487    -1.347    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.580ns  (logic 1.505ns (58.338%)  route 1.075ns (41.662%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.075     4.759    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.339 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.339    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.453    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.746 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.746    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X1Y67          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.493    -1.341    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X1Y67          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.439ns  (logic 0.766ns (31.407%)  route 1.673ns (68.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.003     4.688    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.124     4.812 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.669     5.481    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.124     5.605 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.605    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.111ns  (logic 0.642ns (30.405%)  route 1.469ns (69.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.619     3.181    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     3.699 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.959     4.658    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.124     4.782 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.511     5.293    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X1Y48          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.512    -1.321    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X1Y48          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.924ns  (logic 0.766ns (39.807%)  route 1.158ns (60.193%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.984     4.669    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     4.793 f  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.174     4.966    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I2_O)        0.124     5.090 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.090    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.452ns  (logic 0.642ns (44.210%)  route 0.810ns (55.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.604     3.166    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     3.684 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.810     4.494    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.124     4.618 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.618    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.490    -1.344    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.339ns  (logic 0.642ns (47.953%)  route 0.697ns (52.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.466     1.466    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.562 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600     3.162    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     3.680 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.697     4.377    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.501 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.501    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X7Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.486    -1.348    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X7Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.348%)  route 0.275ns (59.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.158    MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X1Y52          FDRE                                         r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.299 r  MicroBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.275     1.574    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.045     1.619 r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.619    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.862    -0.731    MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y46          FDRE                                         r  MicroBlaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.577     1.145    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y76          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.286 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.109     1.395    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X1Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.844    -0.748    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X1Y76          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.383%)  route 0.138ns (45.617%))
  Logic Levels:           0  
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.576     1.144    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y75          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     1.308 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.138     1.445    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X2Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.843    -0.749    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X2Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        -1.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.579     1.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y78          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.288 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.162     1.450    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.848    -0.744    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.579     1.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.311 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     1.421    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.045     1.466 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.466    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.848    -0.744    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.651%)  route 0.224ns (61.349%))
  Logic Levels:           0  
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.576     1.144    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X0Y74          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.285 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.224     1.509    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.843    -0.749    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X1Y74          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.402%)  route 0.241ns (53.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.579     1.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.311 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.241     1.552    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.597 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     1.597    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.846    -0.746    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.917%)  route 0.246ns (54.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.579     1.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y78          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.311 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.246     1.557    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.602 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.602    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.848    -0.744    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y79          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.160%)  route 0.254ns (54.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.577     1.145    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y73          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     1.309 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.254     1.563    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.608 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     1.608    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X7Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.844    -0.748    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X7Y72          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.381%)  route 0.374ns (72.619%))
  Logic Levels:           0  
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.894ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.542     0.542    MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.568 r  MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.579     1.147    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y77          FDCE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     1.288 r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.374     1.662    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X0Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.846    -0.746    MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X0Y77          FDRE                                         r  MicroBlaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 0.882ns (42.293%)  route 1.203ns (57.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.203     1.353    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.441    -1.392    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 0.882ns (42.466%)  route 1.195ns (57.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.195     1.345    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.442    -1.391    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.882ns (42.515%)  route 1.193ns (57.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.193     1.342    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.441    -1.392    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.946ns  (logic 0.882ns (45.317%)  route 1.064ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.064     1.214    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X23Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.445    -1.388    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.914ns  (logic 0.882ns (46.081%)  route 1.032ns (53.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.032     1.182    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[9]
    SLICE_X21Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.444    -1.389    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.838ns  (logic 0.882ns (47.996%)  route 0.956ns (52.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=1, routed)           0.956     1.105    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[20]
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.819ns  (logic 0.882ns (48.477%)  route 0.937ns (51.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           0.937     1.087    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[30]
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.444    -1.389    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.806ns  (logic 0.882ns (48.831%)  route 0.924ns (51.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           0.924     1.074    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[14]
    SLICE_X17Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.799ns  (logic 0.882ns (49.024%)  route 0.917ns (50.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=1, routed)           0.917     1.067    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[24]
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.791ns  (logic 0.882ns (49.257%)  route 0.909ns (50.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.909     1.058    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[22]
    SLICE_X16Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.442    -1.391    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.070ns  (logic 0.468ns (43.747%)  route 0.602ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.602    -0.280    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X26Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.567    -0.774    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.106ns  (logic 0.468ns (42.296%)  route 0.638ns (57.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.638    -0.244    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.563    -0.778    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[17]
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[28]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[28]
    SLICE_X20Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.563    -0.778    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[31]
    SLICE_X20Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.118ns  (logic 0.468ns (41.848%)  route 0.650ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           0.650    -0.232    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[12]
    SLICE_X22Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.120ns  (logic 0.468ns (41.774%)  route 0.652ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=1, routed)           0.652    -0.230    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[16]
    SLICE_X18Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.560    -0.781    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.468ns (41.588%)  route 0.657ns (58.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[21]
                         net (fo=1, routed)           0.657    -0.225    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[21]
    SLICE_X18Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.126ns  (logic 0.468ns (41.564%)  route 0.658ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           0.658    -0.224    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[23]
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.126ns  (logic 0.468ns (41.564%)  route 0.658ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.658    -0.224    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[29]
    SLICE_X19Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 0.882ns (42.293%)  route 1.203ns (57.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.203     1.353    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.441    -1.392    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 0.882ns (42.466%)  route 1.195ns (57.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.195     1.345    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.442    -1.391    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.882ns (42.515%)  route 1.193ns (57.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.193     1.342    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.441    -1.392    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.946ns  (logic 0.882ns (45.317%)  route 1.064ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.064     1.214    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X23Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.445    -1.388    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.914ns  (logic 0.882ns (46.081%)  route 1.032ns (53.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.032     1.182    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[9]
    SLICE_X21Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.444    -1.389    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.838ns  (logic 0.882ns (47.996%)  route 0.956ns (52.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=1, routed)           0.956     1.105    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[20]
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.819ns  (logic 0.882ns (48.477%)  route 0.937ns (51.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           0.937     1.087    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[30]
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.444    -1.389    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.806ns  (logic 0.882ns (48.831%)  route 0.924ns (51.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           0.924     1.074    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[14]
    SLICE_X17Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.799ns  (logic 0.882ns (49.024%)  route 0.917ns (50.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=1, routed)           0.917     1.067    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[24]
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.443    -1.390    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.791ns  (logic 0.882ns (49.257%)  route 0.909ns (50.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.609    -0.732    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      0.882     0.150 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.909     1.058    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[22]
    SLICE_X16Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.442    -1.391    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.070ns  (logic 0.468ns (43.747%)  route 0.602ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.602    -0.280    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X26Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.567    -0.774    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.106ns  (logic 0.468ns (42.296%)  route 0.638ns (57.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.638    -0.244    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.563    -0.778    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[17]
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[28]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[28]
    SLICE_X20Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.563    -0.778    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.468ns (42.127%)  route 0.643ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           0.643    -0.239    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[31]
    SLICE_X20Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.118ns  (logic 0.468ns (41.848%)  route 0.650ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           0.650    -0.232    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[12]
    SLICE_X22Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.564    -0.777    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.120ns  (logic 0.468ns (41.774%)  route 0.652ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=1, routed)           0.652    -0.230    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[16]
    SLICE_X18Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.560    -0.781    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.468ns (41.588%)  route 0.657ns (58.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[21]
                         net (fo=1, routed)           0.657    -0.225    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[21]
    SLICE_X18Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.126ns  (logic 0.468ns (41.564%)  route 0.658ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           0.658    -0.224    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[23]
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.126ns  (logic 0.468ns (41.564%)  route 0.658ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.484    -1.350    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.468    -0.882 r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.658    -0.224    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[29]
    SLICE_X19Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.830ns  (logic 1.862ns (31.941%)  route 3.968ns (68.059%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT1=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=17, routed)          1.007     1.466    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X22Y3          LUT1 (Prop_lut1_I0_O)        0.124     1.590 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.590    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.123 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.123    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.438 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry__0/O[3]
                         net (fo=1, routed)           0.659     3.098    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3[8]
    SLICE_X23Y4          LUT3 (Prop_lut3_I0_O)        0.307     3.405 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3/O
                         net (fo=1, routed)           1.010     4.414    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.538 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1/O
                         net (fo=12, routed)          1.291     5.830    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.830ns  (logic 1.862ns (31.941%)  route 3.968ns (68.059%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT1=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=17, routed)          1.007     1.466    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X22Y3          LUT1 (Prop_lut1_I0_O)        0.124     1.590 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.590    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.123 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.123    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.438 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry__0/O[3]
                         net (fo=1, routed)           0.659     3.098    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3[8]
    SLICE_X23Y4          LUT3 (Prop_lut3_I0_O)        0.307     3.405 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3/O
                         net (fo=1, routed)           1.010     4.414    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.538 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1/O
                         net (fo=12, routed)          1.291     5.830    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1_n_0
    SLICE_X11Y4          FDSE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.830ns  (logic 1.862ns (31.941%)  route 3.968ns (68.059%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT1=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=17, routed)          1.007     1.466    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X22Y3          LUT1 (Prop_lut1_I0_O)        0.124     1.590 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.590    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.123 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.123    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.438 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry__0/O[3]
                         net (fo=1, routed)           0.659     3.098    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3[8]
    SLICE_X23Y4          LUT3 (Prop_lut3_I0_O)        0.307     3.405 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3/O
                         net (fo=1, routed)           1.010     4.414    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.538 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1/O
                         net (fo=12, routed)          1.291     5.830    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.830ns  (logic 1.862ns (31.941%)  route 3.968ns (68.059%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT1=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=17, routed)          1.007     1.466    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X22Y3          LUT1 (Prop_lut1_I0_O)        0.124     1.590 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.590    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.123 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.123    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.438 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry__0/O[3]
                         net (fo=1, routed)           0.659     3.098    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3[8]
    SLICE_X23Y4          LUT3 (Prop_lut3_I0_O)        0.307     3.405 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3/O
                         net (fo=1, routed)           1.010     4.414    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.538 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1/O
                         net (fo=12, routed)          1.291     5.830    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 1.862ns (32.775%)  route 3.819ns (67.225%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT1=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=17, routed)          1.007     1.466    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X22Y3          LUT1 (Prop_lut1_I0_O)        0.124     1.590 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.590    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.123 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.123    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.438 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry__0/O[3]
                         net (fo=1, routed)           0.659     3.098    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3[8]
    SLICE_X23Y4          LUT3 (Prop_lut3_I0_O)        0.307     3.405 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3/O
                         net (fo=1, routed)           1.010     4.414    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.538 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1/O
                         net (fo=12, routed)          1.143     5.681    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1_n_0
    SLICE_X11Y6          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[11]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 1.862ns (32.775%)  route 3.819ns (67.225%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT1=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=17, routed)          1.007     1.466    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X22Y3          LUT1 (Prop_lut1_I0_O)        0.124     1.590 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.590    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.123 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.123    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.438 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry__0/O[3]
                         net (fo=1, routed)           0.659     3.098    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3[8]
    SLICE_X23Y4          LUT3 (Prop_lut3_I0_O)        0.307     3.405 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3/O
                         net (fo=1, routed)           1.010     4.414    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.538 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1/O
                         net (fo=12, routed)          1.143     5.681    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1_n_0
    SLICE_X11Y6          FDSE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[11]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 1.862ns (32.775%)  route 3.819ns (67.225%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT1=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=17, routed)          1.007     1.466    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X22Y3          LUT1 (Prop_lut1_I0_O)        0.124     1.590 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.590    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_i_3_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.123 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.123    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.438 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3_carry__0/O[3]
                         net (fo=1, routed)           0.659     3.098    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address3[8]
    SLICE_X23Y4          LUT3 (Prop_lut3_I0_O)        0.307     3.405 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3/O
                         net (fo=1, routed)           1.010     4.414    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_3_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.538 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1/O
                         net (fo=12, routed)          1.143     5.681    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address[11]_i_1_n_0
    SLICE_X11Y6          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 2.008ns (35.485%)  route 3.651ns (64.515%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT1=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[3]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[3]/Q
                         net (fo=16, routed)          1.306     1.765    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[3]
    SLICE_X16Y5          LUT1 (Prop_lut1_I0_O)        0.124     1.889 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.889    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry_i_3_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.553 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.553    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry__0_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.887 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry__1/O[1]
                         net (fo=2, routed)           0.826     3.713    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3[11]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.303     4.016 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address[11]_i_4/O
                         net (fo=1, routed)           0.433     4.449    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address[11]_i_4_n_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address[11]_i_1/O
                         net (fo=12, routed)          1.086     5.659    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address[11]_i_1_n_0
    SLICE_X10Y7          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 2.008ns (35.485%)  route 3.651ns (64.515%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT1=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[3]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[3]/Q
                         net (fo=16, routed)          1.306     1.765    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[3]
    SLICE_X16Y5          LUT1 (Prop_lut1_I0_O)        0.124     1.889 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.889    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry_i_3_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.553 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.553    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry__0_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.887 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3_carry__1/O[1]
                         net (fo=2, routed)           0.826     3.713    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address3[11]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.303     4.016 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address[11]_i_4/O
                         net (fo=1, routed)           0.433     4.449    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address[11]_i_4_n_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124     4.573 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address[11]_i_1/O
                         net (fo=12, routed)          1.086     5.659    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address[11]_i_1_n_0
    SLICE_X10Y7          FDSE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.600ns  (logic 1.971ns (35.198%)  route 3.629ns (64.802%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT1=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=17, routed)          0.865     1.324    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124     1.448 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.448    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address3_carry_i_2_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.998 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.998    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address3_carry_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.112 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.112    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address3_carry__0_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.226 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.226    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address3_carry__1_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.383 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address3_carry__2/CO[1]
                         net (fo=1, routed)           0.812     3.194    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address3_carry__2_n_2
    SLICE_X16Y3          LUT4 (Prop_lut4_I0_O)        0.329     3.523 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address[11]_i_4/O
                         net (fo=1, routed)           0.890     4.414    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address[11]_i_4_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.538 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address[11]_i_1/O
                         net (fo=12, routed)          1.062     5.600    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address[11]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave3Address_reg[10]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.270ns (74.723%)  route 0.091ns (25.277%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[9]/C
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[9]/Q
                         net (fo=16, routed)          0.091     0.237    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[9]
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.361 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.361    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0[10]
    SLICE_X19Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.146ns (39.937%)  route 0.220ns (60.063%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[12]/C
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[12]/Q
                         net (fo=9, routed)           0.220     0.366    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[12]
    SLICE_X17Y7          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.146ns (39.356%)  route 0.225ns (60.644%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[10]/C
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[10]/Q
                         net (fo=16, routed)          0.225     0.371    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[10]
    SLICE_X23Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.270ns (72.283%)  route 0.104ns (27.717%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[5]/C
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=18, routed)          0.104     0.250    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X19Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.374    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0[6]
    SLICE_X19Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.273ns (72.516%)  route 0.103ns (27.484%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[11]/C
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=14, routed)          0.103     0.249    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.376 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.376    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0[12]
    SLICE_X19Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.273ns (72.516%)  route 0.103ns (27.484%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[3]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[3]/Q
                         net (fo=16, routed)          0.103     0.249    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[3]
    SLICE_X19Y2          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.376 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0_carry/O[3]
                         net (fo=1, routed)           0.000     0.376    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0[4]
    SLICE_X19Y2          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.273ns (72.491%)  route 0.104ns (27.509%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[7]/C
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[7]/Q
                         net (fo=14, routed)          0.104     0.250    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[7]
    SLICE_X19Y3          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.377 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.377    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0[8]
    SLICE_X19Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.292ns (76.186%)  route 0.091ns (23.814%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[6]/C
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=14, routed)          0.091     0.237    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[6]
    SLICE_X19Y3          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.383 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.383    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0[7]
    SLICE_X19Y3          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.292ns (76.161%)  route 0.091ns (23.839%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/C
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=17, routed)          0.091     0.237    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X19Y2          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.383 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0_carry/O[2]
                         net (fo=1, routed)           0.000     0.383    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0[3]
    SLICE_X19Y2          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.303ns (76.838%)  route 0.091ns (23.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[9]/C
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[9]/Q
                         net (fo=16, routed)          0.091     0.237    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg_n_0_[9]
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.394 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.394    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress0[11]
    SLICE_X19Y4          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/MemoryAddress_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.405ns  (logic 4.034ns (62.982%)  route 2.371ns (37.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X12Y48         FDSE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDSE (Prop_fdse_C_Q)         0.518    -0.261 r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.371     2.110    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516     5.626 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.626    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.381ns (67.400%)  route 0.668ns (32.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.564    -0.526    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X12Y48         FDSE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDSE (Prop_fdse_C_Q)         0.164    -0.362 r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.668     0.306    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     1.523 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.523    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.405ns  (logic 4.034ns (62.982%)  route 2.371ns (37.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.562    -0.779    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X12Y48         FDSE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDSE (Prop_fdse_C_Q)         0.518    -0.261 r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.371     2.110    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516     5.626 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.626    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.381ns (67.400%)  route 0.668ns (32.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.564    -0.526    MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X12Y48         FDSE                                         r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDSE (Prop_fdse_C_Q)         0.164    -0.362 r  MicroBlaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.668     0.306    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     1.523 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.523    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_HardwareXCorr_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_HardwareXCorr_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.571     6.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.324     3.248 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.656     4.904    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkfbout_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.000 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.571     6.571    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkfbout_buf_HardwareXCorr_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_HardwareXCorr_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.026ns (2.459%)  route 1.031ns (97.541%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.547     0.547    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.057    -0.511 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.485    -0.026    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkfbout_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.547     0.547    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkfbout_buf_HardwareXCorr_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    39.325 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0_1 fall edge)
                                                     41.665    41.665 f  
    M9                                                0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.130 f  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.363    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.567 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.228    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    39.324 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.891    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_HardwareXCorr_clk_wiz_0_0

Max Delay           472 Endpoints
Min Delay           472 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.004ns  (logic 2.916ns (36.432%)  route 5.088ns (63.568%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/Q
                         net (fo=25, routed)          2.327     2.851    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count[3]
    SLICE_X10Y19         LUT4 (Prop_lut4_I1_O)        0.124     2.975 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.975    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.488 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.488    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.605 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.605    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.722 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.879 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3/CO[1]
                         net (fo=24, routed)          1.265     5.144    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3_n_2
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.332     5.476 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.476    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.852 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.852    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.969    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.198 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.817     7.014    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.310     7.324 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=14, routed)          0.679     8.004    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.427     3.927    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y26          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.004ns  (logic 2.916ns (36.432%)  route 5.088ns (63.568%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/Q
                         net (fo=25, routed)          2.327     2.851    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count[3]
    SLICE_X10Y19         LUT4 (Prop_lut4_I1_O)        0.124     2.975 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.975    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.488 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.488    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.605 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.605    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.722 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.879 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3/CO[1]
                         net (fo=24, routed)          1.265     5.144    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3_n_2
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.332     5.476 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.476    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.852 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.852    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.969    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.198 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.817     7.014    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.310     7.324 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=14, routed)          0.679     8.004    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.427     3.927    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y26          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.923ns  (logic 2.552ns (32.210%)  route 5.371ns (67.790%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[9]/C
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[9]/Q
                         net (fo=25, routed)          2.867     3.391    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count[9]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124     3.515 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.515    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_i_7_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.065 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.065    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.179 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.179    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.336 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__3/CO[1]
                         net (fo=24, routed)          0.880     5.216    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__3_n_2
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.329     5.545 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address3__14_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.545    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address3__14_carry__1_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.058 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address3__14_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.058    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address3__14_carry__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.175 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address3__14_carry__2/CO[3]
                         net (fo=1, routed)           0.959     7.134    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address30_in
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=14, routed)          0.665     7.923    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.493     3.993    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.920ns  (logic 2.552ns (32.223%)  route 5.368ns (67.777%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[9]/C
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[9]/Q
                         net (fo=25, routed)          2.867     3.391    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count[9]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124     3.515 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.515    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_i_7_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.065 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.065    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.179 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.179    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.336 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__3/CO[1]
                         net (fo=24, routed)          0.880     5.216    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__3_n_2
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.329     5.545 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address3__14_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.545    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address3__14_carry__1_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.058 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address3__14_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.058    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address3__14_carry__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.175 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address3__14_carry__2/CO[3]
                         net (fo=1, routed)           0.959     7.134    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address30_in
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=14, routed)          0.662     7.920    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X7Y26          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.495     3.995    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X7Y26          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.897ns  (logic 2.571ns (32.557%)  route 5.326ns (67.443%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=3)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/Q
                         net (fo=25, routed)          2.337     2.861    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count[3]
    SLICE_X11Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.985 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.985    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.386 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.386    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.500 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.500    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.614 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.614    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.948 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry__2/O[1]
                         net (fo=4, routed)           1.160     5.108    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4[13]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303     5.411 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address3_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.411    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address3_carry__0_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.944 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address3_carry__0/CO[3]
                         net (fo=1, routed)           1.112     7.056    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address3
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address[13]_i_1/O
                         net (fo=14, routed)          0.717     7.897    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address[13]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.427     3.927    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.897ns  (logic 2.571ns (32.557%)  route 5.326ns (67.443%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=3)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/Q
                         net (fo=25, routed)          2.337     2.861    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count[3]
    SLICE_X11Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.985 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry_i_1/O
                         net (fo=1, routed)           0.000     2.985    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.386 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.386    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.500 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.500    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.614 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.614    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.948 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4_carry__2/O[1]
                         net (fo=4, routed)           1.160     5.108    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address4[13]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303     5.411 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address3_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.411    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address3_carry__0_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.944 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address3_carry__0/CO[3]
                         net (fo=1, routed)           1.112     7.056    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address3
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.180 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address[13]_i_1/O
                         net (fo=14, routed)          0.717     7.897    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address[13]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.427     3.927    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef0Address_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.875ns  (logic 2.916ns (37.027%)  route 4.959ns (62.973%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/Q
                         net (fo=25, routed)          2.327     2.851    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count[3]
    SLICE_X10Y19         LUT4 (Prop_lut4_I1_O)        0.124     2.975 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.975    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.488 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.488    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.605 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.605    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.722 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.879 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3/CO[1]
                         net (fo=24, routed)          1.265     5.144    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3_n_2
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.332     5.476 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.476    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.852 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.852    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.969    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.198 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.817     7.014    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.310     7.324 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=14, routed)          0.551     7.875    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.425     3.925    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y24          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.875ns  (logic 2.916ns (37.027%)  route 4.959ns (62.973%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/Q
                         net (fo=25, routed)          2.327     2.851    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count[3]
    SLICE_X10Y19         LUT4 (Prop_lut4_I1_O)        0.124     2.975 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.975    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.488 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.488    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.605 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.605    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.722 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.879 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3/CO[1]
                         net (fo=24, routed)          1.265     5.144    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3_n_2
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.332     5.476 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.476    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.852 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.852    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.969    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.198 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.817     7.014    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.310     7.324 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=14, routed)          0.551     7.875    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.425     3.925    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y24          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.875ns  (logic 2.916ns (37.027%)  route 4.959ns (62.973%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/Q
                         net (fo=25, routed)          2.327     2.851    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count[3]
    SLICE_X10Y19         LUT4 (Prop_lut4_I1_O)        0.124     2.975 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.975    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.488 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.488    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.605 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.605    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.722 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.879 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3/CO[1]
                         net (fo=24, routed)          1.265     5.144    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3_n_2
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.332     5.476 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.476    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.852 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.852    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.969    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.198 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.817     7.014    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.310     7.324 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=14, routed)          0.551     7.875    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.425     3.925    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y24          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.875ns  (logic 2.916ns (37.027%)  route 4.959ns (62.973%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[3]/Q
                         net (fo=25, routed)          2.327     2.851    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count[3]
    SLICE_X10Y19         LUT4 (Prop_lut4_I1_O)        0.124     2.975 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.975    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.488 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.488    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.605 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.605    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.722 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.722    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.879 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3/CO[1]
                         net (fo=24, routed)          1.265     5.144    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3_n_2
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.332     5.476 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.476    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.852 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.852    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.969    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.198 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.817     7.014    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address3
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.310     7.324 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=14, routed)          0.551     7.875    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.453     3.953    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.500 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         1.425     3.925    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y24          FDRE                                         r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[7]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.167ns (50.163%)  route 0.166ns (49.837%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[8]/C
    SLICE_X10Y6          FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[8]/Q
                         net (fo=2, routed)           0.166     0.333    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.873     0.873    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.146ns (40.001%)  route 0.219ns (59.999%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[8]/C
    SLICE_X11Y5          FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[8]/Q
                         net (fo=2, routed)           0.219     0.365    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.873     0.873    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.146ns (39.819%)  route 0.221ns (60.181%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[10]/C
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[10]/Q
                         net (fo=2, routed)           0.221     0.367    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.873     0.873    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.146ns (39.596%)  route 0.223ns (60.404%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[11]/C
    SLICE_X25Y5          FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[11]/Q
                         net (fo=2, routed)           0.223     0.369    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.876     0.876    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.146ns (39.560%)  route 0.223ns (60.440%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[5]/C
    SLICE_X24Y3          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[5]/Q
                         net (fo=2, routed)           0.223     0.369    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.876     0.876    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.146ns (39.451%)  route 0.224ns (60.549%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[8]/C
    SLICE_X24Y3          FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[8]/Q
                         net (fo=2, routed)           0.224     0.370    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.876     0.876    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.146ns (39.321%)  route 0.225ns (60.679%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[7]/C
    SLICE_X24Y4          FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[7]/Q
                         net (fo=2, routed)           0.225     0.371    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.876     0.876    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.146ns (39.305%)  route 0.225ns (60.695%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[2]/C
    SLICE_X24Y5          FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave0Address_reg[2]/Q
                         net (fo=2, routed)           0.225     0.371    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.876     0.876    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.167ns (44.576%)  route 0.208ns (55.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[10]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[10]/Q
                         net (fo=2, routed)           0.208     0.375    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.873     0.873    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.146ns (38.865%)  route 0.230ns (61.135%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[6]/C
    SLICE_X11Y5          FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[6]/Q
                         net (fo=2, routed)           0.230     0.376    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.815     0.815    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=353, routed)         0.874     0.874    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.085ns  (logic 2.873ns (31.622%)  route 6.212ns (68.378%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.645     7.018    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.341     7.359 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[6]_INST_0/O
                         net (fo=1, routed)           1.726     9.085    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.005ns  (logic 2.845ns (31.595%)  route 6.160ns (68.405%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.645     7.018    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.313     7.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[5]_INST_0/O
                         net (fo=1, routed)           1.673     9.005    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.886ns  (logic 2.845ns (32.016%)  route 6.041ns (67.984%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.421     6.795    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y23         LUT2 (Prop_lut2_I0_O)        0.313     7.108 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[7]_INST_0/O
                         net (fo=1, routed)           1.778     8.886    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.790ns  (logic 2.871ns (32.661%)  route 5.919ns (67.339%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.423     6.797    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y23         LUT2 (Prop_lut2_I0_O)        0.339     7.136 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0/O
                         net (fo=1, routed)           1.654     8.790    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.780ns  (logic 2.845ns (32.405%)  route 5.935ns (67.595%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.423     6.797    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y23         LUT2 (Prop_lut2_I0_O)        0.313     7.110 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[3]_INST_0/O
                         net (fo=1, routed)           1.670     8.780    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.766ns  (logic 2.871ns (32.750%)  route 5.895ns (67.250%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.421     6.795    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y23         LUT2 (Prop_lut2_I0_O)        0.339     7.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0/O
                         net (fo=1, routed)           1.632     8.766    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.666ns  (logic 2.845ns (32.831%)  route 5.821ns (67.169%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.497     6.871    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y24         LUT2 (Prop_lut2_I0_O)        0.313     7.184 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[9]_INST_0/O
                         net (fo=1, routed)           1.482     8.666    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.260ns  (logic 2.845ns (34.441%)  route 5.415ns (65.559%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          0.938     6.311    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.313     6.624 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[0]_INST_0/O
                         net (fo=1, routed)           1.636     8.260    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.254ns  (logic 2.871ns (34.783%)  route 5.383ns (65.217%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          0.982     6.355    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X15Y27         LUT2 (Prop_lut2_I0_O)        0.339     6.694 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[2]_INST_0/O
                         net (fo=1, routed)           1.560     8.254    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.237ns  (logic 2.845ns (34.538%)  route 5.392ns (65.462%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          0.982     6.355    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X15Y27         LUT2 (Prop_lut2_I0_O)        0.313     6.668 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[1]_INST_0/O
                         net (fo=1, routed)           1.569     8.237    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.212ns (16.956%)  route 1.038ns (83.044%))
  Logic Levels:           2  (FDSE=1 LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.270     0.437    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.482 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[0]_INST_0/O
                         net (fo=1, routed)           0.768     1.250    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.448ns (25.715%)  route 1.294ns (74.285%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.173     0.692 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.142     0.834    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[3]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.108     0.942 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[3]_INST_0/O
                         net (fo=1, routed)           0.801     1.742    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.779ns  (logic 0.387ns (21.750%)  route 1.392ns (78.250%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[1]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[1]/Q
                         net (fo=13, routed)          0.403     0.570    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[1]
    SLICE_X14Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.615 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.615    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_i_3_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.685 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/O[0]
                         net (fo=1, routed)           0.284     0.970    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[1]
    SLICE_X15Y27         LUT2 (Prop_lut2_I1_O)        0.105     1.075 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[1]_INST_0/O
                         net (fo=1, routed)           0.705     1.779    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.504ns (27.510%)  route 1.328ns (72.490%))
  Logic Levels:           4  (CARRY4=2 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     0.698 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.751 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.184     0.935    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[5]
    SLICE_X15Y23         LUT2 (Prop_lut2_I1_O)        0.105     1.040 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[5]_INST_0/O
                         net (fo=1, routed)           0.792     1.832    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.884ns  (logic 0.520ns (27.595%)  route 1.364ns (72.405%))
  Logic Levels:           4  (CARRY4=2 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     0.698 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.764 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.161     0.925    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[7]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.108     1.033 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[7]_INST_0/O
                         net (fo=1, routed)           0.851     1.884    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.898ns  (logic 0.474ns (24.975%)  route 1.424ns (75.025%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.197     0.716 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.279     0.995    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[4]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.110     1.105 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0/O
                         net (fo=1, routed)           0.793     1.898    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.544ns (28.202%)  route 1.385ns (71.798%))
  Logic Levels:           5  (CARRY4=3 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     0.698 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.738 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.791 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.328     1.119    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[9]
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.105     1.224 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[9]_INST_0/O
                         net (fo=1, routed)           0.705     1.929    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.936ns  (logic 0.547ns (28.259%)  route 1.389ns (71.741%))
  Logic Levels:           4  (CARRY4=2 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     0.698 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     0.790 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.222     1.012    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[8]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.109     1.121 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0/O
                         net (fo=1, routed)           0.814     1.936    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.383ns (19.325%)  route 1.599ns (80.675%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[6]/C
    SLICE_X10Y27         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[6]/Q
                         net (fo=26, routed)          0.491     0.658    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[6]
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.769 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.260     1.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[6]
    SLICE_X15Y23         LUT2 (Prop_lut2_I1_O)        0.105     1.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[6]_INST_0/O
                         net (fo=1, routed)           0.848     1.982    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.065ns  (logic 0.463ns (22.423%)  route 1.602ns (77.577%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.185     0.704 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.519     1.223    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[2]
    SLICE_X15Y27         LUT2 (Prop_lut2_I1_O)        0.111     1.334 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[2]_INST_0/O
                         net (fo=1, routed)           0.731     2.065    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0_1

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.085ns  (logic 2.873ns (31.622%)  route 6.212ns (68.378%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.645     7.018    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.341     7.359 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[6]_INST_0/O
                         net (fo=1, routed)           1.726     9.085    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.005ns  (logic 2.845ns (31.595%)  route 6.160ns (68.405%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.645     7.018    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.313     7.331 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[5]_INST_0/O
                         net (fo=1, routed)           1.673     9.005    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.886ns  (logic 2.845ns (32.016%)  route 6.041ns (67.984%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.421     6.795    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y23         LUT2 (Prop_lut2_I0_O)        0.313     7.108 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[7]_INST_0/O
                         net (fo=1, routed)           1.778     8.886    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.790ns  (logic 2.871ns (32.661%)  route 5.919ns (67.339%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.423     6.797    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y23         LUT2 (Prop_lut2_I0_O)        0.339     7.136 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0/O
                         net (fo=1, routed)           1.654     8.790    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.780ns  (logic 2.845ns (32.405%)  route 5.935ns (67.595%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.423     6.797    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y23         LUT2 (Prop_lut2_I0_O)        0.313     7.110 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[3]_INST_0/O
                         net (fo=1, routed)           1.670     8.780    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.766ns  (logic 2.871ns (32.750%)  route 5.895ns (67.250%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.421     6.795    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y23         LUT2 (Prop_lut2_I0_O)        0.339     7.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0/O
                         net (fo=1, routed)           1.632     8.766    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.666ns  (logic 2.845ns (32.831%)  route 5.821ns (67.169%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          1.497     6.871    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y24         LUT2 (Prop_lut2_I0_O)        0.313     7.184 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[9]_INST_0/O
                         net (fo=1, routed)           1.482     8.666    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.260ns  (logic 2.845ns (34.441%)  route 5.415ns (65.559%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          0.938     6.311    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.313     6.624 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[0]_INST_0/O
                         net (fo=1, routed)           1.636     8.260    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.254ns  (logic 2.871ns (34.783%)  route 5.383ns (65.217%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          0.982     6.355    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X15Y27         LUT2 (Prop_lut2_I0_O)        0.339     6.694 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[2]_INST_0/O
                         net (fo=1, routed)           1.560     8.254    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.237ns  (logic 2.845ns (34.538%)  route 5.392ns (65.462%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          1.754     2.278    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[2]
    SLICE_X14Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.798 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.798    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.915 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.915    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/O[0]
                         net (fo=2, routed)           1.088     4.222    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2[9]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.517 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.517    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_i_5_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.918 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.918    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.146    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.374 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=10, routed)          0.982     6.355    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X15Y27         LUT2 (Prop_lut2_I0_O)        0.313     6.668 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[1]_INST_0/O
                         net (fo=1, routed)           1.569     8.237    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        1.482    -1.352    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.212ns (16.956%)  route 1.038ns (83.044%))
  Logic Levels:           2  (FDSE=1 LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.270     0.437    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.482 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[0]_INST_0/O
                         net (fo=1, routed)           0.768     1.250    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.448ns (25.715%)  route 1.294ns (74.285%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.173     0.692 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.142     0.834    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[3]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.108     0.942 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[3]_INST_0/O
                         net (fo=1, routed)           0.801     1.742    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.779ns  (logic 0.387ns (21.750%)  route 1.392ns (78.250%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[1]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[1]/Q
                         net (fo=13, routed)          0.403     0.570    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[1]
    SLICE_X14Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.615 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.615    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry_i_3_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.685 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address2_carry/O[0]
                         net (fo=1, routed)           0.284     0.970    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[1]
    SLICE_X15Y27         LUT2 (Prop_lut2_I1_O)        0.105     1.075 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[1]_INST_0/O
                         net (fo=1, routed)           0.705     1.779    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.504ns (27.510%)  route 1.328ns (72.490%))
  Logic Levels:           4  (CARRY4=2 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     0.698 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.751 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.184     0.935    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[5]
    SLICE_X15Y23         LUT2 (Prop_lut2_I1_O)        0.105     1.040 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[5]_INST_0/O
                         net (fo=1, routed)           0.792     1.832    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.884ns  (logic 0.520ns (27.595%)  route 1.364ns (72.405%))
  Logic Levels:           4  (CARRY4=2 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     0.698 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.764 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.161     0.925    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[7]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.108     1.033 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[7]_INST_0/O
                         net (fo=1, routed)           0.851     1.884    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.898ns  (logic 0.474ns (24.975%)  route 1.424ns (75.025%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.197     0.716 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.279     0.995    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[4]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.110     1.105 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0/O
                         net (fo=1, routed)           0.793     1.898    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.544ns (28.202%)  route 1.385ns (71.798%))
  Logic Levels:           5  (CARRY4=3 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     0.698 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.738 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.791 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.328     1.119    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[9]
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.105     1.224 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[9]_INST_0/O
                         net (fo=1, routed)           0.705     1.929    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.936ns  (logic 0.547ns (28.259%)  route 1.389ns (71.741%))
  Logic Levels:           4  (CARRY4=2 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     0.698 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     0.790 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.222     1.012    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[8]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.109     1.121 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0/O
                         net (fo=1, routed)           0.814     1.936    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.383ns (19.325%)  route 1.599ns (80.675%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[6]/C
    SLICE_X10Y27         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[6]/Q
                         net (fo=26, routed)          0.491     0.658    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[6]
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.769 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.260     1.029    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[6]
    SLICE_X15Y23         LUT2 (Prop_lut2_I1_O)        0.105     1.134 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[6]_INST_0/O
                         net (fo=1, routed)           0.848     1.982    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlaze_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.065ns  (logic 0.463ns (22.423%)  route 1.602ns (77.577%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE                         0.000     0.000 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/C
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/CC_0/inst/count_reg[0]/Q
                         net (fo=19, routed)          0.352     0.519    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/counter[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.185     0.704 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[4]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.519     1.223    MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address0[2]
    SLICE_X15Y27         LUT2 (Prop_lut2_I1_O)        0.111     1.334 r  MicroBlaze_i/HardwareXCorr_wrapper_0/inst/HardwareXCorr_i/AddressFixer_0/inst/address[2]_INST_0/O
                         net (fo=1, routed)           0.731     2.065    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    MicroBlaze_i/clk_wiz_0/inst/clk_in1_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1758, routed)        0.875    -0.718    MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





