Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Thu Nov 14 10:32:46 2024
| Host             : debwing running 64-bit Debian GNU/Linux 12 (bookworm)
| Command          : report_power -file Basys3_power_routed.rpt -pb Basys3_power_summary_routed.pb -rpx Basys3_power_routed.rpx
| Design           : Basys3
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.193        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.119        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        3 |       --- |             --- |
| Slice Logic              |     0.026 |     7568 |       --- |             --- |
|   LUT as Logic           |     0.016 |     1636 |     20800 |            7.87 |
|   LUT as Distributed RAM |     0.008 |     2496 |      9600 |           26.00 |
|   F7/F8 Muxes            |     0.002 |     1989 |     32600 |            6.10 |
|   CARRY4                 |    <0.001 |      270 |      8150 |            3.31 |
|   Register               |    <0.001 |      564 |     41600 |            1.36 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |      141 |       --- |             --- |
| Signals                  |     0.068 |     2844 |       --- |             --- |
| Block RAM                |     0.008 |       42 |        50 |           84.00 |
| DSPs                     |     0.007 |        8 |        90 |            8.89 |
| I/O                      |     0.005 |       66 |       106 |           62.26 |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.193 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.124 |       0.113 |      0.011 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| Basys3              |     0.119 |
|   inst_CPU          |     0.004 |
|     instancia_PC    |     0.002 |
|     instancia_regA  |     0.002 |
|   inst_Programmer   |     0.014 |
|   inst_RAM          |     0.016 |
|   inst_ROM          |     0.048 |
|   inst_gtx1050      |     0.024 |
|     inst_indicate_1 |     0.002 |
|     inst_indicate_2 |     0.001 |
|     inst_logo       |     0.002 |
|     inst_name       |     0.002 |
|     inst_pointer1   |     0.002 |
|     inst_pointer2   |     0.002 |
|   inst_xelor        |     0.005 |
+---------------------+-----------+


