
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f1f8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010d8  0800f3d8  0800f3d8  0001f3d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080104b0  080104b0  00031eb8  2**0
                  CONTENTS
  4 .ARM          00000000  080104b0  080104b0  00031eb8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080104b0  080104b0  00031eb8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080104b0  080104b0  000204b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080104b4  080104b4  000204b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001eb8  20000000  080104b8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a70  20001eb8  08012370  00031eb8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002928  08012370  00032928  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031eb8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003b048  00000000  00000000  00031ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006c40  00000000  00000000  0006cf30  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002020  00000000  00000000  00073b70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001c58  00000000  00000000  00075b90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00032f89  00000000  00000000  000777e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002985b  00000000  00000000  000aa771  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001257c7  00000000  00000000  000d3fcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001f9793  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008c90  00000000  00000000  001f9810  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001eb8 	.word	0x20001eb8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f3c0 	.word	0x0800f3c0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001ebc 	.word	0x20001ebc
 800021c:	0800f3c0 	.word	0x0800f3c0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d000      	beq.n	8000c0a <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000c08:	e002      	b.n	8000c10 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000c0a:	f000 f805 	bl	8000c18 <BiasMenu_DrawMainMenu>
			break;
 8000c0e:	bf00      	nop

	}
}
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("ADJUST DC BIAS", 	30, 10, WHITE, 3, BLACK);
 8000c1e:	2300      	movs	r3, #0
 8000c20:	9301      	str	r3, [sp, #4]
 8000c22:	2303      	movs	r3, #3
 8000c24:	9300      	str	r3, [sp, #0]
 8000c26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c2a:	220a      	movs	r2, #10
 8000c2c:	211e      	movs	r1, #30
 8000c2e:	4803      	ldr	r0, [pc, #12]	; (8000c3c <BiasMenu_DrawMainMenu+0x24>)
 8000c30:	f00b f928 	bl	800be84 <ILI9341_Draw_Text>

}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	0800f3d8 	.word	0x0800f3d8

08000c40 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000c44:	f00b f970 	bl	800bf28 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000c48:	2003      	movs	r0, #3
 8000c4a:	f00b fd5d 	bl	800c708 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000c4e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000c52:	f00b fb71 	bl	800c338 <ILI9341_Fill_Screen>

}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
	...

08000c5c <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af02      	add	r7, sp, #8

	  ILI9341_Draw_Text("Initialising", 10, 10, BLACK, 1, WHITE);
 8000c62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c66:	9301      	str	r3, [sp, #4]
 8000c68:	2301      	movs	r3, #1
 8000c6a:	9300      	str	r3, [sp, #0]
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	220a      	movs	r2, #10
 8000c70:	210a      	movs	r1, #10
 8000c72:	4807      	ldr	r0, [pc, #28]	; (8000c90 <DM_PostInit+0x34>)
 8000c74:	f00b f906 	bl	800be84 <ILI9341_Draw_Text>
	  HAL_Delay(500);
 8000c78:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c7c:	f005 fe8e 	bl	800699c <HAL_Delay>

	  DM_RefreshScreen();
 8000c80:	f000 fa36 	bl	80010f0 <DM_RefreshScreen>
	  printf("Init Completed\n");
 8000c84:	4803      	ldr	r0, [pc, #12]	; (8000c94 <DM_PostInit+0x38>)
 8000c86:	f00c fc41 	bl	800d50c <puts>
}
 8000c8a:	bf00      	nop
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	0800f3e8 	.word	0x0800f3e8
 8000c94:	0800f3f8 	.word	0x0800f3f8

08000c98 <_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayFormattedOutput()
{
 8000c98:	b590      	push	{r4, r7, lr}
 8000c9a:	b099      	sub	sp, #100	; 0x64
 8000c9c:	af02      	add	r7, sp, #8
	char out_hertz[13] = "";
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	633b      	str	r3, [r7, #48]	; 0x30
 8000ca2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	721a      	strb	r2, [r3, #8]
	uint8_t out_hertz_x = 70;
 8000cae:	2346      	movs	r3, #70	; 0x46
 8000cb0:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	uint8_t out_hertz_y = 40;
 8000cb4:	2328      	movs	r3, #40	; 0x28
 8000cb6:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

	char out_vpp[16] = "";
 8000cba:	2300      	movs	r3, #0
 8000cbc:	623b      	str	r3, [r7, #32]
 8000cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	609a      	str	r2, [r3, #8]
	uint8_t out_vpp_x = 70;
 8000cca:	2346      	movs	r3, #70	; 0x46
 8000ccc:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
	uint8_t out_vpp_y = 70;
 8000cd0:	2346      	movs	r3, #70	; 0x46
 8000cd2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

	char out_decibels[11] = "";
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	617b      	str	r3, [r7, #20]
 8000cda:	f107 0318 	add.w	r3, r7, #24
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	f8c3 2003 	str.w	r2, [r3, #3]
	uint8_t out_decibels_x = 70;
 8000ce6:	2346      	movs	r3, #70	; 0x46
 8000ce8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	uint8_t out_decibels_y = 100;
 8000cec:	2364      	movs	r3, #100	; 0x64
 8000cee:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e


	float volts_per_thou = 0.00075;
 8000cf2:	4b65      	ldr	r3, [pc, #404]	; (8000e88 <_DisplayFormattedOutput+0x1f0>)
 8000cf4:	64bb      	str	r3, [r7, #72]	; 0x48
	char out_dcvolts[10] = "";
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60bb      	str	r3, [r7, #8]
 8000cfa:	f107 030c 	add.w	r3, r7, #12
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	809a      	strh	r2, [r3, #4]
	uint8_t out_dcvolts_x = 70;
 8000d04:	2346      	movs	r3, #70	; 0x46
 8000d06:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t out_dcvolts_y = 130;
 8000d0a:	2382      	movs	r3, #130	; 0x82
 8000d0c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), "%4.2f Hz", SM_GetOutputInHertz());
 8000d10:	f003 fa2a 	bl	8004168 <SM_GetOutputInHertz>
 8000d14:	ee10 3a10 	vmov	r3, s0
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff fc3d 	bl	8000598 <__aeabi_f2d>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	460c      	mov	r4, r1
 8000d22:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000d26:	e9cd 3400 	strd	r3, r4, [sp]
 8000d2a:	4a58      	ldr	r2, [pc, #352]	; (8000e8c <_DisplayFormattedOutput+0x1f4>)
 8000d2c:	210d      	movs	r1, #13
 8000d2e:	f00c fbf5 	bl	800d51c <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, BLACK, 3, WHITE);
 8000d32:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8000d36:	b299      	uxth	r1, r3
 8000d38:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8000d3c:	b29a      	uxth	r2, r3
 8000d3e:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000d42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d46:	9301      	str	r3, [sp, #4]
 8000d48:	2303      	movs	r3, #3
 8000d4a:	9300      	str	r3, [sp, #0]
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f00b f899 	bl	800be84 <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	VppEncoderPreset_t *pVppPresetTmp =  VPP_GetVppPresetObject(SIGNAL_OUTPUT_PRESET);
 8000d52:	2000      	movs	r0, #0
 8000d54:	f003 ffa2 	bl	8004c9c <VPP_GetVppPresetObject>
 8000d58:	6438      	str	r0, [r7, #64]	; 0x40
	if(pVppPresetTmp)
 8000d5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d016      	beq.n	8000d8e <_DisplayFormattedOutput+0xf6>
	{
		snprintf(out_vpp, sizeof(out_vpp), "%2.2f Vpp", pVppPresetTmp->Vpp_target);
 8000d60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fc17 	bl	8000598 <__aeabi_f2d>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	460c      	mov	r4, r1
 8000d6e:	f107 0020 	add.w	r0, r7, #32
 8000d72:	e9cd 3400 	strd	r3, r4, [sp]
 8000d76:	4a46      	ldr	r2, [pc, #280]	; (8000e90 <_DisplayFormattedOutput+0x1f8>)
 8000d78:	2110      	movs	r1, #16
 8000d7a:	f00c fbcf 	bl	800d51c <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), "%s", pVppPresetTmp->gain_decibels);
 8000d7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d80:	68db      	ldr	r3, [r3, #12]
 8000d82:	f107 0014 	add.w	r0, r7, #20
 8000d86:	4a43      	ldr	r2, [pc, #268]	; (8000e94 <_DisplayFormattedOutput+0x1fc>)
 8000d88:	210b      	movs	r1, #11
 8000d8a:	f00c fbc7 	bl	800d51c <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, BLACK, 3, WHITE);
 8000d8e:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8000d92:	b299      	uxth	r1, r3
 8000d94:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000d98:	b29a      	uxth	r2, r3
 8000d9a:	f107 0020 	add.w	r0, r7, #32
 8000d9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000da2:	9301      	str	r3, [sp, #4]
 8000da4:	2303      	movs	r3, #3
 8000da6:	9300      	str	r3, [sp, #0]
 8000da8:	2300      	movs	r3, #0
 8000daa:	f00b f86b 	bl	800be84 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, BLACK, 3, WHITE);
 8000dae:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000db2:	b299      	uxth	r1, r3
 8000db4:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000db8:	b29a      	uxth	r2, r3
 8000dba:	f107 0014 	add.w	r0, r7, #20
 8000dbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dc2:	9301      	str	r3, [sp, #4]
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	9300      	str	r3, [sp, #0]
 8000dc8:	2300      	movs	r3, #0
 8000dca:	f00b f85b 	bl	800be84 <ILI9341_Draw_Text>



	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8000dce:	f002 fd61 	bl	8003894 <BO_GetOutputBias>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d103      	bne.n	8000de0 <_DisplayFormattedOutput+0x148>
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	657b      	str	r3, [r7, #84]	; 0x54
 8000dde:	e00b      	b.n	8000df8 <_DisplayFormattedOutput+0x160>
 8000de0:	f002 fd58 	bl	8003894 <BO_GetOutputBias>
 8000de4:	ee07 0a90 	vmov	s15, r0
 8000de8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dec:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000df0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000df4:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%1.4f v", dc_volts);
 8000df8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8000dfa:	f7ff fbcd 	bl	8000598 <__aeabi_f2d>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	460c      	mov	r4, r1
 8000e02:	f107 0008 	add.w	r0, r7, #8
 8000e06:	e9cd 3400 	strd	r3, r4, [sp]
 8000e0a:	4a23      	ldr	r2, [pc, #140]	; (8000e98 <_DisplayFormattedOutput+0x200>)
 8000e0c:	210a      	movs	r1, #10
 8000e0e:	f00c fb85 	bl	800d51c <sniprintf>
	if(BO_GetBiasPolarity())
 8000e12:	f002 fcdf 	bl	80037d4 <BO_GetBiasPolarity>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d018      	beq.n	8000e4e <_DisplayFormattedOutput+0x1b6>
	{
		char symbol[2] = "+\0";
 8000e1c:	4b1f      	ldr	r3, [pc, #124]	; (8000e9c <_DisplayFormattedOutput+0x204>)
 8000e1e:	881b      	ldrh	r3, [r3, #0]
 8000e20:	80bb      	strh	r3, [r7, #4]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000e22:	f107 0208 	add.w	r2, r7, #8
 8000e26:	1d3b      	adds	r3, r7, #4
 8000e28:	4611      	mov	r1, r2
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f00c fbaa 	bl	800d584 <strcat>
 8000e30:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000e34:	b299      	uxth	r1, r3
 8000e36:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000e3a:	b29a      	uxth	r2, r3
 8000e3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e40:	9301      	str	r3, [sp, #4]
 8000e42:	2303      	movs	r3, #3
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2300      	movs	r3, #0
 8000e48:	f00b f81c 	bl	800be84 <ILI9341_Draw_Text>
	{
		char symbol[2] = "-\0";
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
	}

}
 8000e4c:	e017      	b.n	8000e7e <_DisplayFormattedOutput+0x1e6>
		char symbol[2] = "-\0";
 8000e4e:	4b14      	ldr	r3, [pc, #80]	; (8000ea0 <_DisplayFormattedOutput+0x208>)
 8000e50:	881b      	ldrh	r3, [r3, #0]
 8000e52:	803b      	strh	r3, [r7, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000e54:	f107 0208 	add.w	r2, r7, #8
 8000e58:	463b      	mov	r3, r7
 8000e5a:	4611      	mov	r1, r2
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f00c fb91 	bl	800d584 <strcat>
 8000e62:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000e66:	b299      	uxth	r1, r3
 8000e68:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000e6c:	b29a      	uxth	r2, r3
 8000e6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e72:	9301      	str	r3, [sp, #4]
 8000e74:	2303      	movs	r3, #3
 8000e76:	9300      	str	r3, [sp, #0]
 8000e78:	2300      	movs	r3, #0
 8000e7a:	f00b f803 	bl	800be84 <ILI9341_Draw_Text>
}
 8000e7e:	bf00      	nop
 8000e80:	375c      	adds	r7, #92	; 0x5c
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd90      	pop	{r4, r7, pc}
 8000e86:	bf00      	nop
 8000e88:	3a449ba6 	.word	0x3a449ba6
 8000e8c:	0800f408 	.word	0x0800f408
 8000e90:	0800f414 	.word	0x0800f414
 8000e94:	0800f420 	.word	0x0800f420
 8000e98:	0800f424 	.word	0x0800f424
 8000e9c:	0800f42c 	.word	0x0800f42c
 8000ea0:	0800f430 	.word	0x0800f430

08000ea4 <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af02      	add	r7, sp, #8

	// Function menus
	if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000eaa:	f002 fac9 	bl	8003440 <FuncMenu_getStatus>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d017      	beq.n	8000ee4 <DM_UpdateDisplay+0x40>
	{
		switch(FuncMenu_getStatus())
 8000eb4:	f002 fac4 	bl	8003440 <FuncMenu_getStatus>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d00a      	beq.n	8000ed4 <DM_UpdateDisplay+0x30>
 8000ebe:	2b03      	cmp	r3, #3
 8000ec0:	d00c      	beq.n	8000edc <DM_UpdateDisplay+0x38>
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d000      	beq.n	8000ec8 <DM_UpdateDisplay+0x24>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);

				break;

			default:
				break;
 8000ec6:	e0aa      	b.n	800101e <DM_UpdateDisplay+0x17a>
				_DisplayFormattedOutput();
 8000ec8:	f7ff fee6 	bl	8000c98 <_DisplayFormattedOutput>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000ecc:	2001      	movs	r0, #1
 8000ece:	f001 fce9 	bl	80028a4 <FuncMenu_DrawMenu>
				break;
 8000ed2:	e0a4      	b.n	800101e <DM_UpdateDisplay+0x17a>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000ed4:	2002      	movs	r0, #2
 8000ed6:	f001 fce5 	bl	80028a4 <FuncMenu_DrawMenu>
				break;
 8000eda:	e0a0      	b.n	800101e <DM_UpdateDisplay+0x17a>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);
 8000edc:	2003      	movs	r0, #3
 8000ede:	f001 fce1 	bl	80028a4 <FuncMenu_DrawMenu>
				break;
 8000ee2:	e09c      	b.n	800101e <DM_UpdateDisplay+0x17a>
		}

	}
	// Gain menus
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000ee4:	f002 fba6 	bl	8003634 <GainMenu_getStatus>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d01b      	beq.n	8000f26 <DM_UpdateDisplay+0x82>
	{

		switch(GainMenu_getStatus())
 8000eee:	f002 fba1 	bl	8003634 <GainMenu_getStatus>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b02      	cmp	r3, #2
 8000ef6:	d00a      	beq.n	8000f0e <DM_UpdateDisplay+0x6a>
 8000ef8:	2b03      	cmp	r3, #3
 8000efa:	d00e      	beq.n	8000f1a <DM_UpdateDisplay+0x76>
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d000      	beq.n	8000f02 <DM_UpdateDisplay+0x5e>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);

				break;

			default:
				break;
 8000f00:	e08d      	b.n	800101e <DM_UpdateDisplay+0x17a>
				_DisplayFormattedOutput();
 8000f02:	f7ff fec9 	bl	8000c98 <_DisplayFormattedOutput>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000f06:	2001      	movs	r0, #1
 8000f08:	f001 ff1c 	bl	8002d44 <GainMenu_DrawMenu>
				break;
 8000f0c:	e087      	b.n	800101e <DM_UpdateDisplay+0x17a>
				_DisplayFormattedOutput();
 8000f0e:	f7ff fec3 	bl	8000c98 <_DisplayFormattedOutput>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000f12:	2002      	movs	r0, #2
 8000f14:	f001 ff16 	bl	8002d44 <GainMenu_DrawMenu>
				break;
 8000f18:	e081      	b.n	800101e <DM_UpdateDisplay+0x17a>
				_DisplayFormattedOutput();
 8000f1a:	f7ff febd 	bl	8000c98 <_DisplayFormattedOutput>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);
 8000f1e:	2003      	movs	r0, #3
 8000f20:	f001 ff10 	bl	8002d44 <GainMenu_DrawMenu>
				break;
 8000f24:	e07b      	b.n	800101e <DM_UpdateDisplay+0x17a>
		}

	}

	// Frequency menus
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000f26:	f002 f977 	bl	8003218 <FreqMenu_getStatus>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d02f      	beq.n	8000f90 <DM_UpdateDisplay+0xec>
	{

		ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);
 8000f30:	2300      	movs	r3, #0
 8000f32:	9301      	str	r3, [sp, #4]
 8000f34:	2303      	movs	r3, #3
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f3c:	220a      	movs	r2, #10
 8000f3e:	211e      	movs	r1, #30
 8000f40:	484e      	ldr	r0, [pc, #312]	; (800107c <DM_UpdateDisplay+0x1d8>)
 8000f42:	f00a ff9f 	bl	800be84 <ILI9341_Draw_Text>

		switch(FreqMenu_getStatus())
 8000f46:	f002 f967 	bl	8003218 <FreqMenu_getStatus>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	3b01      	subs	r3, #1
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	d864      	bhi.n	800101c <DM_UpdateDisplay+0x178>
 8000f52:	a201      	add	r2, pc, #4	; (adr r2, 8000f58 <DM_UpdateDisplay+0xb4>)
 8000f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f58:	08000f69 	.word	0x08000f69
 8000f5c:	08000f75 	.word	0x08000f75
 8000f60:	08000f7d 	.word	0x08000f7d
 8000f64:	08000f89 	.word	0x08000f89
		{
			case ENABLE_FREQ_MAIN_MENU:

				_DisplayFormattedOutput();
 8000f68:	f7ff fe96 	bl	8000c98 <_DisplayFormattedOutput>
				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	f000 f98f 	bl	8001290 <FreqMenu_DrawMenu>

				break;
 8000f72:	e054      	b.n	800101e <DM_UpdateDisplay+0x17a>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000f74:	2002      	movs	r0, #2
 8000f76:	f000 f98b 	bl	8001290 <FreqMenu_DrawMenu>
				break;
 8000f7a:	e050      	b.n	800101e <DM_UpdateDisplay+0x17a>

			case ENABLE_FREQ_ADJUST_MENU:

				_DisplayFormattedOutput();
 8000f7c:	f7ff fe8c 	bl	8000c98 <_DisplayFormattedOutput>
				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000f80:	2003      	movs	r0, #3
 8000f82:	f000 f985 	bl	8001290 <FreqMenu_DrawMenu>

				break;
 8000f86:	e04a      	b.n	800101e <DM_UpdateDisplay+0x17a>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000f88:	2004      	movs	r0, #4
 8000f8a:	f000 f981 	bl	8001290 <FreqMenu_DrawMenu>
				break;
 8000f8e:	e046      	b.n	800101e <DM_UpdateDisplay+0x17a>
		}

	}

	// Bias menu
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000f90:	f001 ff60 	bl	8002e54 <BiasMenu_getStatus>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d005      	beq.n	8000fa6 <DM_UpdateDisplay+0x102>
	{

		_DisplayFormattedOutput();
 8000f9a:	f7ff fe7d 	bl	8000c98 <_DisplayFormattedOutput>
		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	f7ff fe2a 	bl	8000bf8 <BiasMenu_DrawMenu>
 8000fa4:	e03b      	b.n	800101e <DM_UpdateDisplay+0x17a>
	}
	else
	{
		// Main screen
		ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 3, BLACK);
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	9301      	str	r3, [sp, #4]
 8000faa:	2303      	movs	r3, #3
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fb2:	220a      	movs	r2, #10
 8000fb4:	210a      	movs	r1, #10
 8000fb6:	4832      	ldr	r0, [pc, #200]	; (8001080 <DM_UpdateDisplay+0x1dc>)
 8000fb8:	f00a ff64 	bl	800be84 <ILI9341_Draw_Text>
		_DisplayFormattedOutput();
 8000fbc:	f7ff fe6c 	bl	8000c98 <_DisplayFormattedOutput>

		ILI9341_Draw_Text("FUNC", 10, 210, BLACK, 2, DARKCYAN);
 8000fc0:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	2300      	movs	r3, #0
 8000fcc:	22d2      	movs	r2, #210	; 0xd2
 8000fce:	210a      	movs	r1, #10
 8000fd0:	482c      	ldr	r0, [pc, #176]	; (8001084 <DM_UpdateDisplay+0x1e0>)
 8000fd2:	f00a ff57 	bl	800be84 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("FREQ", 100, 210, BLACK, 2, DARKGREEN);
 8000fd6:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000fda:	9301      	str	r3, [sp, #4]
 8000fdc:	2302      	movs	r3, #2
 8000fde:	9300      	str	r3, [sp, #0]
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	22d2      	movs	r2, #210	; 0xd2
 8000fe4:	2164      	movs	r1, #100	; 0x64
 8000fe6:	4828      	ldr	r0, [pc, #160]	; (8001088 <DM_UpdateDisplay+0x1e4>)
 8000fe8:	f00a ff4c 	bl	800be84 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("GAIN", 175, 210, BLACK, 2, YELLOW);
 8000fec:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000ff0:	9301      	str	r3, [sp, #4]
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	22d2      	movs	r2, #210	; 0xd2
 8000ffa:	21af      	movs	r1, #175	; 0xaf
 8000ffc:	4823      	ldr	r0, [pc, #140]	; (800108c <DM_UpdateDisplay+0x1e8>)
 8000ffe:	f00a ff41 	bl	800be84 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("BIAS", 260, 210, BLACK, 2, RED);
 8001002:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001006:	9301      	str	r3, [sp, #4]
 8001008:	2302      	movs	r3, #2
 800100a:	9300      	str	r3, [sp, #0]
 800100c:	2300      	movs	r3, #0
 800100e:	22d2      	movs	r2, #210	; 0xd2
 8001010:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001014:	481e      	ldr	r0, [pc, #120]	; (8001090 <DM_UpdateDisplay+0x1ec>)
 8001016:	f00a ff35 	bl	800be84 <ILI9341_Draw_Text>
 800101a:	e000      	b.n	800101e <DM_UpdateDisplay+0x17a>
				break;
 800101c:	bf00      	nop
	}

#ifdef ENCODER_DEBUG
	char encoder_value[5] = "";
 800101e:	2300      	movs	r3, #0
 8001020:	603b      	str	r3, [r7, #0]
 8001022:	2300      	movs	r3, #0
 8001024:	713b      	strb	r3, [r7, #4]
	//snprintf(tim1tmp, sizeof(tim1tmp), "%lu", ENCODER_TIMER->CNT);
	if(DM_AddDigitPadding(ENCODER_TIMER->CNT, encoder_value, sizeof(encoder_value)) == 0)
 8001026:	4b1b      	ldr	r3, [pc, #108]	; (8001094 <DM_UpdateDisplay+0x1f0>)
 8001028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800102a:	b29b      	uxth	r3, r3
 800102c:	4639      	mov	r1, r7
 800102e:	2205      	movs	r2, #5
 8001030:	4618      	mov	r0, r3
 8001032:	f000 f8a7 	bl	8001184 <DM_AddDigitPadding>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d10b      	bne.n	8001054 <DM_UpdateDisplay+0x1b0>
		ILI9341_Draw_Text(encoder_value, 280, 190, BLACK, 1, RED);
 800103c:	4638      	mov	r0, r7
 800103e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001042:	9301      	str	r3, [sp, #4]
 8001044:	2301      	movs	r3, #1
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	2300      	movs	r3, #0
 800104a:	22be      	movs	r2, #190	; 0xbe
 800104c:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001050:	f00a ff18 	bl	800be84 <ILI9341_Draw_Text>
#endif //ENCODER_DEBUG

	if(*ErrorDebugMsg)
 8001054:	4b10      	ldr	r3, [pc, #64]	; (8001098 <DM_UpdateDisplay+0x1f4>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d00a      	beq.n	8001072 <DM_UpdateDisplay+0x1ce>
		ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, BLACK, 1, RED);
 800105c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001060:	9301      	str	r3, [sp, #4]
 8001062:	2301      	movs	r3, #1
 8001064:	9300      	str	r3, [sp, #0]
 8001066:	2300      	movs	r3, #0
 8001068:	22be      	movs	r2, #190	; 0xbe
 800106a:	210a      	movs	r1, #10
 800106c:	480a      	ldr	r0, [pc, #40]	; (8001098 <DM_UpdateDisplay+0x1f4>)
 800106e:	f00a ff09 	bl	800be84 <ILI9341_Draw_Text>

}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	0800f434 	.word	0x0800f434
 8001080:	0800f444 	.word	0x0800f444
 8001084:	0800f458 	.word	0x0800f458
 8001088:	0800f460 	.word	0x0800f460
 800108c:	0800f468 	.word	0x0800f468
 8001090:	0800f470 	.word	0x0800f470
 8001094:	40012c00 	.word	0x40012c00
 8001098:	20001ed4 	.word	0x20001ed4

0800109c <DM_DigitCount>:
 *	@param None
 *	@retval None
 *
 */
int DM_DigitCount(int num)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
	if(num < 10)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b09      	cmp	r3, #9
 80010a8:	dc01      	bgt.n	80010ae <DM_DigitCount+0x12>
		return 1;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e018      	b.n	80010e0 <DM_DigitCount+0x44>
	if(num < 100)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b63      	cmp	r3, #99	; 0x63
 80010b2:	dc01      	bgt.n	80010b8 <DM_DigitCount+0x1c>
		return 2;
 80010b4:	2302      	movs	r3, #2
 80010b6:	e013      	b.n	80010e0 <DM_DigitCount+0x44>
	if(num < 1000)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010be:	da01      	bge.n	80010c4 <DM_DigitCount+0x28>
		return 3;
 80010c0:	2303      	movs	r3, #3
 80010c2:	e00d      	b.n	80010e0 <DM_DigitCount+0x44>
	if(num < 10000)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f242 720f 	movw	r2, #9999	; 0x270f
 80010ca:	4293      	cmp	r3, r2
 80010cc:	dc01      	bgt.n	80010d2 <DM_DigitCount+0x36>
		return 4;
 80010ce:	2304      	movs	r3, #4
 80010d0:	e006      	b.n	80010e0 <DM_DigitCount+0x44>
	if(num < 100000)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a05      	ldr	r2, [pc, #20]	; (80010ec <DM_DigitCount+0x50>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	dc01      	bgt.n	80010de <DM_DigitCount+0x42>
		return 5;
 80010da:	2305      	movs	r3, #5
 80010dc:	e000      	b.n	80010e0 <DM_DigitCount+0x44>
	else
		return 0;
 80010de:	2300      	movs	r3, #0
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	0001869f 	.word	0x0001869f

080010f0 <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af04      	add	r7, sp, #16
	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 80010f6:	4821      	ldr	r0, [pc, #132]	; (800117c <DM_RefreshScreen+0x8c>)
 80010f8:	f009 fa82 	bl	800a600 <HAL_TIM_Base_Stop_IT>


	//ILI9341_Fill_Screen(WHITE);
	ILI9341_FillScreenGradient();
 80010fc:	f00a fef0 	bl	800bee0 <ILI9341_FillScreenGradient>

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[0],
 8001100:	4b1f      	ldr	r3, [pc, #124]	; (8001180 <DM_RefreshScreen+0x90>)
 8001102:	8818      	ldrh	r0, [r3, #0]
 8001104:	2300      	movs	r3, #0
 8001106:	9302      	str	r3, [sp, #8]
 8001108:	2302      	movs	r3, #2
 800110a:	9301      	str	r3, [sp, #4]
 800110c:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	2332      	movs	r3, #50	; 0x32
 8001114:	2250      	movs	r2, #80	; 0x50
 8001116:	21c8      	movs	r1, #200	; 0xc8
 8001118:	f00a fd4a 	bl	800bbb0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKCYAN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[1],
 800111c:	4b18      	ldr	r3, [pc, #96]	; (8001180 <DM_RefreshScreen+0x90>)
 800111e:	8858      	ldrh	r0, [r3, #2]
 8001120:	2300      	movs	r3, #0
 8001122:	9302      	str	r3, [sp, #8]
 8001124:	2302      	movs	r3, #2
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	2332      	movs	r3, #50	; 0x32
 8001130:	2250      	movs	r2, #80	; 0x50
 8001132:	21c8      	movs	r1, #200	; 0xc8
 8001134:	f00a fd3c 	bl	800bbb0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKGREEN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[2],
 8001138:	4b11      	ldr	r3, [pc, #68]	; (8001180 <DM_RefreshScreen+0x90>)
 800113a:	8898      	ldrh	r0, [r3, #4]
 800113c:	2300      	movs	r3, #0
 800113e:	9302      	str	r3, [sp, #8]
 8001140:	2302      	movs	r3, #2
 8001142:	9301      	str	r3, [sp, #4]
 8001144:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	2332      	movs	r3, #50	; 0x32
 800114c:	2250      	movs	r2, #80	; 0x50
 800114e:	21c8      	movs	r1, #200	; 0xc8
 8001150:	f00a fd2e 	bl	800bbb0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													YELLOW,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[3],
 8001154:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <DM_RefreshScreen+0x90>)
 8001156:	88d8      	ldrh	r0, [r3, #6]
 8001158:	2300      	movs	r3, #0
 800115a:	9302      	str	r3, [sp, #8]
 800115c:	2302      	movs	r3, #2
 800115e:	9301      	str	r3, [sp, #4]
 8001160:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	2332      	movs	r3, #50	; 0x32
 8001168:	2250      	movs	r2, #80	; 0x50
 800116a:	21c8      	movs	r1, #200	; 0xc8
 800116c:	f00a fd20 	bl	800bbb0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													RED,
													BORDER_SIZE,
													BLACK);
	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 8001170:	4802      	ldr	r0, [pc, #8]	; (800117c <DM_RefreshScreen+0x8c>)
 8001172:	f009 fa0f 	bl	800a594 <HAL_TIM_Base_Start_IT>
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20002758 	.word	0x20002758
 8001180:	20000000 	.word	0x20000000

08001184 <DM_AddDigitPadding>:
 *			1 if buflen is invalid size
 *			2 unknown error
 *
 */
int DM_AddDigitPadding(uint16_t num, char *buffer, uint16_t buflen)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	6039      	str	r1, [r7, #0]
 800118e:	80fb      	strh	r3, [r7, #6]
 8001190:	4613      	mov	r3, r2
 8001192:	80bb      	strh	r3, [r7, #4]
	if((buflen < 1) || (buflen > 6))
 8001194:	88bb      	ldrh	r3, [r7, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d002      	beq.n	80011a0 <DM_AddDigitPadding+0x1c>
 800119a:	88bb      	ldrh	r3, [r7, #4]
 800119c:	2b06      	cmp	r3, #6
 800119e:	d904      	bls.n	80011aa <DM_AddDigitPadding+0x26>
	{
		DM_SetErrorDebugMsg("DM_AddDigitPadding: invalid input string size");
 80011a0:	482a      	ldr	r0, [pc, #168]	; (800124c <DM_AddDigitPadding+0xc8>)
 80011a2:	f000 f863 	bl	800126c <DM_SetErrorDebugMsg>
		return 1;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e04c      	b.n	8001244 <DM_AddDigitPadding+0xc0>
	}

	//char* tmpbuf = malloc(sizeof(buffer) * buflen);

	uint16_t tmpcnt = num;
 80011aa:	88fb      	ldrh	r3, [r7, #6]
 80011ac:	81fb      	strh	r3, [r7, #14]
	switch(DM_DigitCount(tmpcnt))
 80011ae:	89fb      	ldrh	r3, [r7, #14]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff ff73 	bl	800109c <DM_DigitCount>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b05      	cmp	r3, #5
 80011ba:	d83f      	bhi.n	800123c <DM_AddDigitPadding+0xb8>
 80011bc:	a201      	add	r2, pc, #4	; (adr r2, 80011c4 <DM_AddDigitPadding+0x40>)
 80011be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c2:	bf00      	nop
 80011c4:	080011dd 	.word	0x080011dd
 80011c8:	080011ed 	.word	0x080011ed
 80011cc:	080011fd 	.word	0x080011fd
 80011d0:	0800120d 	.word	0x0800120d
 80011d4:	0800121d 	.word	0x0800121d
 80011d8:	0800122d 	.word	0x0800122d
	{

		case 0:
			snprintf(buffer,buflen, "     ");
 80011dc:	88bb      	ldrh	r3, [r7, #4]
 80011de:	4a1c      	ldr	r2, [pc, #112]	; (8001250 <DM_AddDigitPadding+0xcc>)
 80011e0:	4619      	mov	r1, r3
 80011e2:	6838      	ldr	r0, [r7, #0]
 80011e4:	f00c f99a 	bl	800d51c <sniprintf>
			return 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	e02b      	b.n	8001244 <DM_AddDigitPadding+0xc0>
		case 1:
			snprintf(buffer, buflen, "%u    ", tmpcnt);
 80011ec:	88b9      	ldrh	r1, [r7, #4]
 80011ee:	89fb      	ldrh	r3, [r7, #14]
 80011f0:	4a18      	ldr	r2, [pc, #96]	; (8001254 <DM_AddDigitPadding+0xd0>)
 80011f2:	6838      	ldr	r0, [r7, #0]
 80011f4:	f00c f992 	bl	800d51c <sniprintf>
			return 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	e023      	b.n	8001244 <DM_AddDigitPadding+0xc0>
		case 2:
			snprintf(buffer, buflen, "%u   ", tmpcnt);
 80011fc:	88b9      	ldrh	r1, [r7, #4]
 80011fe:	89fb      	ldrh	r3, [r7, #14]
 8001200:	4a15      	ldr	r2, [pc, #84]	; (8001258 <DM_AddDigitPadding+0xd4>)
 8001202:	6838      	ldr	r0, [r7, #0]
 8001204:	f00c f98a 	bl	800d51c <sniprintf>
			return 0;
 8001208:	2300      	movs	r3, #0
 800120a:	e01b      	b.n	8001244 <DM_AddDigitPadding+0xc0>
		case 3:
			snprintf(buffer, buflen, "%u  ", tmpcnt);
 800120c:	88b9      	ldrh	r1, [r7, #4]
 800120e:	89fb      	ldrh	r3, [r7, #14]
 8001210:	4a12      	ldr	r2, [pc, #72]	; (800125c <DM_AddDigitPadding+0xd8>)
 8001212:	6838      	ldr	r0, [r7, #0]
 8001214:	f00c f982 	bl	800d51c <sniprintf>
			return 0;
 8001218:	2300      	movs	r3, #0
 800121a:	e013      	b.n	8001244 <DM_AddDigitPadding+0xc0>
		case 4:
			snprintf(buffer, buflen, "%u ", tmpcnt);
 800121c:	88b9      	ldrh	r1, [r7, #4]
 800121e:	89fb      	ldrh	r3, [r7, #14]
 8001220:	4a0f      	ldr	r2, [pc, #60]	; (8001260 <DM_AddDigitPadding+0xdc>)
 8001222:	6838      	ldr	r0, [r7, #0]
 8001224:	f00c f97a 	bl	800d51c <sniprintf>
			return 0;
 8001228:	2300      	movs	r3, #0
 800122a:	e00b      	b.n	8001244 <DM_AddDigitPadding+0xc0>
		case 5:
			snprintf(buffer, buflen, "%u", tmpcnt);
 800122c:	88b9      	ldrh	r1, [r7, #4]
 800122e:	89fb      	ldrh	r3, [r7, #14]
 8001230:	4a0c      	ldr	r2, [pc, #48]	; (8001264 <DM_AddDigitPadding+0xe0>)
 8001232:	6838      	ldr	r0, [r7, #0]
 8001234:	f00c f972 	bl	800d51c <sniprintf>
			return 0;
 8001238:	2300      	movs	r3, #0
 800123a:	e003      	b.n	8001244 <DM_AddDigitPadding+0xc0>

	}
	DM_SetErrorDebugMsg("DM_AddDigitPadding: unknown error");
 800123c:	480a      	ldr	r0, [pc, #40]	; (8001268 <DM_AddDigitPadding+0xe4>)
 800123e:	f000 f815 	bl	800126c <DM_SetErrorDebugMsg>
	return 2;
 8001242:	2302      	movs	r3, #2


}
 8001244:	4618      	mov	r0, r3
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	0800f4b0 	.word	0x0800f4b0
 8001250:	0800f4e0 	.word	0x0800f4e0
 8001254:	0800f4e8 	.word	0x0800f4e8
 8001258:	0800f4f0 	.word	0x0800f4f0
 800125c:	0800f4f8 	.word	0x0800f4f8
 8001260:	0800f500 	.word	0x0800f500
 8001264:	0800f504 	.word	0x0800f504
 8001268:	0800f508 	.word	0x0800f508

0800126c <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	4a04      	ldr	r2, [pc, #16]	; (8001288 <DM_SetErrorDebugMsg+0x1c>)
 8001278:	212d      	movs	r1, #45	; 0x2d
 800127a:	4804      	ldr	r0, [pc, #16]	; (800128c <DM_SetErrorDebugMsg+0x20>)
 800127c:	f00c f94e 	bl	800d51c <sniprintf>
}
 8001280:	bf00      	nop
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	0800f420 	.word	0x0800f420
 800128c:	20001ed4 	.word	0x20001ed4

08001290 <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	2b02      	cmp	r3, #2
 800129e:	d007      	beq.n	80012b0 <FreqMenu_DrawMenu+0x20>
 80012a0:	2b03      	cmp	r3, #3
 80012a2:	d008      	beq.n	80012b6 <FreqMenu_DrawMenu+0x26>
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d000      	beq.n	80012aa <FreqMenu_DrawMenu+0x1a>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
			break;

		default:
			break;
 80012a8:	e008      	b.n	80012bc <FreqMenu_DrawMenu+0x2c>
			FreqMenu_DrawMainMenu();
 80012aa:	f000 f80b 	bl	80012c4 <FreqMenu_DrawMainMenu>
			break;
 80012ae:	e005      	b.n	80012bc <FreqMenu_DrawMenu+0x2c>
			FreqMenu_DrawPresetMenu();
 80012b0:	f000 f842 	bl	8001338 <FreqMenu_DrawPresetMenu>
			break;
 80012b4:	e002      	b.n	80012bc <FreqMenu_DrawMenu+0x2c>
			FreqMenu_DrawAdjustMenu();
 80012b6:	f001 fac5 	bl	8002844 <FreqMenu_DrawAdjustMenu>
			break;
 80012ba:	bf00      	nop

	}
}
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);
 80012ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	2302      	movs	r3, #2
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	2300      	movs	r3, #0
 80012d6:	22a5      	movs	r2, #165	; 0xa5
 80012d8:	211e      	movs	r1, #30
 80012da:	4813      	ldr	r0, [pc, #76]	; (8001328 <FreqMenu_DrawMainMenu+0x64>)
 80012dc:	f00a fdd2 	bl	800be84 <ILI9341_Draw_Text>

	// buttons
	ILI9341_Draw_Text("PRESET", 5, 210, BLACK, 2, DARKCYAN);
 80012e0:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	2302      	movs	r3, #2
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	2300      	movs	r3, #0
 80012ec:	22d2      	movs	r2, #210	; 0xd2
 80012ee:	2105      	movs	r1, #5
 80012f0:	480e      	ldr	r0, [pc, #56]	; (800132c <FreqMenu_DrawMainMenu+0x68>)
 80012f2:	f00a fdc7 	bl	800be84 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87, 210, BLACK, 2, DARKGREEN);
 80012f6:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80012fa:	9301      	str	r3, [sp, #4]
 80012fc:	2302      	movs	r3, #2
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	2300      	movs	r3, #0
 8001302:	22d2      	movs	r2, #210	; 0xd2
 8001304:	2157      	movs	r1, #87	; 0x57
 8001306:	480a      	ldr	r0, [pc, #40]	; (8001330 <FreqMenu_DrawMainMenu+0x6c>)
 8001308:	f00a fdbc 	bl	800be84 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP", 174, 210, BLACK, 2, YELLOW);
 800130c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001310:	9301      	str	r3, [sp, #4]
 8001312:	2302      	movs	r3, #2
 8001314:	9300      	str	r3, [sp, #0]
 8001316:	2300      	movs	r3, #0
 8001318:	22d2      	movs	r2, #210	; 0xd2
 800131a:	21ae      	movs	r1, #174	; 0xae
 800131c:	4805      	ldr	r0, [pc, #20]	; (8001334 <FreqMenu_DrawMainMenu+0x70>)
 800131e:	f00a fdb1 	bl	800be84 <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
}
 8001322:	bf00      	nop
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	0800f52c 	.word	0x0800f52c
 800132c:	0800f544 	.word	0x0800f544
 8001330:	0800f54c 	.word	0x0800f54c
 8001334:	0800f554 	.word	0x0800f554

08001338 <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af02      	add	r7, sp, #8

	uint8_t menu_pos_y1 = 50;
 800133e:	2332      	movs	r3, #50	; 0x32
 8001340:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 70;
 8001342:	2346      	movs	r3, #70	; 0x46
 8001344:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 90;
 8001346:	235a      	movs	r3, #90	; 0x5a
 8001348:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 110;
 800134a:	236e      	movs	r3, #110	; 0x6e
 800134c:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 130;
 800134e:	2382      	movs	r3, #130	; 0x82
 8001350:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 150;
 8001352:	2396      	movs	r3, #150	; 0x96
 8001354:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 170;
 8001356:	23aa      	movs	r3, #170	; 0xaa
 8001358:	727b      	strb	r3, [r7, #9]
	Freq_Preset_Encoder_Pos_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 800135a:	f002 fc51 	bl	8003c00 <FreqO_GetFPresetObject>
 800135e:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2b00      	cmp	r3, #0
 8001364:	f001 823f 	beq.w	80027e6 <FreqMenu_DrawPresetMenu+0x14ae>
	{
		switch(pFreqPresetTmp->hertz)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001370:	4293      	cmp	r3, r2
 8001372:	f000 8499 	beq.w	8001ca8 <FreqMenu_DrawPresetMenu+0x970>
 8001376:	f240 22ee 	movw	r2, #750	; 0x2ee
 800137a:	4293      	cmp	r3, r2
 800137c:	d817      	bhi.n	80013ae <FreqMenu_DrawPresetMenu+0x76>
 800137e:	2b32      	cmp	r3, #50	; 0x32
 8001380:	f000 81b2 	beq.w	80016e8 <FreqMenu_DrawPresetMenu+0x3b0>
 8001384:	2b32      	cmp	r3, #50	; 0x32
 8001386:	d806      	bhi.n	8001396 <FreqMenu_DrawPresetMenu+0x5e>
 8001388:	2b01      	cmp	r3, #1
 800138a:	d038      	beq.n	80013fe <FreqMenu_DrawPresetMenu+0xc6>
 800138c:	2b0a      	cmp	r3, #10
 800138e:	f000 80e0 	beq.w	8001552 <FreqMenu_DrawPresetMenu+0x21a>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
	}

}
 8001392:	f001 ba34 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 8001396:	2bfa      	cmp	r3, #250	; 0xfa
 8001398:	f000 8316 	beq.w	80019c8 <FreqMenu_DrawPresetMenu+0x690>
 800139c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80013a0:	f000 83bc 	beq.w	8001b1c <FreqMenu_DrawPresetMenu+0x7e4>
 80013a4:	2b64      	cmp	r3, #100	; 0x64
 80013a6:	f000 8249 	beq.w	800183c <FreqMenu_DrawPresetMenu+0x504>
}
 80013aa:	f001 ba28 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 80013ae:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80013b2:	4293      	cmp	r3, r2
 80013b4:	f000 8756 	beq.w	8002264 <FreqMenu_DrawPresetMenu+0xf2c>
 80013b8:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80013bc:	4293      	cmp	r3, r2
 80013be:	d80f      	bhi.n	80013e0 <FreqMenu_DrawPresetMenu+0xa8>
 80013c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80013c4:	4293      	cmp	r3, r2
 80013c6:	f000 85df 	beq.w	8001f88 <FreqMenu_DrawPresetMenu+0xc50>
 80013ca:	f242 7210 	movw	r2, #10000	; 0x2710
 80013ce:	4293      	cmp	r3, r2
 80013d0:	f000 8683 	beq.w	80020da <FreqMenu_DrawPresetMenu+0xda2>
 80013d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013d8:	f000 8510 	beq.w	8001dfc <FreqMenu_DrawPresetMenu+0xac4>
}
 80013dc:	f001 ba0f 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 80013e0:	4ab1      	ldr	r2, [pc, #708]	; (80016a8 <FreqMenu_DrawPresetMenu+0x370>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	f001 80ac 	beq.w	8002540 <FreqMenu_DrawPresetMenu+0x1208>
 80013e8:	4ab0      	ldr	r2, [pc, #704]	; (80016ac <FreqMenu_DrawPresetMenu+0x374>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	f001 8151 	beq.w	8002692 <FreqMenu_DrawPresetMenu+0x135a>
 80013f0:	f24c 3250 	movw	r2, #50000	; 0xc350
 80013f4:	4293      	cmp	r3, r2
 80013f6:	f000 87de 	beq.w	80023b6 <FreqMenu_DrawPresetMenu+0x107e>
}
 80013fa:	f001 ba00 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, WHITE, 2, BLACK);
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
 8001400:	b29a      	uxth	r2, r3
 8001402:	2300      	movs	r3, #0
 8001404:	9301      	str	r3, [sp, #4]
 8001406:	2302      	movs	r3, #2
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800140e:	210a      	movs	r1, #10
 8001410:	48a7      	ldr	r0, [pc, #668]	; (80016b0 <FreqMenu_DrawPresetMenu+0x378>)
 8001412:	f00a fd37 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001416:	7bbb      	ldrb	r3, [r7, #14]
 8001418:	b29a      	uxth	r2, r3
 800141a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800141e:	9301      	str	r3, [sp, #4]
 8001420:	2302      	movs	r3, #2
 8001422:	9300      	str	r3, [sp, #0]
 8001424:	2300      	movs	r3, #0
 8001426:	210a      	movs	r1, #10
 8001428:	48a2      	ldr	r0, [pc, #648]	; (80016b4 <FreqMenu_DrawPresetMenu+0x37c>)
 800142a:	f00a fd2b 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 800142e:	7b7b      	ldrb	r3, [r7, #13]
 8001430:	b29a      	uxth	r2, r3
 8001432:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001436:	9301      	str	r3, [sp, #4]
 8001438:	2302      	movs	r3, #2
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	2300      	movs	r3, #0
 800143e:	210a      	movs	r1, #10
 8001440:	489d      	ldr	r0, [pc, #628]	; (80016b8 <FreqMenu_DrawPresetMenu+0x380>)
 8001442:	f00a fd1f 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001446:	7b3b      	ldrb	r3, [r7, #12]
 8001448:	b29a      	uxth	r2, r3
 800144a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800144e:	9301      	str	r3, [sp, #4]
 8001450:	2302      	movs	r3, #2
 8001452:	9300      	str	r3, [sp, #0]
 8001454:	2300      	movs	r3, #0
 8001456:	210a      	movs	r1, #10
 8001458:	4898      	ldr	r0, [pc, #608]	; (80016bc <FreqMenu_DrawPresetMenu+0x384>)
 800145a:	f00a fd13 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800145e:	7afb      	ldrb	r3, [r7, #11]
 8001460:	b29a      	uxth	r2, r3
 8001462:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001466:	9301      	str	r3, [sp, #4]
 8001468:	2302      	movs	r3, #2
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	2300      	movs	r3, #0
 800146e:	210a      	movs	r1, #10
 8001470:	4893      	ldr	r0, [pc, #588]	; (80016c0 <FreqMenu_DrawPresetMenu+0x388>)
 8001472:	f00a fd07 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001476:	7abb      	ldrb	r3, [r7, #10]
 8001478:	b29a      	uxth	r2, r3
 800147a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800147e:	9301      	str	r3, [sp, #4]
 8001480:	2302      	movs	r3, #2
 8001482:	9300      	str	r3, [sp, #0]
 8001484:	2300      	movs	r3, #0
 8001486:	210a      	movs	r1, #10
 8001488:	488e      	ldr	r0, [pc, #568]	; (80016c4 <FreqMenu_DrawPresetMenu+0x38c>)
 800148a:	f00a fcfb 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800148e:	7a7b      	ldrb	r3, [r7, #9]
 8001490:	b29a      	uxth	r2, r3
 8001492:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001496:	9301      	str	r3, [sp, #4]
 8001498:	2302      	movs	r3, #2
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2300      	movs	r3, #0
 800149e:	210a      	movs	r1, #10
 80014a0:	4889      	ldr	r0, [pc, #548]	; (80016c8 <FreqMenu_DrawPresetMenu+0x390>)
 80014a2:	f00a fcef 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014ae:	9301      	str	r3, [sp, #4]
 80014b0:	2302      	movs	r3, #2
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	2300      	movs	r3, #0
 80014b6:	2178      	movs	r1, #120	; 0x78
 80014b8:	4884      	ldr	r0, [pc, #528]	; (80016cc <FreqMenu_DrawPresetMenu+0x394>)
 80014ba:	f00a fce3 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80014be:	7bbb      	ldrb	r3, [r7, #14]
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014c6:	9301      	str	r3, [sp, #4]
 80014c8:	2302      	movs	r3, #2
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	2300      	movs	r3, #0
 80014ce:	2178      	movs	r1, #120	; 0x78
 80014d0:	487f      	ldr	r0, [pc, #508]	; (80016d0 <FreqMenu_DrawPresetMenu+0x398>)
 80014d2:	f00a fcd7 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80014d6:	7b7b      	ldrb	r3, [r7, #13]
 80014d8:	b29a      	uxth	r2, r3
 80014da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014de:	9301      	str	r3, [sp, #4]
 80014e0:	2302      	movs	r3, #2
 80014e2:	9300      	str	r3, [sp, #0]
 80014e4:	2300      	movs	r3, #0
 80014e6:	2178      	movs	r1, #120	; 0x78
 80014e8:	487a      	ldr	r0, [pc, #488]	; (80016d4 <FreqMenu_DrawPresetMenu+0x39c>)
 80014ea:	f00a fccb 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80014ee:	7b3b      	ldrb	r3, [r7, #12]
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014f6:	9301      	str	r3, [sp, #4]
 80014f8:	2302      	movs	r3, #2
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	2300      	movs	r3, #0
 80014fe:	2178      	movs	r1, #120	; 0x78
 8001500:	4875      	ldr	r0, [pc, #468]	; (80016d8 <FreqMenu_DrawPresetMenu+0x3a0>)
 8001502:	f00a fcbf 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001506:	7afb      	ldrb	r3, [r7, #11]
 8001508:	b29a      	uxth	r2, r3
 800150a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800150e:	9301      	str	r3, [sp, #4]
 8001510:	2302      	movs	r3, #2
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	2300      	movs	r3, #0
 8001516:	2178      	movs	r1, #120	; 0x78
 8001518:	4870      	ldr	r0, [pc, #448]	; (80016dc <FreqMenu_DrawPresetMenu+0x3a4>)
 800151a:	f00a fcb3 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 800151e:	7abb      	ldrb	r3, [r7, #10]
 8001520:	b29a      	uxth	r2, r3
 8001522:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001526:	9301      	str	r3, [sp, #4]
 8001528:	2302      	movs	r3, #2
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	2300      	movs	r3, #0
 800152e:	2178      	movs	r1, #120	; 0x78
 8001530:	486b      	ldr	r0, [pc, #428]	; (80016e0 <FreqMenu_DrawPresetMenu+0x3a8>)
 8001532:	f00a fca7 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001536:	7a7b      	ldrb	r3, [r7, #9]
 8001538:	b29a      	uxth	r2, r3
 800153a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800153e:	9301      	str	r3, [sp, #4]
 8001540:	2302      	movs	r3, #2
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	2300      	movs	r3, #0
 8001546:	2178      	movs	r1, #120	; 0x78
 8001548:	4866      	ldr	r0, [pc, #408]	; (80016e4 <FreqMenu_DrawPresetMenu+0x3ac>)
 800154a:	f00a fc9b 	bl	800be84 <ILI9341_Draw_Text>
				break;
 800154e:	f001 b956 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001552:	7bfb      	ldrb	r3, [r7, #15]
 8001554:	b29a      	uxth	r2, r3
 8001556:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800155a:	9301      	str	r3, [sp, #4]
 800155c:	2302      	movs	r3, #2
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	2300      	movs	r3, #0
 8001562:	210a      	movs	r1, #10
 8001564:	4852      	ldr	r0, [pc, #328]	; (80016b0 <FreqMenu_DrawPresetMenu+0x378>)
 8001566:	f00a fc8d 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, WHITE, 2, BLACK);
 800156a:	7bbb      	ldrb	r3, [r7, #14]
 800156c:	b29a      	uxth	r2, r3
 800156e:	2300      	movs	r3, #0
 8001570:	9301      	str	r3, [sp, #4]
 8001572:	2302      	movs	r3, #2
 8001574:	9300      	str	r3, [sp, #0]
 8001576:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800157a:	210a      	movs	r1, #10
 800157c:	484d      	ldr	r0, [pc, #308]	; (80016b4 <FreqMenu_DrawPresetMenu+0x37c>)
 800157e:	f00a fc81 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001582:	7b7b      	ldrb	r3, [r7, #13]
 8001584:	b29a      	uxth	r2, r3
 8001586:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800158a:	9301      	str	r3, [sp, #4]
 800158c:	2302      	movs	r3, #2
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	2300      	movs	r3, #0
 8001592:	210a      	movs	r1, #10
 8001594:	4848      	ldr	r0, [pc, #288]	; (80016b8 <FreqMenu_DrawPresetMenu+0x380>)
 8001596:	f00a fc75 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800159a:	7b3b      	ldrb	r3, [r7, #12]
 800159c:	b29a      	uxth	r2, r3
 800159e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015a2:	9301      	str	r3, [sp, #4]
 80015a4:	2302      	movs	r3, #2
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	2300      	movs	r3, #0
 80015aa:	210a      	movs	r1, #10
 80015ac:	4843      	ldr	r0, [pc, #268]	; (80016bc <FreqMenu_DrawPresetMenu+0x384>)
 80015ae:	f00a fc69 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80015b2:	7afb      	ldrb	r3, [r7, #11]
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015ba:	9301      	str	r3, [sp, #4]
 80015bc:	2302      	movs	r3, #2
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	2300      	movs	r3, #0
 80015c2:	210a      	movs	r1, #10
 80015c4:	483e      	ldr	r0, [pc, #248]	; (80016c0 <FreqMenu_DrawPresetMenu+0x388>)
 80015c6:	f00a fc5d 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80015ca:	7abb      	ldrb	r3, [r7, #10]
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	2302      	movs	r3, #2
 80015d6:	9300      	str	r3, [sp, #0]
 80015d8:	2300      	movs	r3, #0
 80015da:	210a      	movs	r1, #10
 80015dc:	4839      	ldr	r0, [pc, #228]	; (80016c4 <FreqMenu_DrawPresetMenu+0x38c>)
 80015de:	f00a fc51 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80015e2:	7a7b      	ldrb	r3, [r7, #9]
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	2302      	movs	r3, #2
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2300      	movs	r3, #0
 80015f2:	210a      	movs	r1, #10
 80015f4:	4834      	ldr	r0, [pc, #208]	; (80016c8 <FreqMenu_DrawPresetMenu+0x390>)
 80015f6:	f00a fc45 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80015fa:	7bfb      	ldrb	r3, [r7, #15]
 80015fc:	b29a      	uxth	r2, r3
 80015fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	2302      	movs	r3, #2
 8001606:	9300      	str	r3, [sp, #0]
 8001608:	2300      	movs	r3, #0
 800160a:	2178      	movs	r1, #120	; 0x78
 800160c:	482f      	ldr	r0, [pc, #188]	; (80016cc <FreqMenu_DrawPresetMenu+0x394>)
 800160e:	f00a fc39 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001612:	7bbb      	ldrb	r3, [r7, #14]
 8001614:	b29a      	uxth	r2, r3
 8001616:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800161a:	9301      	str	r3, [sp, #4]
 800161c:	2302      	movs	r3, #2
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	2300      	movs	r3, #0
 8001622:	2178      	movs	r1, #120	; 0x78
 8001624:	482a      	ldr	r0, [pc, #168]	; (80016d0 <FreqMenu_DrawPresetMenu+0x398>)
 8001626:	f00a fc2d 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800162a:	7b7b      	ldrb	r3, [r7, #13]
 800162c:	b29a      	uxth	r2, r3
 800162e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001632:	9301      	str	r3, [sp, #4]
 8001634:	2302      	movs	r3, #2
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2300      	movs	r3, #0
 800163a:	2178      	movs	r1, #120	; 0x78
 800163c:	4825      	ldr	r0, [pc, #148]	; (80016d4 <FreqMenu_DrawPresetMenu+0x39c>)
 800163e:	f00a fc21 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001642:	7b3b      	ldrb	r3, [r7, #12]
 8001644:	b29a      	uxth	r2, r3
 8001646:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800164a:	9301      	str	r3, [sp, #4]
 800164c:	2302      	movs	r3, #2
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	2300      	movs	r3, #0
 8001652:	2178      	movs	r1, #120	; 0x78
 8001654:	4820      	ldr	r0, [pc, #128]	; (80016d8 <FreqMenu_DrawPresetMenu+0x3a0>)
 8001656:	f00a fc15 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800165a:	7afb      	ldrb	r3, [r7, #11]
 800165c:	b29a      	uxth	r2, r3
 800165e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001662:	9301      	str	r3, [sp, #4]
 8001664:	2302      	movs	r3, #2
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2300      	movs	r3, #0
 800166a:	2178      	movs	r1, #120	; 0x78
 800166c:	481b      	ldr	r0, [pc, #108]	; (80016dc <FreqMenu_DrawPresetMenu+0x3a4>)
 800166e:	f00a fc09 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001672:	7abb      	ldrb	r3, [r7, #10]
 8001674:	b29a      	uxth	r2, r3
 8001676:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800167a:	9301      	str	r3, [sp, #4]
 800167c:	2302      	movs	r3, #2
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	2300      	movs	r3, #0
 8001682:	2178      	movs	r1, #120	; 0x78
 8001684:	4816      	ldr	r0, [pc, #88]	; (80016e0 <FreqMenu_DrawPresetMenu+0x3a8>)
 8001686:	f00a fbfd 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800168a:	7a7b      	ldrb	r3, [r7, #9]
 800168c:	b29a      	uxth	r2, r3
 800168e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001692:	9301      	str	r3, [sp, #4]
 8001694:	2302      	movs	r3, #2
 8001696:	9300      	str	r3, [sp, #0]
 8001698:	2300      	movs	r3, #0
 800169a:	2178      	movs	r1, #120	; 0x78
 800169c:	4811      	ldr	r0, [pc, #68]	; (80016e4 <FreqMenu_DrawPresetMenu+0x3ac>)
 800169e:	f00a fbf1 	bl	800be84 <ILI9341_Draw_Text>
				break;
 80016a2:	f001 b8ac 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
 80016a6:	bf00      	nop
 80016a8:	000124f8 	.word	0x000124f8
 80016ac:	000186a0 	.word	0x000186a0
 80016b0:	0800f55c 	.word	0x0800f55c
 80016b4:	0800f564 	.word	0x0800f564
 80016b8:	0800f56c 	.word	0x0800f56c
 80016bc:	0800f574 	.word	0x0800f574
 80016c0:	0800f57c 	.word	0x0800f57c
 80016c4:	0800f584 	.word	0x0800f584
 80016c8:	0800f58c 	.word	0x0800f58c
 80016cc:	0800f594 	.word	0x0800f594
 80016d0:	0800f59c 	.word	0x0800f59c
 80016d4:	0800f5a4 	.word	0x0800f5a4
 80016d8:	0800f5ac 	.word	0x0800f5ac
 80016dc:	0800f5b4 	.word	0x0800f5b4
 80016e0:	0800f5bc 	.word	0x0800f5bc
 80016e4:	0800f5c4 	.word	0x0800f5c4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016f0:	9301      	str	r3, [sp, #4]
 80016f2:	2302      	movs	r3, #2
 80016f4:	9300      	str	r3, [sp, #0]
 80016f6:	2300      	movs	r3, #0
 80016f8:	210a      	movs	r1, #10
 80016fa:	48a5      	ldr	r0, [pc, #660]	; (8001990 <FreqMenu_DrawPresetMenu+0x658>)
 80016fc:	f00a fbc2 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001700:	7bbb      	ldrb	r3, [r7, #14]
 8001702:	b29a      	uxth	r2, r3
 8001704:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001708:	9301      	str	r3, [sp, #4]
 800170a:	2302      	movs	r3, #2
 800170c:	9300      	str	r3, [sp, #0]
 800170e:	2300      	movs	r3, #0
 8001710:	210a      	movs	r1, #10
 8001712:	48a0      	ldr	r0, [pc, #640]	; (8001994 <FreqMenu_DrawPresetMenu+0x65c>)
 8001714:	f00a fbb6 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, WHITE, 2, BLACK);
 8001718:	7b7b      	ldrb	r3, [r7, #13]
 800171a:	b29a      	uxth	r2, r3
 800171c:	2300      	movs	r3, #0
 800171e:	9301      	str	r3, [sp, #4]
 8001720:	2302      	movs	r3, #2
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001728:	210a      	movs	r1, #10
 800172a:	489b      	ldr	r0, [pc, #620]	; (8001998 <FreqMenu_DrawPresetMenu+0x660>)
 800172c:	f00a fbaa 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001730:	7b3b      	ldrb	r3, [r7, #12]
 8001732:	b29a      	uxth	r2, r3
 8001734:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001738:	9301      	str	r3, [sp, #4]
 800173a:	2302      	movs	r3, #2
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	2300      	movs	r3, #0
 8001740:	210a      	movs	r1, #10
 8001742:	4896      	ldr	r0, [pc, #600]	; (800199c <FreqMenu_DrawPresetMenu+0x664>)
 8001744:	f00a fb9e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001748:	7afb      	ldrb	r3, [r7, #11]
 800174a:	b29a      	uxth	r2, r3
 800174c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001750:	9301      	str	r3, [sp, #4]
 8001752:	2302      	movs	r3, #2
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	2300      	movs	r3, #0
 8001758:	210a      	movs	r1, #10
 800175a:	4891      	ldr	r0, [pc, #580]	; (80019a0 <FreqMenu_DrawPresetMenu+0x668>)
 800175c:	f00a fb92 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001760:	7abb      	ldrb	r3, [r7, #10]
 8001762:	b29a      	uxth	r2, r3
 8001764:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001768:	9301      	str	r3, [sp, #4]
 800176a:	2302      	movs	r3, #2
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	2300      	movs	r3, #0
 8001770:	210a      	movs	r1, #10
 8001772:	488c      	ldr	r0, [pc, #560]	; (80019a4 <FreqMenu_DrawPresetMenu+0x66c>)
 8001774:	f00a fb86 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001778:	7a7b      	ldrb	r3, [r7, #9]
 800177a:	b29a      	uxth	r2, r3
 800177c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001780:	9301      	str	r3, [sp, #4]
 8001782:	2302      	movs	r3, #2
 8001784:	9300      	str	r3, [sp, #0]
 8001786:	2300      	movs	r3, #0
 8001788:	210a      	movs	r1, #10
 800178a:	4887      	ldr	r0, [pc, #540]	; (80019a8 <FreqMenu_DrawPresetMenu+0x670>)
 800178c:	f00a fb7a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	b29a      	uxth	r2, r3
 8001794:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001798:	9301      	str	r3, [sp, #4]
 800179a:	2302      	movs	r3, #2
 800179c:	9300      	str	r3, [sp, #0]
 800179e:	2300      	movs	r3, #0
 80017a0:	2178      	movs	r1, #120	; 0x78
 80017a2:	4882      	ldr	r0, [pc, #520]	; (80019ac <FreqMenu_DrawPresetMenu+0x674>)
 80017a4:	f00a fb6e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80017a8:	7bbb      	ldrb	r3, [r7, #14]
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017b0:	9301      	str	r3, [sp, #4]
 80017b2:	2302      	movs	r3, #2
 80017b4:	9300      	str	r3, [sp, #0]
 80017b6:	2300      	movs	r3, #0
 80017b8:	2178      	movs	r1, #120	; 0x78
 80017ba:	487d      	ldr	r0, [pc, #500]	; (80019b0 <FreqMenu_DrawPresetMenu+0x678>)
 80017bc:	f00a fb62 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80017c0:	7b7b      	ldrb	r3, [r7, #13]
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017c8:	9301      	str	r3, [sp, #4]
 80017ca:	2302      	movs	r3, #2
 80017cc:	9300      	str	r3, [sp, #0]
 80017ce:	2300      	movs	r3, #0
 80017d0:	2178      	movs	r1, #120	; 0x78
 80017d2:	4878      	ldr	r0, [pc, #480]	; (80019b4 <FreqMenu_DrawPresetMenu+0x67c>)
 80017d4:	f00a fb56 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80017d8:	7b3b      	ldrb	r3, [r7, #12]
 80017da:	b29a      	uxth	r2, r3
 80017dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017e0:	9301      	str	r3, [sp, #4]
 80017e2:	2302      	movs	r3, #2
 80017e4:	9300      	str	r3, [sp, #0]
 80017e6:	2300      	movs	r3, #0
 80017e8:	2178      	movs	r1, #120	; 0x78
 80017ea:	4873      	ldr	r0, [pc, #460]	; (80019b8 <FreqMenu_DrawPresetMenu+0x680>)
 80017ec:	f00a fb4a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80017f0:	7afb      	ldrb	r3, [r7, #11]
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017f8:	9301      	str	r3, [sp, #4]
 80017fa:	2302      	movs	r3, #2
 80017fc:	9300      	str	r3, [sp, #0]
 80017fe:	2300      	movs	r3, #0
 8001800:	2178      	movs	r1, #120	; 0x78
 8001802:	486e      	ldr	r0, [pc, #440]	; (80019bc <FreqMenu_DrawPresetMenu+0x684>)
 8001804:	f00a fb3e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001808:	7abb      	ldrb	r3, [r7, #10]
 800180a:	b29a      	uxth	r2, r3
 800180c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001810:	9301      	str	r3, [sp, #4]
 8001812:	2302      	movs	r3, #2
 8001814:	9300      	str	r3, [sp, #0]
 8001816:	2300      	movs	r3, #0
 8001818:	2178      	movs	r1, #120	; 0x78
 800181a:	4869      	ldr	r0, [pc, #420]	; (80019c0 <FreqMenu_DrawPresetMenu+0x688>)
 800181c:	f00a fb32 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001820:	7a7b      	ldrb	r3, [r7, #9]
 8001822:	b29a      	uxth	r2, r3
 8001824:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001828:	9301      	str	r3, [sp, #4]
 800182a:	2302      	movs	r3, #2
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	2300      	movs	r3, #0
 8001830:	2178      	movs	r1, #120	; 0x78
 8001832:	4864      	ldr	r0, [pc, #400]	; (80019c4 <FreqMenu_DrawPresetMenu+0x68c>)
 8001834:	f00a fb26 	bl	800be84 <ILI9341_Draw_Text>
				break;
 8001838:	f000 bfe1 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800183c:	7bfb      	ldrb	r3, [r7, #15]
 800183e:	b29a      	uxth	r2, r3
 8001840:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001844:	9301      	str	r3, [sp, #4]
 8001846:	2302      	movs	r3, #2
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	2300      	movs	r3, #0
 800184c:	210a      	movs	r1, #10
 800184e:	4850      	ldr	r0, [pc, #320]	; (8001990 <FreqMenu_DrawPresetMenu+0x658>)
 8001850:	f00a fb18 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001854:	7bbb      	ldrb	r3, [r7, #14]
 8001856:	b29a      	uxth	r2, r3
 8001858:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800185c:	9301      	str	r3, [sp, #4]
 800185e:	2302      	movs	r3, #2
 8001860:	9300      	str	r3, [sp, #0]
 8001862:	2300      	movs	r3, #0
 8001864:	210a      	movs	r1, #10
 8001866:	484b      	ldr	r0, [pc, #300]	; (8001994 <FreqMenu_DrawPresetMenu+0x65c>)
 8001868:	f00a fb0c 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 800186c:	7b7b      	ldrb	r3, [r7, #13]
 800186e:	b29a      	uxth	r2, r3
 8001870:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001874:	9301      	str	r3, [sp, #4]
 8001876:	2302      	movs	r3, #2
 8001878:	9300      	str	r3, [sp, #0]
 800187a:	2300      	movs	r3, #0
 800187c:	210a      	movs	r1, #10
 800187e:	4846      	ldr	r0, [pc, #280]	; (8001998 <FreqMenu_DrawPresetMenu+0x660>)
 8001880:	f00a fb00 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, WHITE, 2, BLACK);
 8001884:	7b3b      	ldrb	r3, [r7, #12]
 8001886:	b29a      	uxth	r2, r3
 8001888:	2300      	movs	r3, #0
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	2302      	movs	r3, #2
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001894:	210a      	movs	r1, #10
 8001896:	4841      	ldr	r0, [pc, #260]	; (800199c <FreqMenu_DrawPresetMenu+0x664>)
 8001898:	f00a faf4 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800189c:	7afb      	ldrb	r3, [r7, #11]
 800189e:	b29a      	uxth	r2, r3
 80018a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018a4:	9301      	str	r3, [sp, #4]
 80018a6:	2302      	movs	r3, #2
 80018a8:	9300      	str	r3, [sp, #0]
 80018aa:	2300      	movs	r3, #0
 80018ac:	210a      	movs	r1, #10
 80018ae:	483c      	ldr	r0, [pc, #240]	; (80019a0 <FreqMenu_DrawPresetMenu+0x668>)
 80018b0:	f00a fae8 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80018b4:	7abb      	ldrb	r3, [r7, #10]
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018bc:	9301      	str	r3, [sp, #4]
 80018be:	2302      	movs	r3, #2
 80018c0:	9300      	str	r3, [sp, #0]
 80018c2:	2300      	movs	r3, #0
 80018c4:	210a      	movs	r1, #10
 80018c6:	4837      	ldr	r0, [pc, #220]	; (80019a4 <FreqMenu_DrawPresetMenu+0x66c>)
 80018c8:	f00a fadc 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80018cc:	7a7b      	ldrb	r3, [r7, #9]
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018d4:	9301      	str	r3, [sp, #4]
 80018d6:	2302      	movs	r3, #2
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	2300      	movs	r3, #0
 80018dc:	210a      	movs	r1, #10
 80018de:	4832      	ldr	r0, [pc, #200]	; (80019a8 <FreqMenu_DrawPresetMenu+0x670>)
 80018e0:	f00a fad0 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	2302      	movs	r3, #2
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	2300      	movs	r3, #0
 80018f4:	2178      	movs	r1, #120	; 0x78
 80018f6:	482d      	ldr	r0, [pc, #180]	; (80019ac <FreqMenu_DrawPresetMenu+0x674>)
 80018f8:	f00a fac4 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80018fc:	7bbb      	ldrb	r3, [r7, #14]
 80018fe:	b29a      	uxth	r2, r3
 8001900:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001904:	9301      	str	r3, [sp, #4]
 8001906:	2302      	movs	r3, #2
 8001908:	9300      	str	r3, [sp, #0]
 800190a:	2300      	movs	r3, #0
 800190c:	2178      	movs	r1, #120	; 0x78
 800190e:	4828      	ldr	r0, [pc, #160]	; (80019b0 <FreqMenu_DrawPresetMenu+0x678>)
 8001910:	f00a fab8 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001914:	7b7b      	ldrb	r3, [r7, #13]
 8001916:	b29a      	uxth	r2, r3
 8001918:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800191c:	9301      	str	r3, [sp, #4]
 800191e:	2302      	movs	r3, #2
 8001920:	9300      	str	r3, [sp, #0]
 8001922:	2300      	movs	r3, #0
 8001924:	2178      	movs	r1, #120	; 0x78
 8001926:	4823      	ldr	r0, [pc, #140]	; (80019b4 <FreqMenu_DrawPresetMenu+0x67c>)
 8001928:	f00a faac 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800192c:	7b3b      	ldrb	r3, [r7, #12]
 800192e:	b29a      	uxth	r2, r3
 8001930:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001934:	9301      	str	r3, [sp, #4]
 8001936:	2302      	movs	r3, #2
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	2300      	movs	r3, #0
 800193c:	2178      	movs	r1, #120	; 0x78
 800193e:	481e      	ldr	r0, [pc, #120]	; (80019b8 <FreqMenu_DrawPresetMenu+0x680>)
 8001940:	f00a faa0 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001944:	7afb      	ldrb	r3, [r7, #11]
 8001946:	b29a      	uxth	r2, r3
 8001948:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800194c:	9301      	str	r3, [sp, #4]
 800194e:	2302      	movs	r3, #2
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	2300      	movs	r3, #0
 8001954:	2178      	movs	r1, #120	; 0x78
 8001956:	4819      	ldr	r0, [pc, #100]	; (80019bc <FreqMenu_DrawPresetMenu+0x684>)
 8001958:	f00a fa94 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 800195c:	7abb      	ldrb	r3, [r7, #10]
 800195e:	b29a      	uxth	r2, r3
 8001960:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001964:	9301      	str	r3, [sp, #4]
 8001966:	2302      	movs	r3, #2
 8001968:	9300      	str	r3, [sp, #0]
 800196a:	2300      	movs	r3, #0
 800196c:	2178      	movs	r1, #120	; 0x78
 800196e:	4814      	ldr	r0, [pc, #80]	; (80019c0 <FreqMenu_DrawPresetMenu+0x688>)
 8001970:	f00a fa88 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001974:	7a7b      	ldrb	r3, [r7, #9]
 8001976:	b29a      	uxth	r2, r3
 8001978:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800197c:	9301      	str	r3, [sp, #4]
 800197e:	2302      	movs	r3, #2
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	2300      	movs	r3, #0
 8001984:	2178      	movs	r1, #120	; 0x78
 8001986:	480f      	ldr	r0, [pc, #60]	; (80019c4 <FreqMenu_DrawPresetMenu+0x68c>)
 8001988:	f00a fa7c 	bl	800be84 <ILI9341_Draw_Text>
				break;
 800198c:	f000 bf37 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
 8001990:	0800f55c 	.word	0x0800f55c
 8001994:	0800f564 	.word	0x0800f564
 8001998:	0800f56c 	.word	0x0800f56c
 800199c:	0800f574 	.word	0x0800f574
 80019a0:	0800f57c 	.word	0x0800f57c
 80019a4:	0800f584 	.word	0x0800f584
 80019a8:	0800f58c 	.word	0x0800f58c
 80019ac:	0800f594 	.word	0x0800f594
 80019b0:	0800f59c 	.word	0x0800f59c
 80019b4:	0800f5a4 	.word	0x0800f5a4
 80019b8:	0800f5ac 	.word	0x0800f5ac
 80019bc:	0800f5b4 	.word	0x0800f5b4
 80019c0:	0800f5bc 	.word	0x0800f5bc
 80019c4:	0800f5c4 	.word	0x0800f5c4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019d0:	9301      	str	r3, [sp, #4]
 80019d2:	2302      	movs	r3, #2
 80019d4:	9300      	str	r3, [sp, #0]
 80019d6:	2300      	movs	r3, #0
 80019d8:	210a      	movs	r1, #10
 80019da:	48a5      	ldr	r0, [pc, #660]	; (8001c70 <FreqMenu_DrawPresetMenu+0x938>)
 80019dc:	f00a fa52 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80019e0:	7bbb      	ldrb	r3, [r7, #14]
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019e8:	9301      	str	r3, [sp, #4]
 80019ea:	2302      	movs	r3, #2
 80019ec:	9300      	str	r3, [sp, #0]
 80019ee:	2300      	movs	r3, #0
 80019f0:	210a      	movs	r1, #10
 80019f2:	48a0      	ldr	r0, [pc, #640]	; (8001c74 <FreqMenu_DrawPresetMenu+0x93c>)
 80019f4:	f00a fa46 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80019f8:	7b7b      	ldrb	r3, [r7, #13]
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a00:	9301      	str	r3, [sp, #4]
 8001a02:	2302      	movs	r3, #2
 8001a04:	9300      	str	r3, [sp, #0]
 8001a06:	2300      	movs	r3, #0
 8001a08:	210a      	movs	r1, #10
 8001a0a:	489b      	ldr	r0, [pc, #620]	; (8001c78 <FreqMenu_DrawPresetMenu+0x940>)
 8001a0c:	f00a fa3a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001a10:	7b3b      	ldrb	r3, [r7, #12]
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	2300      	movs	r3, #0
 8001a20:	210a      	movs	r1, #10
 8001a22:	4896      	ldr	r0, [pc, #600]	; (8001c7c <FreqMenu_DrawPresetMenu+0x944>)
 8001a24:	f00a fa2e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, WHITE, 2, BLACK);
 8001a28:	7afb      	ldrb	r3, [r7, #11]
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	9301      	str	r3, [sp, #4]
 8001a30:	2302      	movs	r3, #2
 8001a32:	9300      	str	r3, [sp, #0]
 8001a34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a38:	210a      	movs	r1, #10
 8001a3a:	4891      	ldr	r0, [pc, #580]	; (8001c80 <FreqMenu_DrawPresetMenu+0x948>)
 8001a3c:	f00a fa22 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001a40:	7abb      	ldrb	r3, [r7, #10]
 8001a42:	b29a      	uxth	r2, r3
 8001a44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a48:	9301      	str	r3, [sp, #4]
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	9300      	str	r3, [sp, #0]
 8001a4e:	2300      	movs	r3, #0
 8001a50:	210a      	movs	r1, #10
 8001a52:	488c      	ldr	r0, [pc, #560]	; (8001c84 <FreqMenu_DrawPresetMenu+0x94c>)
 8001a54:	f00a fa16 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001a58:	7a7b      	ldrb	r3, [r7, #9]
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a60:	9301      	str	r3, [sp, #4]
 8001a62:	2302      	movs	r3, #2
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	2300      	movs	r3, #0
 8001a68:	210a      	movs	r1, #10
 8001a6a:	4887      	ldr	r0, [pc, #540]	; (8001c88 <FreqMenu_DrawPresetMenu+0x950>)
 8001a6c:	f00a fa0a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a78:	9301      	str	r3, [sp, #4]
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	2300      	movs	r3, #0
 8001a80:	2178      	movs	r1, #120	; 0x78
 8001a82:	4882      	ldr	r0, [pc, #520]	; (8001c8c <FreqMenu_DrawPresetMenu+0x954>)
 8001a84:	f00a f9fe 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001a88:	7bbb      	ldrb	r3, [r7, #14]
 8001a8a:	b29a      	uxth	r2, r3
 8001a8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a90:	9301      	str	r3, [sp, #4]
 8001a92:	2302      	movs	r3, #2
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	2300      	movs	r3, #0
 8001a98:	2178      	movs	r1, #120	; 0x78
 8001a9a:	487d      	ldr	r0, [pc, #500]	; (8001c90 <FreqMenu_DrawPresetMenu+0x958>)
 8001a9c:	f00a f9f2 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001aa0:	7b7b      	ldrb	r3, [r7, #13]
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aa8:	9301      	str	r3, [sp, #4]
 8001aaa:	2302      	movs	r3, #2
 8001aac:	9300      	str	r3, [sp, #0]
 8001aae:	2300      	movs	r3, #0
 8001ab0:	2178      	movs	r1, #120	; 0x78
 8001ab2:	4878      	ldr	r0, [pc, #480]	; (8001c94 <FreqMenu_DrawPresetMenu+0x95c>)
 8001ab4:	f00a f9e6 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001ab8:	7b3b      	ldrb	r3, [r7, #12]
 8001aba:	b29a      	uxth	r2, r3
 8001abc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ac0:	9301      	str	r3, [sp, #4]
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	2178      	movs	r1, #120	; 0x78
 8001aca:	4873      	ldr	r0, [pc, #460]	; (8001c98 <FreqMenu_DrawPresetMenu+0x960>)
 8001acc:	f00a f9da 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001ad0:	7afb      	ldrb	r3, [r7, #11]
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ad8:	9301      	str	r3, [sp, #4]
 8001ada:	2302      	movs	r3, #2
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	2300      	movs	r3, #0
 8001ae0:	2178      	movs	r1, #120	; 0x78
 8001ae2:	486e      	ldr	r0, [pc, #440]	; (8001c9c <FreqMenu_DrawPresetMenu+0x964>)
 8001ae4:	f00a f9ce 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001ae8:	7abb      	ldrb	r3, [r7, #10]
 8001aea:	b29a      	uxth	r2, r3
 8001aec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af0:	9301      	str	r3, [sp, #4]
 8001af2:	2302      	movs	r3, #2
 8001af4:	9300      	str	r3, [sp, #0]
 8001af6:	2300      	movs	r3, #0
 8001af8:	2178      	movs	r1, #120	; 0x78
 8001afa:	4869      	ldr	r0, [pc, #420]	; (8001ca0 <FreqMenu_DrawPresetMenu+0x968>)
 8001afc:	f00a f9c2 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001b00:	7a7b      	ldrb	r3, [r7, #9]
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b08:	9301      	str	r3, [sp, #4]
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	9300      	str	r3, [sp, #0]
 8001b0e:	2300      	movs	r3, #0
 8001b10:	2178      	movs	r1, #120	; 0x78
 8001b12:	4864      	ldr	r0, [pc, #400]	; (8001ca4 <FreqMenu_DrawPresetMenu+0x96c>)
 8001b14:	f00a f9b6 	bl	800be84 <ILI9341_Draw_Text>
				break;
 8001b18:	f000 be71 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b24:	9301      	str	r3, [sp, #4]
 8001b26:	2302      	movs	r3, #2
 8001b28:	9300      	str	r3, [sp, #0]
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	210a      	movs	r1, #10
 8001b2e:	4850      	ldr	r0, [pc, #320]	; (8001c70 <FreqMenu_DrawPresetMenu+0x938>)
 8001b30:	f00a f9a8 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001b34:	7bbb      	ldrb	r3, [r7, #14]
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b3c:	9301      	str	r3, [sp, #4]
 8001b3e:	2302      	movs	r3, #2
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	2300      	movs	r3, #0
 8001b44:	210a      	movs	r1, #10
 8001b46:	484b      	ldr	r0, [pc, #300]	; (8001c74 <FreqMenu_DrawPresetMenu+0x93c>)
 8001b48:	f00a f99c 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001b4c:	7b7b      	ldrb	r3, [r7, #13]
 8001b4e:	b29a      	uxth	r2, r3
 8001b50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b54:	9301      	str	r3, [sp, #4]
 8001b56:	2302      	movs	r3, #2
 8001b58:	9300      	str	r3, [sp, #0]
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	210a      	movs	r1, #10
 8001b5e:	4846      	ldr	r0, [pc, #280]	; (8001c78 <FreqMenu_DrawPresetMenu+0x940>)
 8001b60:	f00a f990 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001b64:	7b3b      	ldrb	r3, [r7, #12]
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b6c:	9301      	str	r3, [sp, #4]
 8001b6e:	2302      	movs	r3, #2
 8001b70:	9300      	str	r3, [sp, #0]
 8001b72:	2300      	movs	r3, #0
 8001b74:	210a      	movs	r1, #10
 8001b76:	4841      	ldr	r0, [pc, #260]	; (8001c7c <FreqMenu_DrawPresetMenu+0x944>)
 8001b78:	f00a f984 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001b7c:	7afb      	ldrb	r3, [r7, #11]
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b84:	9301      	str	r3, [sp, #4]
 8001b86:	2302      	movs	r3, #2
 8001b88:	9300      	str	r3, [sp, #0]
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	210a      	movs	r1, #10
 8001b8e:	483c      	ldr	r0, [pc, #240]	; (8001c80 <FreqMenu_DrawPresetMenu+0x948>)
 8001b90:	f00a f978 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, WHITE, 2, BLACK);
 8001b94:	7abb      	ldrb	r3, [r7, #10]
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	2300      	movs	r3, #0
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ba4:	210a      	movs	r1, #10
 8001ba6:	4837      	ldr	r0, [pc, #220]	; (8001c84 <FreqMenu_DrawPresetMenu+0x94c>)
 8001ba8:	f00a f96c 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001bac:	7a7b      	ldrb	r3, [r7, #9]
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bb4:	9301      	str	r3, [sp, #4]
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	9300      	str	r3, [sp, #0]
 8001bba:	2300      	movs	r3, #0
 8001bbc:	210a      	movs	r1, #10
 8001bbe:	4832      	ldr	r0, [pc, #200]	; (8001c88 <FreqMenu_DrawPresetMenu+0x950>)
 8001bc0:	f00a f960 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001bc4:	7bfb      	ldrb	r3, [r7, #15]
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bcc:	9301      	str	r3, [sp, #4]
 8001bce:	2302      	movs	r3, #2
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	2178      	movs	r1, #120	; 0x78
 8001bd6:	482d      	ldr	r0, [pc, #180]	; (8001c8c <FreqMenu_DrawPresetMenu+0x954>)
 8001bd8:	f00a f954 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001bdc:	7bbb      	ldrb	r3, [r7, #14]
 8001bde:	b29a      	uxth	r2, r3
 8001be0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001be4:	9301      	str	r3, [sp, #4]
 8001be6:	2302      	movs	r3, #2
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2300      	movs	r3, #0
 8001bec:	2178      	movs	r1, #120	; 0x78
 8001bee:	4828      	ldr	r0, [pc, #160]	; (8001c90 <FreqMenu_DrawPresetMenu+0x958>)
 8001bf0:	f00a f948 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001bf4:	7b7b      	ldrb	r3, [r7, #13]
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bfc:	9301      	str	r3, [sp, #4]
 8001bfe:	2302      	movs	r3, #2
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	2300      	movs	r3, #0
 8001c04:	2178      	movs	r1, #120	; 0x78
 8001c06:	4823      	ldr	r0, [pc, #140]	; (8001c94 <FreqMenu_DrawPresetMenu+0x95c>)
 8001c08:	f00a f93c 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001c0c:	7b3b      	ldrb	r3, [r7, #12]
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c14:	9301      	str	r3, [sp, #4]
 8001c16:	2302      	movs	r3, #2
 8001c18:	9300      	str	r3, [sp, #0]
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	2178      	movs	r1, #120	; 0x78
 8001c1e:	481e      	ldr	r0, [pc, #120]	; (8001c98 <FreqMenu_DrawPresetMenu+0x960>)
 8001c20:	f00a f930 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001c24:	7afb      	ldrb	r3, [r7, #11]
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c2c:	9301      	str	r3, [sp, #4]
 8001c2e:	2302      	movs	r3, #2
 8001c30:	9300      	str	r3, [sp, #0]
 8001c32:	2300      	movs	r3, #0
 8001c34:	2178      	movs	r1, #120	; 0x78
 8001c36:	4819      	ldr	r0, [pc, #100]	; (8001c9c <FreqMenu_DrawPresetMenu+0x964>)
 8001c38:	f00a f924 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001c3c:	7abb      	ldrb	r3, [r7, #10]
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c44:	9301      	str	r3, [sp, #4]
 8001c46:	2302      	movs	r3, #2
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	2178      	movs	r1, #120	; 0x78
 8001c4e:	4814      	ldr	r0, [pc, #80]	; (8001ca0 <FreqMenu_DrawPresetMenu+0x968>)
 8001c50:	f00a f918 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001c54:	7a7b      	ldrb	r3, [r7, #9]
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c5c:	9301      	str	r3, [sp, #4]
 8001c5e:	2302      	movs	r3, #2
 8001c60:	9300      	str	r3, [sp, #0]
 8001c62:	2300      	movs	r3, #0
 8001c64:	2178      	movs	r1, #120	; 0x78
 8001c66:	480f      	ldr	r0, [pc, #60]	; (8001ca4 <FreqMenu_DrawPresetMenu+0x96c>)
 8001c68:	f00a f90c 	bl	800be84 <ILI9341_Draw_Text>
				break;
 8001c6c:	f000 bdc7 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
 8001c70:	0800f55c 	.word	0x0800f55c
 8001c74:	0800f564 	.word	0x0800f564
 8001c78:	0800f56c 	.word	0x0800f56c
 8001c7c:	0800f574 	.word	0x0800f574
 8001c80:	0800f57c 	.word	0x0800f57c
 8001c84:	0800f584 	.word	0x0800f584
 8001c88:	0800f58c 	.word	0x0800f58c
 8001c8c:	0800f594 	.word	0x0800f594
 8001c90:	0800f59c 	.word	0x0800f59c
 8001c94:	0800f5a4 	.word	0x0800f5a4
 8001c98:	0800f5ac 	.word	0x0800f5ac
 8001c9c:	0800f5b4 	.word	0x0800f5b4
 8001ca0:	0800f5bc 	.word	0x0800f5bc
 8001ca4:	0800f5c4 	.word	0x0800f5c4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001ca8:	7bfb      	ldrb	r3, [r7, #15]
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cb0:	9301      	str	r3, [sp, #4]
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	9300      	str	r3, [sp, #0]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	210a      	movs	r1, #10
 8001cba:	48a5      	ldr	r0, [pc, #660]	; (8001f50 <FreqMenu_DrawPresetMenu+0xc18>)
 8001cbc:	f00a f8e2 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001cc0:	7bbb      	ldrb	r3, [r7, #14]
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cc8:	9301      	str	r3, [sp, #4]
 8001cca:	2302      	movs	r3, #2
 8001ccc:	9300      	str	r3, [sp, #0]
 8001cce:	2300      	movs	r3, #0
 8001cd0:	210a      	movs	r1, #10
 8001cd2:	48a0      	ldr	r0, [pc, #640]	; (8001f54 <FreqMenu_DrawPresetMenu+0xc1c>)
 8001cd4:	f00a f8d6 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001cd8:	7b7b      	ldrb	r3, [r7, #13]
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ce0:	9301      	str	r3, [sp, #4]
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	9300      	str	r3, [sp, #0]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	210a      	movs	r1, #10
 8001cea:	489b      	ldr	r0, [pc, #620]	; (8001f58 <FreqMenu_DrawPresetMenu+0xc20>)
 8001cec:	f00a f8ca 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001cf0:	7b3b      	ldrb	r3, [r7, #12]
 8001cf2:	b29a      	uxth	r2, r3
 8001cf4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cf8:	9301      	str	r3, [sp, #4]
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	2300      	movs	r3, #0
 8001d00:	210a      	movs	r1, #10
 8001d02:	4896      	ldr	r0, [pc, #600]	; (8001f5c <FreqMenu_DrawPresetMenu+0xc24>)
 8001d04:	f00a f8be 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001d08:	7afb      	ldrb	r3, [r7, #11]
 8001d0a:	b29a      	uxth	r2, r3
 8001d0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d10:	9301      	str	r3, [sp, #4]
 8001d12:	2302      	movs	r3, #2
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	2300      	movs	r3, #0
 8001d18:	210a      	movs	r1, #10
 8001d1a:	4891      	ldr	r0, [pc, #580]	; (8001f60 <FreqMenu_DrawPresetMenu+0xc28>)
 8001d1c:	f00a f8b2 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001d20:	7abb      	ldrb	r3, [r7, #10]
 8001d22:	b29a      	uxth	r2, r3
 8001d24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d28:	9301      	str	r3, [sp, #4]
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	9300      	str	r3, [sp, #0]
 8001d2e:	2300      	movs	r3, #0
 8001d30:	210a      	movs	r1, #10
 8001d32:	488c      	ldr	r0, [pc, #560]	; (8001f64 <FreqMenu_DrawPresetMenu+0xc2c>)
 8001d34:	f00a f8a6 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, WHITE, 2, BLACK);
 8001d38:	7a7b      	ldrb	r3, [r7, #9]
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	9301      	str	r3, [sp, #4]
 8001d40:	2302      	movs	r3, #2
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d48:	210a      	movs	r1, #10
 8001d4a:	4887      	ldr	r0, [pc, #540]	; (8001f68 <FreqMenu_DrawPresetMenu+0xc30>)
 8001d4c:	f00a f89a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001d50:	7bfb      	ldrb	r3, [r7, #15]
 8001d52:	b29a      	uxth	r2, r3
 8001d54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d58:	9301      	str	r3, [sp, #4]
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	9300      	str	r3, [sp, #0]
 8001d5e:	2300      	movs	r3, #0
 8001d60:	2178      	movs	r1, #120	; 0x78
 8001d62:	4882      	ldr	r0, [pc, #520]	; (8001f6c <FreqMenu_DrawPresetMenu+0xc34>)
 8001d64:	f00a f88e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001d68:	7bbb      	ldrb	r3, [r7, #14]
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d70:	9301      	str	r3, [sp, #4]
 8001d72:	2302      	movs	r3, #2
 8001d74:	9300      	str	r3, [sp, #0]
 8001d76:	2300      	movs	r3, #0
 8001d78:	2178      	movs	r1, #120	; 0x78
 8001d7a:	487d      	ldr	r0, [pc, #500]	; (8001f70 <FreqMenu_DrawPresetMenu+0xc38>)
 8001d7c:	f00a f882 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001d80:	7b7b      	ldrb	r3, [r7, #13]
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d88:	9301      	str	r3, [sp, #4]
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	2300      	movs	r3, #0
 8001d90:	2178      	movs	r1, #120	; 0x78
 8001d92:	4878      	ldr	r0, [pc, #480]	; (8001f74 <FreqMenu_DrawPresetMenu+0xc3c>)
 8001d94:	f00a f876 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001d98:	7b3b      	ldrb	r3, [r7, #12]
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001da0:	9301      	str	r3, [sp, #4]
 8001da2:	2302      	movs	r3, #2
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	2300      	movs	r3, #0
 8001da8:	2178      	movs	r1, #120	; 0x78
 8001daa:	4873      	ldr	r0, [pc, #460]	; (8001f78 <FreqMenu_DrawPresetMenu+0xc40>)
 8001dac:	f00a f86a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001db0:	7afb      	ldrb	r3, [r7, #11]
 8001db2:	b29a      	uxth	r2, r3
 8001db4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001db8:	9301      	str	r3, [sp, #4]
 8001dba:	2302      	movs	r3, #2
 8001dbc:	9300      	str	r3, [sp, #0]
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	2178      	movs	r1, #120	; 0x78
 8001dc2:	486e      	ldr	r0, [pc, #440]	; (8001f7c <FreqMenu_DrawPresetMenu+0xc44>)
 8001dc4:	f00a f85e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001dc8:	7abb      	ldrb	r3, [r7, #10]
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dd0:	9301      	str	r3, [sp, #4]
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	9300      	str	r3, [sp, #0]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	2178      	movs	r1, #120	; 0x78
 8001dda:	4869      	ldr	r0, [pc, #420]	; (8001f80 <FreqMenu_DrawPresetMenu+0xc48>)
 8001ddc:	f00a f852 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001de0:	7a7b      	ldrb	r3, [r7, #9]
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001de8:	9301      	str	r3, [sp, #4]
 8001dea:	2302      	movs	r3, #2
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	2300      	movs	r3, #0
 8001df0:	2178      	movs	r1, #120	; 0x78
 8001df2:	4864      	ldr	r0, [pc, #400]	; (8001f84 <FreqMenu_DrawPresetMenu+0xc4c>)
 8001df4:	f00a f846 	bl	800be84 <ILI9341_Draw_Text>
				break;
 8001df8:	f000 bd01 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
 8001dfe:	b29a      	uxth	r2, r3
 8001e00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e04:	9301      	str	r3, [sp, #4]
 8001e06:	2302      	movs	r3, #2
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	210a      	movs	r1, #10
 8001e0e:	4850      	ldr	r0, [pc, #320]	; (8001f50 <FreqMenu_DrawPresetMenu+0xc18>)
 8001e10:	f00a f838 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001e14:	7bbb      	ldrb	r3, [r7, #14]
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e1c:	9301      	str	r3, [sp, #4]
 8001e1e:	2302      	movs	r3, #2
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	2300      	movs	r3, #0
 8001e24:	210a      	movs	r1, #10
 8001e26:	484b      	ldr	r0, [pc, #300]	; (8001f54 <FreqMenu_DrawPresetMenu+0xc1c>)
 8001e28:	f00a f82c 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001e2c:	7b7b      	ldrb	r3, [r7, #13]
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e34:	9301      	str	r3, [sp, #4]
 8001e36:	2302      	movs	r3, #2
 8001e38:	9300      	str	r3, [sp, #0]
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	210a      	movs	r1, #10
 8001e3e:	4846      	ldr	r0, [pc, #280]	; (8001f58 <FreqMenu_DrawPresetMenu+0xc20>)
 8001e40:	f00a f820 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001e44:	7b3b      	ldrb	r3, [r7, #12]
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e4c:	9301      	str	r3, [sp, #4]
 8001e4e:	2302      	movs	r3, #2
 8001e50:	9300      	str	r3, [sp, #0]
 8001e52:	2300      	movs	r3, #0
 8001e54:	210a      	movs	r1, #10
 8001e56:	4841      	ldr	r0, [pc, #260]	; (8001f5c <FreqMenu_DrawPresetMenu+0xc24>)
 8001e58:	f00a f814 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001e5c:	7afb      	ldrb	r3, [r7, #11]
 8001e5e:	b29a      	uxth	r2, r3
 8001e60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e64:	9301      	str	r3, [sp, #4]
 8001e66:	2302      	movs	r3, #2
 8001e68:	9300      	str	r3, [sp, #0]
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	210a      	movs	r1, #10
 8001e6e:	483c      	ldr	r0, [pc, #240]	; (8001f60 <FreqMenu_DrawPresetMenu+0xc28>)
 8001e70:	f00a f808 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001e74:	7abb      	ldrb	r3, [r7, #10]
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e7c:	9301      	str	r3, [sp, #4]
 8001e7e:	2302      	movs	r3, #2
 8001e80:	9300      	str	r3, [sp, #0]
 8001e82:	2300      	movs	r3, #0
 8001e84:	210a      	movs	r1, #10
 8001e86:	4837      	ldr	r0, [pc, #220]	; (8001f64 <FreqMenu_DrawPresetMenu+0xc2c>)
 8001e88:	f009 fffc 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001e8c:	7a7b      	ldrb	r3, [r7, #9]
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e94:	9301      	str	r3, [sp, #4]
 8001e96:	2302      	movs	r3, #2
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	210a      	movs	r1, #10
 8001e9e:	4832      	ldr	r0, [pc, #200]	; (8001f68 <FreqMenu_DrawPresetMenu+0xc30>)
 8001ea0:	f009 fff0 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, WHITE, 2, BLACK);
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	9301      	str	r3, [sp, #4]
 8001eac:	2302      	movs	r3, #2
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eb4:	2178      	movs	r1, #120	; 0x78
 8001eb6:	482d      	ldr	r0, [pc, #180]	; (8001f6c <FreqMenu_DrawPresetMenu+0xc34>)
 8001eb8:	f009 ffe4 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001ebc:	7bbb      	ldrb	r3, [r7, #14]
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ec4:	9301      	str	r3, [sp, #4]
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2300      	movs	r3, #0
 8001ecc:	2178      	movs	r1, #120	; 0x78
 8001ece:	4828      	ldr	r0, [pc, #160]	; (8001f70 <FreqMenu_DrawPresetMenu+0xc38>)
 8001ed0:	f009 ffd8 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001ed4:	7b7b      	ldrb	r3, [r7, #13]
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001edc:	9301      	str	r3, [sp, #4]
 8001ede:	2302      	movs	r3, #2
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	2178      	movs	r1, #120	; 0x78
 8001ee6:	4823      	ldr	r0, [pc, #140]	; (8001f74 <FreqMenu_DrawPresetMenu+0xc3c>)
 8001ee8:	f009 ffcc 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001eec:	7b3b      	ldrb	r3, [r7, #12]
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ef4:	9301      	str	r3, [sp, #4]
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	9300      	str	r3, [sp, #0]
 8001efa:	2300      	movs	r3, #0
 8001efc:	2178      	movs	r1, #120	; 0x78
 8001efe:	481e      	ldr	r0, [pc, #120]	; (8001f78 <FreqMenu_DrawPresetMenu+0xc40>)
 8001f00:	f009 ffc0 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001f04:	7afb      	ldrb	r3, [r7, #11]
 8001f06:	b29a      	uxth	r2, r3
 8001f08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f0c:	9301      	str	r3, [sp, #4]
 8001f0e:	2302      	movs	r3, #2
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	2300      	movs	r3, #0
 8001f14:	2178      	movs	r1, #120	; 0x78
 8001f16:	4819      	ldr	r0, [pc, #100]	; (8001f7c <FreqMenu_DrawPresetMenu+0xc44>)
 8001f18:	f009 ffb4 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001f1c:	7abb      	ldrb	r3, [r7, #10]
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f24:	9301      	str	r3, [sp, #4]
 8001f26:	2302      	movs	r3, #2
 8001f28:	9300      	str	r3, [sp, #0]
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	2178      	movs	r1, #120	; 0x78
 8001f2e:	4814      	ldr	r0, [pc, #80]	; (8001f80 <FreqMenu_DrawPresetMenu+0xc48>)
 8001f30:	f009 ffa8 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001f34:	7a7b      	ldrb	r3, [r7, #9]
 8001f36:	b29a      	uxth	r2, r3
 8001f38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f3c:	9301      	str	r3, [sp, #4]
 8001f3e:	2302      	movs	r3, #2
 8001f40:	9300      	str	r3, [sp, #0]
 8001f42:	2300      	movs	r3, #0
 8001f44:	2178      	movs	r1, #120	; 0x78
 8001f46:	480f      	ldr	r0, [pc, #60]	; (8001f84 <FreqMenu_DrawPresetMenu+0xc4c>)
 8001f48:	f009 ff9c 	bl	800be84 <ILI9341_Draw_Text>
				break;
 8001f4c:	f000 bc57 	b.w	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
 8001f50:	0800f55c 	.word	0x0800f55c
 8001f54:	0800f564 	.word	0x0800f564
 8001f58:	0800f56c 	.word	0x0800f56c
 8001f5c:	0800f574 	.word	0x0800f574
 8001f60:	0800f57c 	.word	0x0800f57c
 8001f64:	0800f584 	.word	0x0800f584
 8001f68:	0800f58c 	.word	0x0800f58c
 8001f6c:	0800f594 	.word	0x0800f594
 8001f70:	0800f59c 	.word	0x0800f59c
 8001f74:	0800f5a4 	.word	0x0800f5a4
 8001f78:	0800f5ac 	.word	0x0800f5ac
 8001f7c:	0800f5b4 	.word	0x0800f5b4
 8001f80:	0800f5bc 	.word	0x0800f5bc
 8001f84:	0800f5c4 	.word	0x0800f5c4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001f88:	7bfb      	ldrb	r3, [r7, #15]
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f90:	9301      	str	r3, [sp, #4]
 8001f92:	2302      	movs	r3, #2
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	2300      	movs	r3, #0
 8001f98:	210a      	movs	r1, #10
 8001f9a:	48a4      	ldr	r0, [pc, #656]	; (800222c <FreqMenu_DrawPresetMenu+0xef4>)
 8001f9c:	f009 ff72 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001fa0:	7bbb      	ldrb	r3, [r7, #14]
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fa8:	9301      	str	r3, [sp, #4]
 8001faa:	2302      	movs	r3, #2
 8001fac:	9300      	str	r3, [sp, #0]
 8001fae:	2300      	movs	r3, #0
 8001fb0:	210a      	movs	r1, #10
 8001fb2:	489f      	ldr	r0, [pc, #636]	; (8002230 <FreqMenu_DrawPresetMenu+0xef8>)
 8001fb4:	f009 ff66 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001fb8:	7b7b      	ldrb	r3, [r7, #13]
 8001fba:	b29a      	uxth	r2, r3
 8001fbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fc0:	9301      	str	r3, [sp, #4]
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	9300      	str	r3, [sp, #0]
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	210a      	movs	r1, #10
 8001fca:	489a      	ldr	r0, [pc, #616]	; (8002234 <FreqMenu_DrawPresetMenu+0xefc>)
 8001fcc:	f009 ff5a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001fd0:	7b3b      	ldrb	r3, [r7, #12]
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fd8:	9301      	str	r3, [sp, #4]
 8001fda:	2302      	movs	r3, #2
 8001fdc:	9300      	str	r3, [sp, #0]
 8001fde:	2300      	movs	r3, #0
 8001fe0:	210a      	movs	r1, #10
 8001fe2:	4895      	ldr	r0, [pc, #596]	; (8002238 <FreqMenu_DrawPresetMenu+0xf00>)
 8001fe4:	f009 ff4e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001fe8:	7afb      	ldrb	r3, [r7, #11]
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ff0:	9301      	str	r3, [sp, #4]
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	9300      	str	r3, [sp, #0]
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	210a      	movs	r1, #10
 8001ffa:	4890      	ldr	r0, [pc, #576]	; (800223c <FreqMenu_DrawPresetMenu+0xf04>)
 8001ffc:	f009 ff42 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002000:	7abb      	ldrb	r3, [r7, #10]
 8002002:	b29a      	uxth	r2, r3
 8002004:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002008:	9301      	str	r3, [sp, #4]
 800200a:	2302      	movs	r3, #2
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	2300      	movs	r3, #0
 8002010:	210a      	movs	r1, #10
 8002012:	488b      	ldr	r0, [pc, #556]	; (8002240 <FreqMenu_DrawPresetMenu+0xf08>)
 8002014:	f009 ff36 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002018:	7a7b      	ldrb	r3, [r7, #9]
 800201a:	b29a      	uxth	r2, r3
 800201c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002020:	9301      	str	r3, [sp, #4]
 8002022:	2302      	movs	r3, #2
 8002024:	9300      	str	r3, [sp, #0]
 8002026:	2300      	movs	r3, #0
 8002028:	210a      	movs	r1, #10
 800202a:	4886      	ldr	r0, [pc, #536]	; (8002244 <FreqMenu_DrawPresetMenu+0xf0c>)
 800202c:	f009 ff2a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002030:	7bfb      	ldrb	r3, [r7, #15]
 8002032:	b29a      	uxth	r2, r3
 8002034:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002038:	9301      	str	r3, [sp, #4]
 800203a:	2302      	movs	r3, #2
 800203c:	9300      	str	r3, [sp, #0]
 800203e:	2300      	movs	r3, #0
 8002040:	2178      	movs	r1, #120	; 0x78
 8002042:	4881      	ldr	r0, [pc, #516]	; (8002248 <FreqMenu_DrawPresetMenu+0xf10>)
 8002044:	f009 ff1e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, WHITE, 2, BLACK);
 8002048:	7bbb      	ldrb	r3, [r7, #14]
 800204a:	b29a      	uxth	r2, r3
 800204c:	2300      	movs	r3, #0
 800204e:	9301      	str	r3, [sp, #4]
 8002050:	2302      	movs	r3, #2
 8002052:	9300      	str	r3, [sp, #0]
 8002054:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002058:	2178      	movs	r1, #120	; 0x78
 800205a:	487c      	ldr	r0, [pc, #496]	; (800224c <FreqMenu_DrawPresetMenu+0xf14>)
 800205c:	f009 ff12 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002060:	7b7b      	ldrb	r3, [r7, #13]
 8002062:	b29a      	uxth	r2, r3
 8002064:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002068:	9301      	str	r3, [sp, #4]
 800206a:	2302      	movs	r3, #2
 800206c:	9300      	str	r3, [sp, #0]
 800206e:	2300      	movs	r3, #0
 8002070:	2178      	movs	r1, #120	; 0x78
 8002072:	4877      	ldr	r0, [pc, #476]	; (8002250 <FreqMenu_DrawPresetMenu+0xf18>)
 8002074:	f009 ff06 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002078:	7b3b      	ldrb	r3, [r7, #12]
 800207a:	b29a      	uxth	r2, r3
 800207c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002080:	9301      	str	r3, [sp, #4]
 8002082:	2302      	movs	r3, #2
 8002084:	9300      	str	r3, [sp, #0]
 8002086:	2300      	movs	r3, #0
 8002088:	2178      	movs	r1, #120	; 0x78
 800208a:	4872      	ldr	r0, [pc, #456]	; (8002254 <FreqMenu_DrawPresetMenu+0xf1c>)
 800208c:	f009 fefa 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002090:	7afb      	ldrb	r3, [r7, #11]
 8002092:	b29a      	uxth	r2, r3
 8002094:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002098:	9301      	str	r3, [sp, #4]
 800209a:	2302      	movs	r3, #2
 800209c:	9300      	str	r3, [sp, #0]
 800209e:	2300      	movs	r3, #0
 80020a0:	2178      	movs	r1, #120	; 0x78
 80020a2:	486d      	ldr	r0, [pc, #436]	; (8002258 <FreqMenu_DrawPresetMenu+0xf20>)
 80020a4:	f009 feee 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80020a8:	7abb      	ldrb	r3, [r7, #10]
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020b0:	9301      	str	r3, [sp, #4]
 80020b2:	2302      	movs	r3, #2
 80020b4:	9300      	str	r3, [sp, #0]
 80020b6:	2300      	movs	r3, #0
 80020b8:	2178      	movs	r1, #120	; 0x78
 80020ba:	4868      	ldr	r0, [pc, #416]	; (800225c <FreqMenu_DrawPresetMenu+0xf24>)
 80020bc:	f009 fee2 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80020c0:	7a7b      	ldrb	r3, [r7, #9]
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020c8:	9301      	str	r3, [sp, #4]
 80020ca:	2302      	movs	r3, #2
 80020cc:	9300      	str	r3, [sp, #0]
 80020ce:	2300      	movs	r3, #0
 80020d0:	2178      	movs	r1, #120	; 0x78
 80020d2:	4863      	ldr	r0, [pc, #396]	; (8002260 <FreqMenu_DrawPresetMenu+0xf28>)
 80020d4:	f009 fed6 	bl	800be84 <ILI9341_Draw_Text>
				break;
 80020d8:	e391      	b.n	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	b29a      	uxth	r2, r3
 80020de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020e2:	9301      	str	r3, [sp, #4]
 80020e4:	2302      	movs	r3, #2
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	2300      	movs	r3, #0
 80020ea:	210a      	movs	r1, #10
 80020ec:	484f      	ldr	r0, [pc, #316]	; (800222c <FreqMenu_DrawPresetMenu+0xef4>)
 80020ee:	f009 fec9 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80020f2:	7bbb      	ldrb	r3, [r7, #14]
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020fa:	9301      	str	r3, [sp, #4]
 80020fc:	2302      	movs	r3, #2
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	2300      	movs	r3, #0
 8002102:	210a      	movs	r1, #10
 8002104:	484a      	ldr	r0, [pc, #296]	; (8002230 <FreqMenu_DrawPresetMenu+0xef8>)
 8002106:	f009 febd 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 800210a:	7b7b      	ldrb	r3, [r7, #13]
 800210c:	b29a      	uxth	r2, r3
 800210e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002112:	9301      	str	r3, [sp, #4]
 8002114:	2302      	movs	r3, #2
 8002116:	9300      	str	r3, [sp, #0]
 8002118:	2300      	movs	r3, #0
 800211a:	210a      	movs	r1, #10
 800211c:	4845      	ldr	r0, [pc, #276]	; (8002234 <FreqMenu_DrawPresetMenu+0xefc>)
 800211e:	f009 feb1 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002122:	7b3b      	ldrb	r3, [r7, #12]
 8002124:	b29a      	uxth	r2, r3
 8002126:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800212a:	9301      	str	r3, [sp, #4]
 800212c:	2302      	movs	r3, #2
 800212e:	9300      	str	r3, [sp, #0]
 8002130:	2300      	movs	r3, #0
 8002132:	210a      	movs	r1, #10
 8002134:	4840      	ldr	r0, [pc, #256]	; (8002238 <FreqMenu_DrawPresetMenu+0xf00>)
 8002136:	f009 fea5 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800213a:	7afb      	ldrb	r3, [r7, #11]
 800213c:	b29a      	uxth	r2, r3
 800213e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002142:	9301      	str	r3, [sp, #4]
 8002144:	2302      	movs	r3, #2
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	2300      	movs	r3, #0
 800214a:	210a      	movs	r1, #10
 800214c:	483b      	ldr	r0, [pc, #236]	; (800223c <FreqMenu_DrawPresetMenu+0xf04>)
 800214e:	f009 fe99 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002152:	7abb      	ldrb	r3, [r7, #10]
 8002154:	b29a      	uxth	r2, r3
 8002156:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800215a:	9301      	str	r3, [sp, #4]
 800215c:	2302      	movs	r3, #2
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	2300      	movs	r3, #0
 8002162:	210a      	movs	r1, #10
 8002164:	4836      	ldr	r0, [pc, #216]	; (8002240 <FreqMenu_DrawPresetMenu+0xf08>)
 8002166:	f009 fe8d 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800216a:	7a7b      	ldrb	r3, [r7, #9]
 800216c:	b29a      	uxth	r2, r3
 800216e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002172:	9301      	str	r3, [sp, #4]
 8002174:	2302      	movs	r3, #2
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	2300      	movs	r3, #0
 800217a:	210a      	movs	r1, #10
 800217c:	4831      	ldr	r0, [pc, #196]	; (8002244 <FreqMenu_DrawPresetMenu+0xf0c>)
 800217e:	f009 fe81 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	b29a      	uxth	r2, r3
 8002186:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800218a:	9301      	str	r3, [sp, #4]
 800218c:	2302      	movs	r3, #2
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	2300      	movs	r3, #0
 8002192:	2178      	movs	r1, #120	; 0x78
 8002194:	482c      	ldr	r0, [pc, #176]	; (8002248 <FreqMenu_DrawPresetMenu+0xf10>)
 8002196:	f009 fe75 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800219a:	7bbb      	ldrb	r3, [r7, #14]
 800219c:	b29a      	uxth	r2, r3
 800219e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021a2:	9301      	str	r3, [sp, #4]
 80021a4:	2302      	movs	r3, #2
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	2300      	movs	r3, #0
 80021aa:	2178      	movs	r1, #120	; 0x78
 80021ac:	4827      	ldr	r0, [pc, #156]	; (800224c <FreqMenu_DrawPresetMenu+0xf14>)
 80021ae:	f009 fe69 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, WHITE, 2, BLACK);
 80021b2:	7b7b      	ldrb	r3, [r7, #13]
 80021b4:	b29a      	uxth	r2, r3
 80021b6:	2300      	movs	r3, #0
 80021b8:	9301      	str	r3, [sp, #4]
 80021ba:	2302      	movs	r3, #2
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021c2:	2178      	movs	r1, #120	; 0x78
 80021c4:	4822      	ldr	r0, [pc, #136]	; (8002250 <FreqMenu_DrawPresetMenu+0xf18>)
 80021c6:	f009 fe5d 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80021ca:	7b3b      	ldrb	r3, [r7, #12]
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021d2:	9301      	str	r3, [sp, #4]
 80021d4:	2302      	movs	r3, #2
 80021d6:	9300      	str	r3, [sp, #0]
 80021d8:	2300      	movs	r3, #0
 80021da:	2178      	movs	r1, #120	; 0x78
 80021dc:	481d      	ldr	r0, [pc, #116]	; (8002254 <FreqMenu_DrawPresetMenu+0xf1c>)
 80021de:	f009 fe51 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80021e2:	7afb      	ldrb	r3, [r7, #11]
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021ea:	9301      	str	r3, [sp, #4]
 80021ec:	2302      	movs	r3, #2
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	2300      	movs	r3, #0
 80021f2:	2178      	movs	r1, #120	; 0x78
 80021f4:	4818      	ldr	r0, [pc, #96]	; (8002258 <FreqMenu_DrawPresetMenu+0xf20>)
 80021f6:	f009 fe45 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80021fa:	7abb      	ldrb	r3, [r7, #10]
 80021fc:	b29a      	uxth	r2, r3
 80021fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002202:	9301      	str	r3, [sp, #4]
 8002204:	2302      	movs	r3, #2
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	2300      	movs	r3, #0
 800220a:	2178      	movs	r1, #120	; 0x78
 800220c:	4813      	ldr	r0, [pc, #76]	; (800225c <FreqMenu_DrawPresetMenu+0xf24>)
 800220e:	f009 fe39 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002212:	7a7b      	ldrb	r3, [r7, #9]
 8002214:	b29a      	uxth	r2, r3
 8002216:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800221a:	9301      	str	r3, [sp, #4]
 800221c:	2302      	movs	r3, #2
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	2300      	movs	r3, #0
 8002222:	2178      	movs	r1, #120	; 0x78
 8002224:	480e      	ldr	r0, [pc, #56]	; (8002260 <FreqMenu_DrawPresetMenu+0xf28>)
 8002226:	f009 fe2d 	bl	800be84 <ILI9341_Draw_Text>
				break;
 800222a:	e2e8      	b.n	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
 800222c:	0800f55c 	.word	0x0800f55c
 8002230:	0800f564 	.word	0x0800f564
 8002234:	0800f56c 	.word	0x0800f56c
 8002238:	0800f574 	.word	0x0800f574
 800223c:	0800f57c 	.word	0x0800f57c
 8002240:	0800f584 	.word	0x0800f584
 8002244:	0800f58c 	.word	0x0800f58c
 8002248:	0800f594 	.word	0x0800f594
 800224c:	0800f59c 	.word	0x0800f59c
 8002250:	0800f5a4 	.word	0x0800f5a4
 8002254:	0800f5ac 	.word	0x0800f5ac
 8002258:	0800f5b4 	.word	0x0800f5b4
 800225c:	0800f5bc 	.word	0x0800f5bc
 8002260:	0800f5c4 	.word	0x0800f5c4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	b29a      	uxth	r2, r3
 8002268:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800226c:	9301      	str	r3, [sp, #4]
 800226e:	2302      	movs	r3, #2
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	2300      	movs	r3, #0
 8002274:	210a      	movs	r1, #10
 8002276:	48a4      	ldr	r0, [pc, #656]	; (8002508 <FreqMenu_DrawPresetMenu+0x11d0>)
 8002278:	f009 fe04 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800227c:	7bbb      	ldrb	r3, [r7, #14]
 800227e:	b29a      	uxth	r2, r3
 8002280:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002284:	9301      	str	r3, [sp, #4]
 8002286:	2302      	movs	r3, #2
 8002288:	9300      	str	r3, [sp, #0]
 800228a:	2300      	movs	r3, #0
 800228c:	210a      	movs	r1, #10
 800228e:	489f      	ldr	r0, [pc, #636]	; (800250c <FreqMenu_DrawPresetMenu+0x11d4>)
 8002290:	f009 fdf8 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002294:	7b7b      	ldrb	r3, [r7, #13]
 8002296:	b29a      	uxth	r2, r3
 8002298:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800229c:	9301      	str	r3, [sp, #4]
 800229e:	2302      	movs	r3, #2
 80022a0:	9300      	str	r3, [sp, #0]
 80022a2:	2300      	movs	r3, #0
 80022a4:	210a      	movs	r1, #10
 80022a6:	489a      	ldr	r0, [pc, #616]	; (8002510 <FreqMenu_DrawPresetMenu+0x11d8>)
 80022a8:	f009 fdec 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80022ac:	7b3b      	ldrb	r3, [r7, #12]
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022b4:	9301      	str	r3, [sp, #4]
 80022b6:	2302      	movs	r3, #2
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	2300      	movs	r3, #0
 80022bc:	210a      	movs	r1, #10
 80022be:	4895      	ldr	r0, [pc, #596]	; (8002514 <FreqMenu_DrawPresetMenu+0x11dc>)
 80022c0:	f009 fde0 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80022c4:	7afb      	ldrb	r3, [r7, #11]
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022cc:	9301      	str	r3, [sp, #4]
 80022ce:	2302      	movs	r3, #2
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2300      	movs	r3, #0
 80022d4:	210a      	movs	r1, #10
 80022d6:	4890      	ldr	r0, [pc, #576]	; (8002518 <FreqMenu_DrawPresetMenu+0x11e0>)
 80022d8:	f009 fdd4 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80022dc:	7abb      	ldrb	r3, [r7, #10]
 80022de:	b29a      	uxth	r2, r3
 80022e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022e4:	9301      	str	r3, [sp, #4]
 80022e6:	2302      	movs	r3, #2
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	2300      	movs	r3, #0
 80022ec:	210a      	movs	r1, #10
 80022ee:	488b      	ldr	r0, [pc, #556]	; (800251c <FreqMenu_DrawPresetMenu+0x11e4>)
 80022f0:	f009 fdc8 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80022f4:	7a7b      	ldrb	r3, [r7, #9]
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022fc:	9301      	str	r3, [sp, #4]
 80022fe:	2302      	movs	r3, #2
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	2300      	movs	r3, #0
 8002304:	210a      	movs	r1, #10
 8002306:	4886      	ldr	r0, [pc, #536]	; (8002520 <FreqMenu_DrawPresetMenu+0x11e8>)
 8002308:	f009 fdbc 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800230c:	7bfb      	ldrb	r3, [r7, #15]
 800230e:	b29a      	uxth	r2, r3
 8002310:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002314:	9301      	str	r3, [sp, #4]
 8002316:	2302      	movs	r3, #2
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	2300      	movs	r3, #0
 800231c:	2178      	movs	r1, #120	; 0x78
 800231e:	4881      	ldr	r0, [pc, #516]	; (8002524 <FreqMenu_DrawPresetMenu+0x11ec>)
 8002320:	f009 fdb0 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002324:	7bbb      	ldrb	r3, [r7, #14]
 8002326:	b29a      	uxth	r2, r3
 8002328:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	2302      	movs	r3, #2
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	2300      	movs	r3, #0
 8002334:	2178      	movs	r1, #120	; 0x78
 8002336:	487c      	ldr	r0, [pc, #496]	; (8002528 <FreqMenu_DrawPresetMenu+0x11f0>)
 8002338:	f009 fda4 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800233c:	7b7b      	ldrb	r3, [r7, #13]
 800233e:	b29a      	uxth	r2, r3
 8002340:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002344:	9301      	str	r3, [sp, #4]
 8002346:	2302      	movs	r3, #2
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	2300      	movs	r3, #0
 800234c:	2178      	movs	r1, #120	; 0x78
 800234e:	4877      	ldr	r0, [pc, #476]	; (800252c <FreqMenu_DrawPresetMenu+0x11f4>)
 8002350:	f009 fd98 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, WHITE, 2, BLACK);
 8002354:	7b3b      	ldrb	r3, [r7, #12]
 8002356:	b29a      	uxth	r2, r3
 8002358:	2300      	movs	r3, #0
 800235a:	9301      	str	r3, [sp, #4]
 800235c:	2302      	movs	r3, #2
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002364:	2178      	movs	r1, #120	; 0x78
 8002366:	4872      	ldr	r0, [pc, #456]	; (8002530 <FreqMenu_DrawPresetMenu+0x11f8>)
 8002368:	f009 fd8c 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800236c:	7afb      	ldrb	r3, [r7, #11]
 800236e:	b29a      	uxth	r2, r3
 8002370:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002374:	9301      	str	r3, [sp, #4]
 8002376:	2302      	movs	r3, #2
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	2300      	movs	r3, #0
 800237c:	2178      	movs	r1, #120	; 0x78
 800237e:	486d      	ldr	r0, [pc, #436]	; (8002534 <FreqMenu_DrawPresetMenu+0x11fc>)
 8002380:	f009 fd80 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002384:	7abb      	ldrb	r3, [r7, #10]
 8002386:	b29a      	uxth	r2, r3
 8002388:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800238c:	9301      	str	r3, [sp, #4]
 800238e:	2302      	movs	r3, #2
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	2300      	movs	r3, #0
 8002394:	2178      	movs	r1, #120	; 0x78
 8002396:	4868      	ldr	r0, [pc, #416]	; (8002538 <FreqMenu_DrawPresetMenu+0x1200>)
 8002398:	f009 fd74 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800239c:	7a7b      	ldrb	r3, [r7, #9]
 800239e:	b29a      	uxth	r2, r3
 80023a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023a4:	9301      	str	r3, [sp, #4]
 80023a6:	2302      	movs	r3, #2
 80023a8:	9300      	str	r3, [sp, #0]
 80023aa:	2300      	movs	r3, #0
 80023ac:	2178      	movs	r1, #120	; 0x78
 80023ae:	4863      	ldr	r0, [pc, #396]	; (800253c <FreqMenu_DrawPresetMenu+0x1204>)
 80023b0:	f009 fd68 	bl	800be84 <ILI9341_Draw_Text>
				break;
 80023b4:	e223      	b.n	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80023b6:	7bfb      	ldrb	r3, [r7, #15]
 80023b8:	b29a      	uxth	r2, r3
 80023ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023be:	9301      	str	r3, [sp, #4]
 80023c0:	2302      	movs	r3, #2
 80023c2:	9300      	str	r3, [sp, #0]
 80023c4:	2300      	movs	r3, #0
 80023c6:	210a      	movs	r1, #10
 80023c8:	484f      	ldr	r0, [pc, #316]	; (8002508 <FreqMenu_DrawPresetMenu+0x11d0>)
 80023ca:	f009 fd5b 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80023ce:	7bbb      	ldrb	r3, [r7, #14]
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023d6:	9301      	str	r3, [sp, #4]
 80023d8:	2302      	movs	r3, #2
 80023da:	9300      	str	r3, [sp, #0]
 80023dc:	2300      	movs	r3, #0
 80023de:	210a      	movs	r1, #10
 80023e0:	484a      	ldr	r0, [pc, #296]	; (800250c <FreqMenu_DrawPresetMenu+0x11d4>)
 80023e2:	f009 fd4f 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80023e6:	7b7b      	ldrb	r3, [r7, #13]
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023ee:	9301      	str	r3, [sp, #4]
 80023f0:	2302      	movs	r3, #2
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	2300      	movs	r3, #0
 80023f6:	210a      	movs	r1, #10
 80023f8:	4845      	ldr	r0, [pc, #276]	; (8002510 <FreqMenu_DrawPresetMenu+0x11d8>)
 80023fa:	f009 fd43 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80023fe:	7b3b      	ldrb	r3, [r7, #12]
 8002400:	b29a      	uxth	r2, r3
 8002402:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002406:	9301      	str	r3, [sp, #4]
 8002408:	2302      	movs	r3, #2
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	2300      	movs	r3, #0
 800240e:	210a      	movs	r1, #10
 8002410:	4840      	ldr	r0, [pc, #256]	; (8002514 <FreqMenu_DrawPresetMenu+0x11dc>)
 8002412:	f009 fd37 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002416:	7afb      	ldrb	r3, [r7, #11]
 8002418:	b29a      	uxth	r2, r3
 800241a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800241e:	9301      	str	r3, [sp, #4]
 8002420:	2302      	movs	r3, #2
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	2300      	movs	r3, #0
 8002426:	210a      	movs	r1, #10
 8002428:	483b      	ldr	r0, [pc, #236]	; (8002518 <FreqMenu_DrawPresetMenu+0x11e0>)
 800242a:	f009 fd2b 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800242e:	7abb      	ldrb	r3, [r7, #10]
 8002430:	b29a      	uxth	r2, r3
 8002432:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002436:	9301      	str	r3, [sp, #4]
 8002438:	2302      	movs	r3, #2
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	2300      	movs	r3, #0
 800243e:	210a      	movs	r1, #10
 8002440:	4836      	ldr	r0, [pc, #216]	; (800251c <FreqMenu_DrawPresetMenu+0x11e4>)
 8002442:	f009 fd1f 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002446:	7a7b      	ldrb	r3, [r7, #9]
 8002448:	b29a      	uxth	r2, r3
 800244a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800244e:	9301      	str	r3, [sp, #4]
 8002450:	2302      	movs	r3, #2
 8002452:	9300      	str	r3, [sp, #0]
 8002454:	2300      	movs	r3, #0
 8002456:	210a      	movs	r1, #10
 8002458:	4831      	ldr	r0, [pc, #196]	; (8002520 <FreqMenu_DrawPresetMenu+0x11e8>)
 800245a:	f009 fd13 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800245e:	7bfb      	ldrb	r3, [r7, #15]
 8002460:	b29a      	uxth	r2, r3
 8002462:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002466:	9301      	str	r3, [sp, #4]
 8002468:	2302      	movs	r3, #2
 800246a:	9300      	str	r3, [sp, #0]
 800246c:	2300      	movs	r3, #0
 800246e:	2178      	movs	r1, #120	; 0x78
 8002470:	482c      	ldr	r0, [pc, #176]	; (8002524 <FreqMenu_DrawPresetMenu+0x11ec>)
 8002472:	f009 fd07 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002476:	7bbb      	ldrb	r3, [r7, #14]
 8002478:	b29a      	uxth	r2, r3
 800247a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800247e:	9301      	str	r3, [sp, #4]
 8002480:	2302      	movs	r3, #2
 8002482:	9300      	str	r3, [sp, #0]
 8002484:	2300      	movs	r3, #0
 8002486:	2178      	movs	r1, #120	; 0x78
 8002488:	4827      	ldr	r0, [pc, #156]	; (8002528 <FreqMenu_DrawPresetMenu+0x11f0>)
 800248a:	f009 fcfb 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800248e:	7b7b      	ldrb	r3, [r7, #13]
 8002490:	b29a      	uxth	r2, r3
 8002492:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002496:	9301      	str	r3, [sp, #4]
 8002498:	2302      	movs	r3, #2
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	2300      	movs	r3, #0
 800249e:	2178      	movs	r1, #120	; 0x78
 80024a0:	4822      	ldr	r0, [pc, #136]	; (800252c <FreqMenu_DrawPresetMenu+0x11f4>)
 80024a2:	f009 fcef 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80024a6:	7b3b      	ldrb	r3, [r7, #12]
 80024a8:	b29a      	uxth	r2, r3
 80024aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ae:	9301      	str	r3, [sp, #4]
 80024b0:	2302      	movs	r3, #2
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	2300      	movs	r3, #0
 80024b6:	2178      	movs	r1, #120	; 0x78
 80024b8:	481d      	ldr	r0, [pc, #116]	; (8002530 <FreqMenu_DrawPresetMenu+0x11f8>)
 80024ba:	f009 fce3 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, WHITE, 2, BLACK);
 80024be:	7afb      	ldrb	r3, [r7, #11]
 80024c0:	b29a      	uxth	r2, r3
 80024c2:	2300      	movs	r3, #0
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	2302      	movs	r3, #2
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ce:	2178      	movs	r1, #120	; 0x78
 80024d0:	4818      	ldr	r0, [pc, #96]	; (8002534 <FreqMenu_DrawPresetMenu+0x11fc>)
 80024d2:	f009 fcd7 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80024d6:	7abb      	ldrb	r3, [r7, #10]
 80024d8:	b29a      	uxth	r2, r3
 80024da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024de:	9301      	str	r3, [sp, #4]
 80024e0:	2302      	movs	r3, #2
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	2300      	movs	r3, #0
 80024e6:	2178      	movs	r1, #120	; 0x78
 80024e8:	4813      	ldr	r0, [pc, #76]	; (8002538 <FreqMenu_DrawPresetMenu+0x1200>)
 80024ea:	f009 fccb 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80024ee:	7a7b      	ldrb	r3, [r7, #9]
 80024f0:	b29a      	uxth	r2, r3
 80024f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024f6:	9301      	str	r3, [sp, #4]
 80024f8:	2302      	movs	r3, #2
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	2300      	movs	r3, #0
 80024fe:	2178      	movs	r1, #120	; 0x78
 8002500:	480e      	ldr	r0, [pc, #56]	; (800253c <FreqMenu_DrawPresetMenu+0x1204>)
 8002502:	f009 fcbf 	bl	800be84 <ILI9341_Draw_Text>
			break;
 8002506:	e17a      	b.n	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
 8002508:	0800f55c 	.word	0x0800f55c
 800250c:	0800f564 	.word	0x0800f564
 8002510:	0800f56c 	.word	0x0800f56c
 8002514:	0800f574 	.word	0x0800f574
 8002518:	0800f57c 	.word	0x0800f57c
 800251c:	0800f584 	.word	0x0800f584
 8002520:	0800f58c 	.word	0x0800f58c
 8002524:	0800f594 	.word	0x0800f594
 8002528:	0800f59c 	.word	0x0800f59c
 800252c:	0800f5a4 	.word	0x0800f5a4
 8002530:	0800f5ac 	.word	0x0800f5ac
 8002534:	0800f5b4 	.word	0x0800f5b4
 8002538:	0800f5bc 	.word	0x0800f5bc
 800253c:	0800f5c4 	.word	0x0800f5c4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002540:	7bfb      	ldrb	r3, [r7, #15]
 8002542:	b29a      	uxth	r2, r3
 8002544:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002548:	9301      	str	r3, [sp, #4]
 800254a:	2302      	movs	r3, #2
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	2300      	movs	r3, #0
 8002550:	210a      	movs	r1, #10
 8002552:	48ad      	ldr	r0, [pc, #692]	; (8002808 <FreqMenu_DrawPresetMenu+0x14d0>)
 8002554:	f009 fc96 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002558:	7bbb      	ldrb	r3, [r7, #14]
 800255a:	b29a      	uxth	r2, r3
 800255c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002560:	9301      	str	r3, [sp, #4]
 8002562:	2302      	movs	r3, #2
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	2300      	movs	r3, #0
 8002568:	210a      	movs	r1, #10
 800256a:	48a8      	ldr	r0, [pc, #672]	; (800280c <FreqMenu_DrawPresetMenu+0x14d4>)
 800256c:	f009 fc8a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002570:	7b7b      	ldrb	r3, [r7, #13]
 8002572:	b29a      	uxth	r2, r3
 8002574:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002578:	9301      	str	r3, [sp, #4]
 800257a:	2302      	movs	r3, #2
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	2300      	movs	r3, #0
 8002580:	210a      	movs	r1, #10
 8002582:	48a3      	ldr	r0, [pc, #652]	; (8002810 <FreqMenu_DrawPresetMenu+0x14d8>)
 8002584:	f009 fc7e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002588:	7b3b      	ldrb	r3, [r7, #12]
 800258a:	b29a      	uxth	r2, r3
 800258c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002590:	9301      	str	r3, [sp, #4]
 8002592:	2302      	movs	r3, #2
 8002594:	9300      	str	r3, [sp, #0]
 8002596:	2300      	movs	r3, #0
 8002598:	210a      	movs	r1, #10
 800259a:	489e      	ldr	r0, [pc, #632]	; (8002814 <FreqMenu_DrawPresetMenu+0x14dc>)
 800259c:	f009 fc72 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80025a0:	7afb      	ldrb	r3, [r7, #11]
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025a8:	9301      	str	r3, [sp, #4]
 80025aa:	2302      	movs	r3, #2
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	2300      	movs	r3, #0
 80025b0:	210a      	movs	r1, #10
 80025b2:	4899      	ldr	r0, [pc, #612]	; (8002818 <FreqMenu_DrawPresetMenu+0x14e0>)
 80025b4:	f009 fc66 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80025b8:	7abb      	ldrb	r3, [r7, #10]
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025c0:	9301      	str	r3, [sp, #4]
 80025c2:	2302      	movs	r3, #2
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	2300      	movs	r3, #0
 80025c8:	210a      	movs	r1, #10
 80025ca:	4894      	ldr	r0, [pc, #592]	; (800281c <FreqMenu_DrawPresetMenu+0x14e4>)
 80025cc:	f009 fc5a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80025d0:	7a7b      	ldrb	r3, [r7, #9]
 80025d2:	b29a      	uxth	r2, r3
 80025d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025d8:	9301      	str	r3, [sp, #4]
 80025da:	2302      	movs	r3, #2
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	2300      	movs	r3, #0
 80025e0:	210a      	movs	r1, #10
 80025e2:	488f      	ldr	r0, [pc, #572]	; (8002820 <FreqMenu_DrawPresetMenu+0x14e8>)
 80025e4:	f009 fc4e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80025e8:	7bfb      	ldrb	r3, [r7, #15]
 80025ea:	b29a      	uxth	r2, r3
 80025ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025f0:	9301      	str	r3, [sp, #4]
 80025f2:	2302      	movs	r3, #2
 80025f4:	9300      	str	r3, [sp, #0]
 80025f6:	2300      	movs	r3, #0
 80025f8:	2178      	movs	r1, #120	; 0x78
 80025fa:	488a      	ldr	r0, [pc, #552]	; (8002824 <FreqMenu_DrawPresetMenu+0x14ec>)
 80025fc:	f009 fc42 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002600:	7bbb      	ldrb	r3, [r7, #14]
 8002602:	b29a      	uxth	r2, r3
 8002604:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002608:	9301      	str	r3, [sp, #4]
 800260a:	2302      	movs	r3, #2
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	2300      	movs	r3, #0
 8002610:	2178      	movs	r1, #120	; 0x78
 8002612:	4885      	ldr	r0, [pc, #532]	; (8002828 <FreqMenu_DrawPresetMenu+0x14f0>)
 8002614:	f009 fc36 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002618:	7b7b      	ldrb	r3, [r7, #13]
 800261a:	b29a      	uxth	r2, r3
 800261c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002620:	9301      	str	r3, [sp, #4]
 8002622:	2302      	movs	r3, #2
 8002624:	9300      	str	r3, [sp, #0]
 8002626:	2300      	movs	r3, #0
 8002628:	2178      	movs	r1, #120	; 0x78
 800262a:	4880      	ldr	r0, [pc, #512]	; (800282c <FreqMenu_DrawPresetMenu+0x14f4>)
 800262c:	f009 fc2a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002630:	7b3b      	ldrb	r3, [r7, #12]
 8002632:	b29a      	uxth	r2, r3
 8002634:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002638:	9301      	str	r3, [sp, #4]
 800263a:	2302      	movs	r3, #2
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	2300      	movs	r3, #0
 8002640:	2178      	movs	r1, #120	; 0x78
 8002642:	487b      	ldr	r0, [pc, #492]	; (8002830 <FreqMenu_DrawPresetMenu+0x14f8>)
 8002644:	f009 fc1e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002648:	7afb      	ldrb	r3, [r7, #11]
 800264a:	b29a      	uxth	r2, r3
 800264c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002650:	9301      	str	r3, [sp, #4]
 8002652:	2302      	movs	r3, #2
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	2300      	movs	r3, #0
 8002658:	2178      	movs	r1, #120	; 0x78
 800265a:	4876      	ldr	r0, [pc, #472]	; (8002834 <FreqMenu_DrawPresetMenu+0x14fc>)
 800265c:	f009 fc12 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, WHITE, 2, BLACK);
 8002660:	7abb      	ldrb	r3, [r7, #10]
 8002662:	b29a      	uxth	r2, r3
 8002664:	2300      	movs	r3, #0
 8002666:	9301      	str	r3, [sp, #4]
 8002668:	2302      	movs	r3, #2
 800266a:	9300      	str	r3, [sp, #0]
 800266c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002670:	2178      	movs	r1, #120	; 0x78
 8002672:	4871      	ldr	r0, [pc, #452]	; (8002838 <FreqMenu_DrawPresetMenu+0x1500>)
 8002674:	f009 fc06 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002678:	7a7b      	ldrb	r3, [r7, #9]
 800267a:	b29a      	uxth	r2, r3
 800267c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002680:	9301      	str	r3, [sp, #4]
 8002682:	2302      	movs	r3, #2
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	2300      	movs	r3, #0
 8002688:	2178      	movs	r1, #120	; 0x78
 800268a:	486c      	ldr	r0, [pc, #432]	; (800283c <FreqMenu_DrawPresetMenu+0x1504>)
 800268c:	f009 fbfa 	bl	800be84 <ILI9341_Draw_Text>
			break;
 8002690:	e0b5      	b.n	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002692:	7bfb      	ldrb	r3, [r7, #15]
 8002694:	b29a      	uxth	r2, r3
 8002696:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800269a:	9301      	str	r3, [sp, #4]
 800269c:	2302      	movs	r3, #2
 800269e:	9300      	str	r3, [sp, #0]
 80026a0:	2300      	movs	r3, #0
 80026a2:	210a      	movs	r1, #10
 80026a4:	4858      	ldr	r0, [pc, #352]	; (8002808 <FreqMenu_DrawPresetMenu+0x14d0>)
 80026a6:	f009 fbed 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80026aa:	7bbb      	ldrb	r3, [r7, #14]
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026b2:	9301      	str	r3, [sp, #4]
 80026b4:	2302      	movs	r3, #2
 80026b6:	9300      	str	r3, [sp, #0]
 80026b8:	2300      	movs	r3, #0
 80026ba:	210a      	movs	r1, #10
 80026bc:	4853      	ldr	r0, [pc, #332]	; (800280c <FreqMenu_DrawPresetMenu+0x14d4>)
 80026be:	f009 fbe1 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80026c2:	7b7b      	ldrb	r3, [r7, #13]
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026ca:	9301      	str	r3, [sp, #4]
 80026cc:	2302      	movs	r3, #2
 80026ce:	9300      	str	r3, [sp, #0]
 80026d0:	2300      	movs	r3, #0
 80026d2:	210a      	movs	r1, #10
 80026d4:	484e      	ldr	r0, [pc, #312]	; (8002810 <FreqMenu_DrawPresetMenu+0x14d8>)
 80026d6:	f009 fbd5 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80026da:	7b3b      	ldrb	r3, [r7, #12]
 80026dc:	b29a      	uxth	r2, r3
 80026de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026e2:	9301      	str	r3, [sp, #4]
 80026e4:	2302      	movs	r3, #2
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	2300      	movs	r3, #0
 80026ea:	210a      	movs	r1, #10
 80026ec:	4849      	ldr	r0, [pc, #292]	; (8002814 <FreqMenu_DrawPresetMenu+0x14dc>)
 80026ee:	f009 fbc9 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80026f2:	7afb      	ldrb	r3, [r7, #11]
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026fa:	9301      	str	r3, [sp, #4]
 80026fc:	2302      	movs	r3, #2
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	2300      	movs	r3, #0
 8002702:	210a      	movs	r1, #10
 8002704:	4844      	ldr	r0, [pc, #272]	; (8002818 <FreqMenu_DrawPresetMenu+0x14e0>)
 8002706:	f009 fbbd 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800270a:	7abb      	ldrb	r3, [r7, #10]
 800270c:	b29a      	uxth	r2, r3
 800270e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002712:	9301      	str	r3, [sp, #4]
 8002714:	2302      	movs	r3, #2
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	2300      	movs	r3, #0
 800271a:	210a      	movs	r1, #10
 800271c:	483f      	ldr	r0, [pc, #252]	; (800281c <FreqMenu_DrawPresetMenu+0x14e4>)
 800271e:	f009 fbb1 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002722:	7a7b      	ldrb	r3, [r7, #9]
 8002724:	b29a      	uxth	r2, r3
 8002726:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800272a:	9301      	str	r3, [sp, #4]
 800272c:	2302      	movs	r3, #2
 800272e:	9300      	str	r3, [sp, #0]
 8002730:	2300      	movs	r3, #0
 8002732:	210a      	movs	r1, #10
 8002734:	483a      	ldr	r0, [pc, #232]	; (8002820 <FreqMenu_DrawPresetMenu+0x14e8>)
 8002736:	f009 fba5 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800273a:	7bfb      	ldrb	r3, [r7, #15]
 800273c:	b29a      	uxth	r2, r3
 800273e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002742:	9301      	str	r3, [sp, #4]
 8002744:	2302      	movs	r3, #2
 8002746:	9300      	str	r3, [sp, #0]
 8002748:	2300      	movs	r3, #0
 800274a:	2178      	movs	r1, #120	; 0x78
 800274c:	4835      	ldr	r0, [pc, #212]	; (8002824 <FreqMenu_DrawPresetMenu+0x14ec>)
 800274e:	f009 fb99 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002752:	7bbb      	ldrb	r3, [r7, #14]
 8002754:	b29a      	uxth	r2, r3
 8002756:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800275a:	9301      	str	r3, [sp, #4]
 800275c:	2302      	movs	r3, #2
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	2300      	movs	r3, #0
 8002762:	2178      	movs	r1, #120	; 0x78
 8002764:	4830      	ldr	r0, [pc, #192]	; (8002828 <FreqMenu_DrawPresetMenu+0x14f0>)
 8002766:	f009 fb8d 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800276a:	7b7b      	ldrb	r3, [r7, #13]
 800276c:	b29a      	uxth	r2, r3
 800276e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002772:	9301      	str	r3, [sp, #4]
 8002774:	2302      	movs	r3, #2
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	2300      	movs	r3, #0
 800277a:	2178      	movs	r1, #120	; 0x78
 800277c:	482b      	ldr	r0, [pc, #172]	; (800282c <FreqMenu_DrawPresetMenu+0x14f4>)
 800277e:	f009 fb81 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002782:	7b3b      	ldrb	r3, [r7, #12]
 8002784:	b29a      	uxth	r2, r3
 8002786:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800278a:	9301      	str	r3, [sp, #4]
 800278c:	2302      	movs	r3, #2
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	2300      	movs	r3, #0
 8002792:	2178      	movs	r1, #120	; 0x78
 8002794:	4826      	ldr	r0, [pc, #152]	; (8002830 <FreqMenu_DrawPresetMenu+0x14f8>)
 8002796:	f009 fb75 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800279a:	7afb      	ldrb	r3, [r7, #11]
 800279c:	b29a      	uxth	r2, r3
 800279e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027a2:	9301      	str	r3, [sp, #4]
 80027a4:	2302      	movs	r3, #2
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	2300      	movs	r3, #0
 80027aa:	2178      	movs	r1, #120	; 0x78
 80027ac:	4821      	ldr	r0, [pc, #132]	; (8002834 <FreqMenu_DrawPresetMenu+0x14fc>)
 80027ae:	f009 fb69 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80027b2:	7abb      	ldrb	r3, [r7, #10]
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027ba:	9301      	str	r3, [sp, #4]
 80027bc:	2302      	movs	r3, #2
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	2300      	movs	r3, #0
 80027c2:	2178      	movs	r1, #120	; 0x78
 80027c4:	481c      	ldr	r0, [pc, #112]	; (8002838 <FreqMenu_DrawPresetMenu+0x1500>)
 80027c6:	f009 fb5d 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, WHITE, 2, BLACK);
 80027ca:	7a7b      	ldrb	r3, [r7, #9]
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	2300      	movs	r3, #0
 80027d0:	9301      	str	r3, [sp, #4]
 80027d2:	2302      	movs	r3, #2
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027da:	2178      	movs	r1, #120	; 0x78
 80027dc:	4817      	ldr	r0, [pc, #92]	; (800283c <FreqMenu_DrawPresetMenu+0x1504>)
 80027de:	f009 fb51 	bl	800be84 <ILI9341_Draw_Text>
			break;
 80027e2:	bf00      	nop
 80027e4:	e00b      	b.n	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
 80027e6:	2300      	movs	r3, #0
 80027e8:	9301      	str	r3, [sp, #4]
 80027ea:	2301      	movs	r3, #1
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80027f2:	22b4      	movs	r2, #180	; 0xb4
 80027f4:	210a      	movs	r1, #10
 80027f6:	4812      	ldr	r0, [pc, #72]	; (8002840 <FreqMenu_DrawPresetMenu+0x1508>)
 80027f8:	f009 fb44 	bl	800be84 <ILI9341_Draw_Text>
}
 80027fc:	e7ff      	b.n	80027fe <FreqMenu_DrawPresetMenu+0x14c6>
 80027fe:	bf00      	nop
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	0800f55c 	.word	0x0800f55c
 800280c:	0800f564 	.word	0x0800f564
 8002810:	0800f56c 	.word	0x0800f56c
 8002814:	0800f574 	.word	0x0800f574
 8002818:	0800f57c 	.word	0x0800f57c
 800281c:	0800f584 	.word	0x0800f584
 8002820:	0800f58c 	.word	0x0800f58c
 8002824:	0800f594 	.word	0x0800f594
 8002828:	0800f59c 	.word	0x0800f59c
 800282c:	0800f5a4 	.word	0x0800f5a4
 8002830:	0800f5ac 	.word	0x0800f5ac
 8002834:	0800f5b4 	.word	0x0800f5b4
 8002838:	0800f5bc 	.word	0x0800f5bc
 800283c:	0800f5c4 	.word	0x0800f5c4
 8002840:	0800f5d0 	.word	0x0800f5d0

08002844 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Output Signal Freq: ", 	10, 150, BLACK, 1, WHITE);
 800284a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800284e:	9301      	str	r3, [sp, #4]
 8002850:	2301      	movs	r3, #1
 8002852:	9300      	str	r3, [sp, #0]
 8002854:	2300      	movs	r3, #0
 8002856:	2296      	movs	r2, #150	; 0x96
 8002858:	210a      	movs	r1, #10
 800285a:	4811      	ldr	r0, [pc, #68]	; (80028a0 <FreqMenu_DrawAdjustMenu+0x5c>)
 800285c:	f009 fb12 	bl	800be84 <ILI9341_Draw_Text>

	char freq[6] = "";
 8002860:	2300      	movs	r3, #0
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	2300      	movs	r3, #0
 8002866:	80bb      	strh	r3, [r7, #4]
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
 8002868:	f001 fa08 	bl	8003c7c <FreqO_GetOutputFreq>
 800286c:	4603      	mov	r3, r0
 800286e:	b29b      	uxth	r3, r3
 8002870:	4639      	mov	r1, r7
 8002872:	2206      	movs	r2, #6
 8002874:	4618      	mov	r0, r3
 8002876:	f7fe fc85 	bl	8001184 <DM_AddDigitPadding>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d10a      	bne.n	8002896 <FreqMenu_DrawAdjustMenu+0x52>
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
 8002880:	4638      	mov	r0, r7
 8002882:	2300      	movs	r3, #0
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	2301      	movs	r3, #1
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800288e:	2296      	movs	r2, #150	; 0x96
 8002890:	21fa      	movs	r1, #250	; 0xfa
 8002892:	f009 faf7 	bl	800be84 <ILI9341_Draw_Text>


}
 8002896:	bf00      	nop
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	0800f600 	.word	0x0800f600

080028a4 <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 80028ae:	79fb      	ldrb	r3, [r7, #7]
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d007      	beq.n	80028c4 <FuncMenu_DrawMenu+0x20>
 80028b4:	2b03      	cmp	r3, #3
 80028b6:	d008      	beq.n	80028ca <FuncMenu_DrawMenu+0x26>
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d000      	beq.n	80028be <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_SYNC_MENU:
			FuncMenu_DrawSyncMenu();
			break;

		default:
			break;
 80028bc:	e008      	b.n	80028d0 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawMainMenu();
 80028be:	f000 f80b 	bl	80028d8 <FuncMenu_DrawMainMenu>
			break;
 80028c2:	e005      	b.n	80028d0 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawSignalMenu();
 80028c4:	f000 f84e 	bl	8002964 <FuncMenu_DrawSignalMenu>
			break;
 80028c8:	e002      	b.n	80028d0 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawSyncMenu();
 80028ca:	f000 fa27 	bl	8002d1c <FuncMenu_DrawSyncMenu>
			break;
 80028ce:	bf00      	nop

	}
}
 80028d0:	bf00      	nop
 80028d2:	3708      	adds	r7, #8
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("FUNCTION MAIN MENU", 	10, 10, WHITE, 3, BLACK);
 80028de:	2300      	movs	r3, #0
 80028e0:	9301      	str	r3, [sp, #4]
 80028e2:	2303      	movs	r3, #3
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028ea:	220a      	movs	r2, #10
 80028ec:	210a      	movs	r1, #10
 80028ee:	4819      	ldr	r0, [pc, #100]	; (8002954 <FuncMenu_DrawMainMenu+0x7c>)
 80028f0:	f009 fac8 	bl	800be84 <ILI9341_Draw_Text>
 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 10, 210, BLACK, 2, DARKCYAN);
 80028f4:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80028f8:	9301      	str	r3, [sp, #4]
 80028fa:	2302      	movs	r3, #2
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	2300      	movs	r3, #0
 8002900:	22d2      	movs	r2, #210	; 0xd2
 8002902:	210a      	movs	r1, #10
 8002904:	4814      	ldr	r0, [pc, #80]	; (8002958 <FuncMenu_DrawMainMenu+0x80>)
 8002906:	f009 fabd 	bl	800be84 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC", 100, 210, BLACK, 2, DARKGREEN);
 800290a:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 800290e:	9301      	str	r3, [sp, #4]
 8002910:	2302      	movs	r3, #2
 8002912:	9300      	str	r3, [sp, #0]
 8002914:	2300      	movs	r3, #0
 8002916:	22d2      	movs	r2, #210	; 0xd2
 8002918:	2164      	movs	r1, #100	; 0x64
 800291a:	4810      	ldr	r0, [pc, #64]	; (800295c <FuncMenu_DrawMainMenu+0x84>)
 800291c:	f009 fab2 	bl	800be84 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
 8002920:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002924:	9301      	str	r3, [sp, #4]
 8002926:	2302      	movs	r3, #2
 8002928:	9300      	str	r3, [sp, #0]
 800292a:	2300      	movs	r3, #0
 800292c:	22d2      	movs	r2, #210	; 0xd2
 800292e:	21af      	movs	r1, #175	; 0xaf
 8002930:	480b      	ldr	r0, [pc, #44]	; (8002960 <FuncMenu_DrawMainMenu+0x88>)
 8002932:	f009 faa7 	bl	800be84 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
 8002936:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800293a:	9301      	str	r3, [sp, #4]
 800293c:	2302      	movs	r3, #2
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	2300      	movs	r3, #0
 8002942:	22d2      	movs	r2, #210	; 0xd2
 8002944:	f44f 7182 	mov.w	r1, #260	; 0x104
 8002948:	4805      	ldr	r0, [pc, #20]	; (8002960 <FuncMenu_DrawMainMenu+0x88>)
 800294a:	f009 fa9b 	bl	800be84 <ILI9341_Draw_Text>
}
 800294e:	bf00      	nop
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	0800f630 	.word	0x0800f630
 8002958:	0800f644 	.word	0x0800f644
 800295c:	0800f64c 	.word	0x0800f64c
 8002960:	0800f654 	.word	0x0800f654

08002964 <FuncMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawSignalMenu()
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b084      	sub	sp, #16
 8002968:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT SIGNAL FUNCTION", 	10, 10, WHITE, 3, BLACK);
 800296a:	2300      	movs	r3, #0
 800296c:	9301      	str	r3, [sp, #4]
 800296e:	2303      	movs	r3, #3
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002976:	220a      	movs	r2, #10
 8002978:	210a      	movs	r1, #10
 800297a:	48b7      	ldr	r0, [pc, #732]	; (8002c58 <FuncMenu_DrawSignalMenu+0x2f4>)
 800297c:	f009 fa82 	bl	800be84 <ILI9341_Draw_Text>

	Func_Preset_Encoder_Pos_t *pFuncPresetTmp = FuncO_GetSignalFPresetObject();
 8002980:	f001 faf0 	bl	8003f64 <FuncO_GetSignalFPresetObject>
 8002984:	6078      	str	r0, [r7, #4]
	if(pFuncPresetTmp)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 81b6 	beq.w	8002cfa <FuncMenu_DrawSignalMenu+0x396>
	{
		switch(pFuncPresetTmp->func)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	2b05      	cmp	r3, #5
 8002994:	f200 81b1 	bhi.w	8002cfa <FuncMenu_DrawSignalMenu+0x396>
 8002998:	a201      	add	r2, pc, #4	; (adr r2, 80029a0 <FuncMenu_DrawSignalMenu+0x3c>)
 800299a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800299e:	bf00      	nop
 80029a0:	080029b9 	.word	0x080029b9
 80029a4:	08002a3f 	.word	0x08002a3f
 80029a8:	08002ac5 	.word	0x08002ac5
 80029ac:	08002b4b 	.word	0x08002b4b
 80029b0:	08002bd1 	.word	0x08002bd1
 80029b4:	08002c75 	.word	0x08002c75
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, WHITE, 2, BLACK);
 80029b8:	2300      	movs	r3, #0
 80029ba:	9301      	str	r3, [sp, #4]
 80029bc:	2302      	movs	r3, #2
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029c4:	2232      	movs	r2, #50	; 0x32
 80029c6:	210a      	movs	r1, #10
 80029c8:	48a4      	ldr	r0, [pc, #656]	; (8002c5c <FuncMenu_DrawSignalMenu+0x2f8>)
 80029ca:	f009 fa5b 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 80029ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029d2:	9301      	str	r3, [sp, #4]
 80029d4:	2302      	movs	r3, #2
 80029d6:	9300      	str	r3, [sp, #0]
 80029d8:	2300      	movs	r3, #0
 80029da:	2246      	movs	r2, #70	; 0x46
 80029dc:	210a      	movs	r1, #10
 80029de:	48a0      	ldr	r0, [pc, #640]	; (8002c60 <FuncMenu_DrawSignalMenu+0x2fc>)
 80029e0:	f009 fa50 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80029e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029e8:	9301      	str	r3, [sp, #4]
 80029ea:	2302      	movs	r3, #2
 80029ec:	9300      	str	r3, [sp, #0]
 80029ee:	2300      	movs	r3, #0
 80029f0:	225a      	movs	r2, #90	; 0x5a
 80029f2:	210a      	movs	r1, #10
 80029f4:	489b      	ldr	r0, [pc, #620]	; (8002c64 <FuncMenu_DrawSignalMenu+0x300>)
 80029f6:	f009 fa45 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80029fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029fe:	9301      	str	r3, [sp, #4]
 8002a00:	2302      	movs	r3, #2
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	2300      	movs	r3, #0
 8002a06:	226e      	movs	r2, #110	; 0x6e
 8002a08:	210a      	movs	r1, #10
 8002a0a:	4897      	ldr	r0, [pc, #604]	; (8002c68 <FuncMenu_DrawSignalMenu+0x304>)
 8002a0c:	f009 fa3a 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002a10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a14:	9301      	str	r3, [sp, #4]
 8002a16:	2302      	movs	r3, #2
 8002a18:	9300      	str	r3, [sp, #0]
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	2282      	movs	r2, #130	; 0x82
 8002a1e:	210a      	movs	r1, #10
 8002a20:	4892      	ldr	r0, [pc, #584]	; (8002c6c <FuncMenu_DrawSignalMenu+0x308>)
 8002a22:	f009 fa2f 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002a26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a2a:	9301      	str	r3, [sp, #4]
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	2300      	movs	r3, #0
 8002a32:	2296      	movs	r2, #150	; 0x96
 8002a34:	210a      	movs	r1, #10
 8002a36:	488e      	ldr	r0, [pc, #568]	; (8002c70 <FuncMenu_DrawSignalMenu+0x30c>)
 8002a38:	f009 fa24 	bl	800be84 <ILI9341_Draw_Text>
				break;
 8002a3c:	e15d      	b.n	8002cfa <FuncMenu_DrawSignalMenu+0x396>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002a3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a42:	9301      	str	r3, [sp, #4]
 8002a44:	2302      	movs	r3, #2
 8002a46:	9300      	str	r3, [sp, #0]
 8002a48:	2300      	movs	r3, #0
 8002a4a:	2232      	movs	r2, #50	; 0x32
 8002a4c:	210a      	movs	r1, #10
 8002a4e:	4883      	ldr	r0, [pc, #524]	; (8002c5c <FuncMenu_DrawSignalMenu+0x2f8>)
 8002a50:	f009 fa18 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, WHITE, 2, BLACK);
 8002a54:	2300      	movs	r3, #0
 8002a56:	9301      	str	r3, [sp, #4]
 8002a58:	2302      	movs	r3, #2
 8002a5a:	9300      	str	r3, [sp, #0]
 8002a5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a60:	2246      	movs	r2, #70	; 0x46
 8002a62:	210a      	movs	r1, #10
 8002a64:	487e      	ldr	r0, [pc, #504]	; (8002c60 <FuncMenu_DrawSignalMenu+0x2fc>)
 8002a66:	f009 fa0d 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002a6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a6e:	9301      	str	r3, [sp, #4]
 8002a70:	2302      	movs	r3, #2
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	2300      	movs	r3, #0
 8002a76:	225a      	movs	r2, #90	; 0x5a
 8002a78:	210a      	movs	r1, #10
 8002a7a:	487a      	ldr	r0, [pc, #488]	; (8002c64 <FuncMenu_DrawSignalMenu+0x300>)
 8002a7c:	f009 fa02 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002a80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a84:	9301      	str	r3, [sp, #4]
 8002a86:	2302      	movs	r3, #2
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	226e      	movs	r2, #110	; 0x6e
 8002a8e:	210a      	movs	r1, #10
 8002a90:	4875      	ldr	r0, [pc, #468]	; (8002c68 <FuncMenu_DrawSignalMenu+0x304>)
 8002a92:	f009 f9f7 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002a96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a9a:	9301      	str	r3, [sp, #4]
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	9300      	str	r3, [sp, #0]
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	2282      	movs	r2, #130	; 0x82
 8002aa4:	210a      	movs	r1, #10
 8002aa6:	4871      	ldr	r0, [pc, #452]	; (8002c6c <FuncMenu_DrawSignalMenu+0x308>)
 8002aa8:	f009 f9ec 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002aac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ab0:	9301      	str	r3, [sp, #4]
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	2296      	movs	r2, #150	; 0x96
 8002aba:	210a      	movs	r1, #10
 8002abc:	486c      	ldr	r0, [pc, #432]	; (8002c70 <FuncMenu_DrawSignalMenu+0x30c>)
 8002abe:	f009 f9e1 	bl	800be84 <ILI9341_Draw_Text>
				break;
 8002ac2:	e11a      	b.n	8002cfa <FuncMenu_DrawSignalMenu+0x396>
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002ac4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ac8:	9301      	str	r3, [sp, #4]
 8002aca:	2302      	movs	r3, #2
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	2300      	movs	r3, #0
 8002ad0:	2232      	movs	r2, #50	; 0x32
 8002ad2:	210a      	movs	r1, #10
 8002ad4:	4861      	ldr	r0, [pc, #388]	; (8002c5c <FuncMenu_DrawSignalMenu+0x2f8>)
 8002ad6:	f009 f9d5 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002ada:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ade:	9301      	str	r3, [sp, #4]
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	2246      	movs	r2, #70	; 0x46
 8002ae8:	210a      	movs	r1, #10
 8002aea:	485d      	ldr	r0, [pc, #372]	; (8002c60 <FuncMenu_DrawSignalMenu+0x2fc>)
 8002aec:	f009 f9ca 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, WHITE, 2, BLACK);
 8002af0:	2300      	movs	r3, #0
 8002af2:	9301      	str	r3, [sp, #4]
 8002af4:	2302      	movs	r3, #2
 8002af6:	9300      	str	r3, [sp, #0]
 8002af8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002afc:	225a      	movs	r2, #90	; 0x5a
 8002afe:	210a      	movs	r1, #10
 8002b00:	4858      	ldr	r0, [pc, #352]	; (8002c64 <FuncMenu_DrawSignalMenu+0x300>)
 8002b02:	f009 f9bf 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002b06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b0a:	9301      	str	r3, [sp, #4]
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	9300      	str	r3, [sp, #0]
 8002b10:	2300      	movs	r3, #0
 8002b12:	226e      	movs	r2, #110	; 0x6e
 8002b14:	210a      	movs	r1, #10
 8002b16:	4854      	ldr	r0, [pc, #336]	; (8002c68 <FuncMenu_DrawSignalMenu+0x304>)
 8002b18:	f009 f9b4 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002b1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b20:	9301      	str	r3, [sp, #4]
 8002b22:	2302      	movs	r3, #2
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	2300      	movs	r3, #0
 8002b28:	2282      	movs	r2, #130	; 0x82
 8002b2a:	210a      	movs	r1, #10
 8002b2c:	484f      	ldr	r0, [pc, #316]	; (8002c6c <FuncMenu_DrawSignalMenu+0x308>)
 8002b2e:	f009 f9a9 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002b32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b36:	9301      	str	r3, [sp, #4]
 8002b38:	2302      	movs	r3, #2
 8002b3a:	9300      	str	r3, [sp, #0]
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	2296      	movs	r2, #150	; 0x96
 8002b40:	210a      	movs	r1, #10
 8002b42:	484b      	ldr	r0, [pc, #300]	; (8002c70 <FuncMenu_DrawSignalMenu+0x30c>)
 8002b44:	f009 f99e 	bl	800be84 <ILI9341_Draw_Text>
				break;
 8002b48:	e0d7      	b.n	8002cfa <FuncMenu_DrawSignalMenu+0x396>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002b4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b4e:	9301      	str	r3, [sp, #4]
 8002b50:	2302      	movs	r3, #2
 8002b52:	9300      	str	r3, [sp, #0]
 8002b54:	2300      	movs	r3, #0
 8002b56:	2232      	movs	r2, #50	; 0x32
 8002b58:	210a      	movs	r1, #10
 8002b5a:	4840      	ldr	r0, [pc, #256]	; (8002c5c <FuncMenu_DrawSignalMenu+0x2f8>)
 8002b5c:	f009 f992 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002b60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b64:	9301      	str	r3, [sp, #4]
 8002b66:	2302      	movs	r3, #2
 8002b68:	9300      	str	r3, [sp, #0]
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	2246      	movs	r2, #70	; 0x46
 8002b6e:	210a      	movs	r1, #10
 8002b70:	483b      	ldr	r0, [pc, #236]	; (8002c60 <FuncMenu_DrawSignalMenu+0x2fc>)
 8002b72:	f009 f987 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002b76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b7a:	9301      	str	r3, [sp, #4]
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	2300      	movs	r3, #0
 8002b82:	225a      	movs	r2, #90	; 0x5a
 8002b84:	210a      	movs	r1, #10
 8002b86:	4837      	ldr	r0, [pc, #220]	; (8002c64 <FuncMenu_DrawSignalMenu+0x300>)
 8002b88:	f009 f97c 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, WHITE, 2, BLACK);
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	9301      	str	r3, [sp, #4]
 8002b90:	2302      	movs	r3, #2
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b98:	226e      	movs	r2, #110	; 0x6e
 8002b9a:	210a      	movs	r1, #10
 8002b9c:	4832      	ldr	r0, [pc, #200]	; (8002c68 <FuncMenu_DrawSignalMenu+0x304>)
 8002b9e:	f009 f971 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002ba2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ba6:	9301      	str	r3, [sp, #4]
 8002ba8:	2302      	movs	r3, #2
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	2300      	movs	r3, #0
 8002bae:	2282      	movs	r2, #130	; 0x82
 8002bb0:	210a      	movs	r1, #10
 8002bb2:	482e      	ldr	r0, [pc, #184]	; (8002c6c <FuncMenu_DrawSignalMenu+0x308>)
 8002bb4:	f009 f966 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002bb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bbc:	9301      	str	r3, [sp, #4]
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	9300      	str	r3, [sp, #0]
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	2296      	movs	r2, #150	; 0x96
 8002bc6:	210a      	movs	r1, #10
 8002bc8:	4829      	ldr	r0, [pc, #164]	; (8002c70 <FuncMenu_DrawSignalMenu+0x30c>)
 8002bca:	f009 f95b 	bl	800be84 <ILI9341_Draw_Text>
				break;
 8002bce:	e094      	b.n	8002cfa <FuncMenu_DrawSignalMenu+0x396>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002bd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bd4:	9301      	str	r3, [sp, #4]
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	9300      	str	r3, [sp, #0]
 8002bda:	2300      	movs	r3, #0
 8002bdc:	2232      	movs	r2, #50	; 0x32
 8002bde:	210a      	movs	r1, #10
 8002be0:	481e      	ldr	r0, [pc, #120]	; (8002c5c <FuncMenu_DrawSignalMenu+0x2f8>)
 8002be2:	f009 f94f 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002be6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bea:	9301      	str	r3, [sp, #4]
 8002bec:	2302      	movs	r3, #2
 8002bee:	9300      	str	r3, [sp, #0]
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	2246      	movs	r2, #70	; 0x46
 8002bf4:	210a      	movs	r1, #10
 8002bf6:	481a      	ldr	r0, [pc, #104]	; (8002c60 <FuncMenu_DrawSignalMenu+0x2fc>)
 8002bf8:	f009 f944 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002bfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c00:	9301      	str	r3, [sp, #4]
 8002c02:	2302      	movs	r3, #2
 8002c04:	9300      	str	r3, [sp, #0]
 8002c06:	2300      	movs	r3, #0
 8002c08:	225a      	movs	r2, #90	; 0x5a
 8002c0a:	210a      	movs	r1, #10
 8002c0c:	4815      	ldr	r0, [pc, #84]	; (8002c64 <FuncMenu_DrawSignalMenu+0x300>)
 8002c0e:	f009 f939 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002c12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c16:	9301      	str	r3, [sp, #4]
 8002c18:	2302      	movs	r3, #2
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	226e      	movs	r2, #110	; 0x6e
 8002c20:	210a      	movs	r1, #10
 8002c22:	4811      	ldr	r0, [pc, #68]	; (8002c68 <FuncMenu_DrawSignalMenu+0x304>)
 8002c24:	f009 f92e 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, WHITE, 2, BLACK);
 8002c28:	2300      	movs	r3, #0
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c34:	2282      	movs	r2, #130	; 0x82
 8002c36:	210a      	movs	r1, #10
 8002c38:	480c      	ldr	r0, [pc, #48]	; (8002c6c <FuncMenu_DrawSignalMenu+0x308>)
 8002c3a:	f009 f923 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002c3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c42:	9301      	str	r3, [sp, #4]
 8002c44:	2302      	movs	r3, #2
 8002c46:	9300      	str	r3, [sp, #0]
 8002c48:	2300      	movs	r3, #0
 8002c4a:	2296      	movs	r2, #150	; 0x96
 8002c4c:	210a      	movs	r1, #10
 8002c4e:	4808      	ldr	r0, [pc, #32]	; (8002c70 <FuncMenu_DrawSignalMenu+0x30c>)
 8002c50:	f009 f918 	bl	800be84 <ILI9341_Draw_Text>
				break;
 8002c54:	e051      	b.n	8002cfa <FuncMenu_DrawSignalMenu+0x396>
 8002c56:	bf00      	nop
 8002c58:	0800f65c 	.word	0x0800f65c
 8002c5c:	0800f674 	.word	0x0800f674
 8002c60:	0800f67c 	.word	0x0800f67c
 8002c64:	0800f688 	.word	0x0800f688
 8002c68:	0800f690 	.word	0x0800f690
 8002c6c:	0800f69c 	.word	0x0800f69c
 8002c70:	0800f6a8 	.word	0x0800f6a8
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002c74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c78:	9301      	str	r3, [sp, #4]
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	2232      	movs	r2, #50	; 0x32
 8002c82:	210a      	movs	r1, #10
 8002c84:	481f      	ldr	r0, [pc, #124]	; (8002d04 <FuncMenu_DrawSignalMenu+0x3a0>)
 8002c86:	f009 f8fd 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002c8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c8e:	9301      	str	r3, [sp, #4]
 8002c90:	2302      	movs	r3, #2
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	2300      	movs	r3, #0
 8002c96:	2246      	movs	r2, #70	; 0x46
 8002c98:	210a      	movs	r1, #10
 8002c9a:	481b      	ldr	r0, [pc, #108]	; (8002d08 <FuncMenu_DrawSignalMenu+0x3a4>)
 8002c9c:	f009 f8f2 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002ca0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ca4:	9301      	str	r3, [sp, #4]
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	2300      	movs	r3, #0
 8002cac:	225a      	movs	r2, #90	; 0x5a
 8002cae:	210a      	movs	r1, #10
 8002cb0:	4816      	ldr	r0, [pc, #88]	; (8002d0c <FuncMenu_DrawSignalMenu+0x3a8>)
 8002cb2:	f009 f8e7 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002cb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cba:	9301      	str	r3, [sp, #4]
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	226e      	movs	r2, #110	; 0x6e
 8002cc4:	210a      	movs	r1, #10
 8002cc6:	4812      	ldr	r0, [pc, #72]	; (8002d10 <FuncMenu_DrawSignalMenu+0x3ac>)
 8002cc8:	f009 f8dc 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002ccc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cd0:	9301      	str	r3, [sp, #4]
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	9300      	str	r3, [sp, #0]
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	2282      	movs	r2, #130	; 0x82
 8002cda:	210a      	movs	r1, #10
 8002cdc:	480d      	ldr	r0, [pc, #52]	; (8002d14 <FuncMenu_DrawSignalMenu+0x3b0>)
 8002cde:	f009 f8d1 	bl	800be84 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, WHITE, 2, BLACK);
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	9301      	str	r3, [sp, #4]
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	9300      	str	r3, [sp, #0]
 8002cea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cee:	2296      	movs	r2, #150	; 0x96
 8002cf0:	210a      	movs	r1, #10
 8002cf2:	4809      	ldr	r0, [pc, #36]	; (8002d18 <FuncMenu_DrawSignalMenu+0x3b4>)
 8002cf4:	f009 f8c6 	bl	800be84 <ILI9341_Draw_Text>
				break;
 8002cf8:	bf00      	nop

		}
	}


}
 8002cfa:	bf00      	nop
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	0800f674 	.word	0x0800f674
 8002d08:	0800f67c 	.word	0x0800f67c
 8002d0c:	0800f688 	.word	0x0800f688
 8002d10:	0800f690 	.word	0x0800f690
 8002d14:	0800f69c 	.word	0x0800f69c
 8002d18:	0800f6a8 	.word	0x0800f6a8

08002d1c <FuncMenu_DrawSyncMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawSyncMenu()
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT SYNC FUNCTION", 	10, 10, WHITE, 3, BLACK);
 8002d22:	2300      	movs	r3, #0
 8002d24:	9301      	str	r3, [sp, #4]
 8002d26:	2303      	movs	r3, #3
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d2e:	220a      	movs	r2, #10
 8002d30:	210a      	movs	r1, #10
 8002d32:	4803      	ldr	r0, [pc, #12]	; (8002d40 <FuncMenu_DrawSyncMenu+0x24>)
 8002d34:	f009 f8a6 	bl	800be84 <ILI9341_Draw_Text>

}
 8002d38:	bf00      	nop
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	0800f6b0 	.word	0x0800f6b0

08002d44 <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d007      	beq.n	8002d64 <GainMenu_DrawMenu+0x20>
 8002d54:	2b03      	cmp	r3, #3
 8002d56:	d008      	beq.n	8002d6a <GainMenu_DrawMenu+0x26>
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d000      	beq.n	8002d5e <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_SYNC_MENU:
			GainMenu_DrawSyncMenu();
			break;

		default:
			break;
 8002d5c:	e008      	b.n	8002d70 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 8002d5e:	f000 f80b 	bl	8002d78 <GainMenu_DrawMainMenu>
			break;
 8002d62:	e005      	b.n	8002d70 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 8002d64:	f000 f84e 	bl	8002e04 <GainMenu_DrawSignalMenu>
			break;
 8002d68:	e002      	b.n	8002d70 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSyncMenu();
 8002d6a:	f000 f85f 	bl	8002e2c <GainMenu_DrawSyncMenu>
			break;
 8002d6e:	bf00      	nop

	}
}
 8002d70:	bf00      	nop
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("GAIN MAIN MENU", 	10, 10, WHITE, 3, BLACK);
 8002d7e:	2300      	movs	r3, #0
 8002d80:	9301      	str	r3, [sp, #4]
 8002d82:	2303      	movs	r3, #3
 8002d84:	9300      	str	r3, [sp, #0]
 8002d86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d8a:	220a      	movs	r2, #10
 8002d8c:	210a      	movs	r1, #10
 8002d8e:	4819      	ldr	r0, [pc, #100]	; (8002df4 <GainMenu_DrawMainMenu+0x7c>)
 8002d90:	f009 f878 	bl	800be84 <ILI9341_Draw_Text>
 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 10, 210, BLACK, 2, DARKCYAN);
 8002d94:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8002d98:	9301      	str	r3, [sp, #4]
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	2300      	movs	r3, #0
 8002da0:	22d2      	movs	r2, #210	; 0xd2
 8002da2:	210a      	movs	r1, #10
 8002da4:	4814      	ldr	r0, [pc, #80]	; (8002df8 <GainMenu_DrawMainMenu+0x80>)
 8002da6:	f009 f86d 	bl	800be84 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC", 100, 210, BLACK, 2, DARKGREEN);
 8002daa:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8002dae:	9301      	str	r3, [sp, #4]
 8002db0:	2302      	movs	r3, #2
 8002db2:	9300      	str	r3, [sp, #0]
 8002db4:	2300      	movs	r3, #0
 8002db6:	22d2      	movs	r2, #210	; 0xd2
 8002db8:	2164      	movs	r1, #100	; 0x64
 8002dba:	4810      	ldr	r0, [pc, #64]	; (8002dfc <GainMenu_DrawMainMenu+0x84>)
 8002dbc:	f009 f862 	bl	800be84 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
 8002dc0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002dc4:	9301      	str	r3, [sp, #4]
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	9300      	str	r3, [sp, #0]
 8002dca:	2300      	movs	r3, #0
 8002dcc:	22d2      	movs	r2, #210	; 0xd2
 8002dce:	21af      	movs	r1, #175	; 0xaf
 8002dd0:	480b      	ldr	r0, [pc, #44]	; (8002e00 <GainMenu_DrawMainMenu+0x88>)
 8002dd2:	f009 f857 	bl	800be84 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
 8002dd6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002dda:	9301      	str	r3, [sp, #4]
 8002ddc:	2302      	movs	r3, #2
 8002dde:	9300      	str	r3, [sp, #0]
 8002de0:	2300      	movs	r3, #0
 8002de2:	22d2      	movs	r2, #210	; 0xd2
 8002de4:	f44f 7182 	mov.w	r1, #260	; 0x104
 8002de8:	4805      	ldr	r0, [pc, #20]	; (8002e00 <GainMenu_DrawMainMenu+0x88>)
 8002dea:	f009 f84b 	bl	800be84 <ILI9341_Draw_Text>
}
 8002dee:	bf00      	nop
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	0800f6c8 	.word	0x0800f6c8
 8002df8:	0800f6d8 	.word	0x0800f6d8
 8002dfc:	0800f6e0 	.word	0x0800f6e0
 8002e00:	0800f6e8 	.word	0x0800f6e8

08002e04 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT SIGNAL GAIN", 10, 10, WHITE, 3, BLACK);
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	9301      	str	r3, [sp, #4]
 8002e0e:	2303      	movs	r3, #3
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e16:	220a      	movs	r2, #10
 8002e18:	210a      	movs	r1, #10
 8002e1a:	4803      	ldr	r0, [pc, #12]	; (8002e28 <GainMenu_DrawSignalMenu+0x24>)
 8002e1c:	f009 f832 	bl	800be84 <ILI9341_Draw_Text>
}
 8002e20:	bf00      	nop
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	0800f6f0 	.word	0x0800f6f0

08002e2c <GainMenu_DrawSyncMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSyncMenu()
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT SYNC GAIN", 10, 10, WHITE, 3, BLACK);
 8002e32:	2300      	movs	r3, #0
 8002e34:	9301      	str	r3, [sp, #4]
 8002e36:	2303      	movs	r3, #3
 8002e38:	9300      	str	r3, [sp, #0]
 8002e3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e3e:	220a      	movs	r2, #10
 8002e40:	210a      	movs	r1, #10
 8002e42:	4803      	ldr	r0, [pc, #12]	; (8002e50 <GainMenu_DrawSyncMenu+0x24>)
 8002e44:	f009 f81e 	bl	800be84 <ILI9341_Draw_Text>
}
 8002e48:	bf00      	nop
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	0800f704 	.word	0x0800f704

08002e54 <BiasMenu_getStatus>:
#include <stdio.h>

eBiasMenu_Status eNextBiasMenuStatus =	DISABLE_BIAS_MENU;

eBiasMenu_Status BiasMenu_getStatus()
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 8002e58:	4b03      	ldr	r3, [pc, #12]	; (8002e68 <BiasMenu_getStatus+0x14>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	20001f01 	.word	0x20001f01

08002e6c <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasMenu Event captured\n");
 8002e70:	480b      	ldr	r0, [pc, #44]	; (8002ea0 <BiasMenuEntryHandler+0x34>)
 8002e72:	f00a fb4b 	bl	800d50c <puts>
#endif

	DM_RefreshScreen();
 8002e76:	f7fe f93b 	bl	80010f0 <DM_RefreshScreen>

	eNextBiasMenuStatus = ENABLE_BIAS_MENU;
 8002e7a:	4b0a      	ldr	r3, [pc, #40]	; (8002ea4 <BiasMenuEntryHandler+0x38>)
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	701a      	strb	r2, [r3, #0]

	ENCODER_TIMER->ARR = BIAS_MAX;
 8002e80:	4b09      	ldr	r3, [pc, #36]	; (8002ea8 <BiasMenuEntryHandler+0x3c>)
 8002e82:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002e86:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8002e88:	f000 fcb0 	bl	80037ec <BO_GetDcBiasEncoderValue>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	461a      	mov	r2, r3
 8002e90:	4b05      	ldr	r3, [pc, #20]	; (8002ea8 <BiasMenuEntryHandler+0x3c>)
 8002e92:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 8002e94:	4b05      	ldr	r3, [pc, #20]	; (8002eac <BiasMenuEntryHandler+0x40>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8002e9a:	230c      	movs	r3, #12
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	0800f718 	.word	0x0800f718
 8002ea4:	20001f01 	.word	0x20001f01
 8002ea8:	40012c00 	.word	0x40012c00
 8002eac:	20001f03 	.word	0x20001f03

08002eb0 <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler()
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasSet Event captured\n");
 8002eb4:	4807      	ldr	r0, [pc, #28]	; (8002ed4 <BiasMenuInputHandler+0x24>)
 8002eb6:	f00a fb29 	bl	800d50c <puts>
#endif

	BO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8002eba:	2001      	movs	r0, #1
 8002ebc:	f001 f938 	bl	8004130 <SM_GetEncoderValue>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f000 fc9e 	bl	8003804 <BO_ModifyOutput>

	eNewEvent = evIdle;
 8002ec8:	4b03      	ldr	r3, [pc, #12]	; (8002ed8 <BiasMenuInputHandler+0x28>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8002ece:	230c      	movs	r3, #12
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	0800f730 	.word	0x0800f730
 8002ed8:	20001f03 	.word	0x20001f03

08002edc <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitBiasMenu Event captured\n");
 8002ee0:	4806      	ldr	r0, [pc, #24]	; (8002efc <BiasMenuExitHandler+0x20>)
 8002ee2:	f00a fb13 	bl	800d50c <puts>
#endif


	// disable the menu
	eNextBiasMenuStatus = DISABLE_BIAS_MENU;
 8002ee6:	4b06      	ldr	r3, [pc, #24]	; (8002f00 <BiasMenuExitHandler+0x24>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8002eec:	f7fe f900 	bl	80010f0 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8002ef0:	4b04      	ldr	r3, [pc, #16]	; (8002f04 <BiasMenuExitHandler+0x28>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	0800f748 	.word	0x0800f748
 8002f00:	20001f01 	.word	0x20001f01
 8002f04:	20001f03 	.word	0x20001f03

08002f08 <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0

	switch(eNextState)
 8002f0c:	4bb8      	ldr	r3, [pc, #736]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	2b0c      	cmp	r3, #12
 8002f12:	f200 8152 	bhi.w	80031ba <EM_ProcessEvent+0x2b2>
 8002f16:	a201      	add	r2, pc, #4	; (adr r2, 8002f1c <EM_ProcessEvent+0x14>)
 8002f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f1c:	08002f51 	.word	0x08002f51
 8002f20:	08002fa5 	.word	0x08002fa5
 8002f24:	08002fe5 	.word	0x08002fe5
 8002f28:	08003011 	.word	0x08003011
 8002f2c:	0800303d 	.word	0x0800303d
 8002f30:	0800307d 	.word	0x0800307d
 8002f34:	080030a9 	.word	0x080030a9
 8002f38:	080031bb 	.word	0x080031bb
 8002f3c:	080030d5 	.word	0x080030d5
 8002f40:	08003127 	.word	0x08003127
 8002f44:	08003151 	.word	0x08003151
 8002f48:	0800317b 	.word	0x0800317b
 8002f4c:	08003191 	.word	0x08003191

		case Idle_State:

//			TIM1->ARR = 12;

			if(eNewEvent == evBlueBtn)
 8002f50:	4ba8      	ldr	r3, [pc, #672]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d105      	bne.n	8002f64 <EM_ProcessEvent+0x5c>
			{
				eNextState = FuncMainMenuEntryHandler();
 8002f58:	f000 fa7e 	bl	8003458 <FuncMainMenuEntryHandler>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	461a      	mov	r2, r3
 8002f60:	4ba3      	ldr	r3, [pc, #652]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8002f62:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8002f64:	4ba3      	ldr	r3, [pc, #652]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d105      	bne.n	8002f78 <EM_ProcessEvent+0x70>
			{
				eNextState = FreqMainMenuEntryHandler();
 8002f6c:	f000 f960 	bl	8003230 <FreqMainMenuEntryHandler>
 8002f70:	4603      	mov	r3, r0
 8002f72:	461a      	mov	r2, r3
 8002f74:	4b9e      	ldr	r3, [pc, #632]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8002f76:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8002f78:	4b9e      	ldr	r3, [pc, #632]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	2b03      	cmp	r3, #3
 8002f7e:	d105      	bne.n	8002f8c <EM_ProcessEvent+0x84>
			{
				eNextState = GainMainMenuEntryHandler();
 8002f80:	f000 fb64 	bl	800364c <GainMainMenuEntryHandler>
 8002f84:	4603      	mov	r3, r0
 8002f86:	461a      	mov	r2, r3
 8002f88:	4b99      	ldr	r3, [pc, #612]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8002f8a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8002f8c:	4b99      	ldr	r3, [pc, #612]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	2b04      	cmp	r3, #4
 8002f92:	f040 8114 	bne.w	80031be <EM_ProcessEvent+0x2b6>
			{
				eNextState = BiasMenuEntryHandler();
 8002f96:	f7ff ff69 	bl	8002e6c <BiasMenuEntryHandler>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	4b94      	ldr	r3, [pc, #592]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8002fa0:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002fa2:	e10c      	b.n	80031be <EM_ProcessEvent+0x2b6>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8002fa4:	4b93      	ldr	r3, [pc, #588]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	2b06      	cmp	r3, #6
 8002faa:	d105      	bne.n	8002fb8 <EM_ProcessEvent+0xb0>
			{
				eNextState = FuncMainMenuExitHandler();
 8002fac:	f000 fa6a 	bl	8003484 <FuncMainMenuExitHandler>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	4b8e      	ldr	r3, [pc, #568]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8002fb6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8002fb8:	4b8e      	ldr	r3, [pc, #568]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d105      	bne.n	8002fcc <EM_ProcessEvent+0xc4>
			{
				eNextState = FuncSignalMenuEntryHandler();
 8002fc0:	f000 fa76 	bl	80034b0 <FuncSignalMenuEntryHandler>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	4b89      	ldr	r3, [pc, #548]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8002fca:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8002fcc:	4b89      	ldr	r3, [pc, #548]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	f040 80f6 	bne.w	80031c2 <EM_ProcessEvent+0x2ba>
			{
				eNextState = FuncSyncMenuEntryHandler();
 8002fd6:	f000 fac9 	bl	800356c <FuncSyncMenuEntryHandler>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	461a      	mov	r2, r3
 8002fde:	4b84      	ldr	r3, [pc, #528]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8002fe0:	701a      	strb	r2, [r3, #0]
			}

			break;
 8002fe2:	e0ee      	b.n	80031c2 <EM_ProcessEvent+0x2ba>

		case Func_Signal_Menu_State:

			if(eNewEvent == evEncoderSet)
 8002fe4:	4b83      	ldr	r3, [pc, #524]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	2b05      	cmp	r3, #5
 8002fea:	d105      	bne.n	8002ff8 <EM_ProcessEvent+0xf0>
			{
				eNextState = FuncSignalMenuInputHandler();
 8002fec:	f000 fa92 	bl	8003514 <FuncSignalMenuInputHandler>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	4b7e      	ldr	r3, [pc, #504]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8002ff6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002ff8:	4b7e      	ldr	r3, [pc, #504]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	2b06      	cmp	r3, #6
 8002ffe:	f040 80e2 	bne.w	80031c6 <EM_ProcessEvent+0x2be>
			{
				eNextState = FuncSignalMenuExitHandler();
 8003002:	f000 fa9d 	bl	8003540 <FuncSignalMenuExitHandler>
 8003006:	4603      	mov	r3, r0
 8003008:	461a      	mov	r2, r3
 800300a:	4b79      	ldr	r3, [pc, #484]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 800300c:	701a      	strb	r2, [r3, #0]
			}

			break;
 800300e:	e0da      	b.n	80031c6 <EM_ProcessEvent+0x2be>

		case Func_Sync_Menu_State:

			if(eNewEvent == evEncoderSet)
 8003010:	4b78      	ldr	r3, [pc, #480]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	2b05      	cmp	r3, #5
 8003016:	d105      	bne.n	8003024 <EM_ProcessEvent+0x11c>
			{
				eNextState = FuncSyncMenuInputHandler();
 8003018:	f000 fada 	bl	80035d0 <FuncSyncMenuInputHandler>
 800301c:	4603      	mov	r3, r0
 800301e:	461a      	mov	r2, r3
 8003020:	4b73      	ldr	r3, [pc, #460]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8003022:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003024:	4b73      	ldr	r3, [pc, #460]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	2b06      	cmp	r3, #6
 800302a:	f040 80ce 	bne.w	80031ca <EM_ProcessEvent+0x2c2>
			{
				eNextState = FuncSyncMenuExitHandler();
 800302e:	f000 fae5 	bl	80035fc <FuncSyncMenuExitHandler>
 8003032:	4603      	mov	r3, r0
 8003034:	461a      	mov	r2, r3
 8003036:	4b6e      	ldr	r3, [pc, #440]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8003038:	701a      	strb	r2, [r3, #0]
			}

			break;
 800303a:	e0c6      	b.n	80031ca <EM_ProcessEvent+0x2c2>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 800303c:	4b6d      	ldr	r3, [pc, #436]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	2b06      	cmp	r3, #6
 8003042:	d105      	bne.n	8003050 <EM_ProcessEvent+0x148>
			{
				eNextState = GainMainMenuExitHandler();
 8003044:	f000 fb18 	bl	8003678 <GainMainMenuExitHandler>
 8003048:	4603      	mov	r3, r0
 800304a:	461a      	mov	r2, r3
 800304c:	4b68      	ldr	r3, [pc, #416]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 800304e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8003050:	4b68      	ldr	r3, [pc, #416]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b01      	cmp	r3, #1
 8003056:	d105      	bne.n	8003064 <EM_ProcessEvent+0x15c>
			{
				eNextState = GainSignalMenuEntryHandler();
 8003058:	f000 fb24 	bl	80036a4 <GainSignalMenuEntryHandler>
 800305c:	4603      	mov	r3, r0
 800305e:	461a      	mov	r2, r3
 8003060:	4b63      	ldr	r3, [pc, #396]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8003062:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003064:	4b63      	ldr	r3, [pc, #396]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	2b02      	cmp	r3, #2
 800306a:	f040 80b0 	bne.w	80031ce <EM_ProcessEvent+0x2c6>
			{
				eNextState = GainSyncMenuEntryHandler();
 800306e:	f000 fb75 	bl	800375c <GainSyncMenuEntryHandler>
 8003072:	4603      	mov	r3, r0
 8003074:	461a      	mov	r2, r3
 8003076:	4b5e      	ldr	r3, [pc, #376]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8003078:	701a      	strb	r2, [r3, #0]
			}

			break;
 800307a:	e0a8      	b.n	80031ce <EM_ProcessEvent+0x2c6>

		case Gain_Signal_Menu_State:

			if(eNewEvent == evEncoderSet)
 800307c:	4b5d      	ldr	r3, [pc, #372]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b05      	cmp	r3, #5
 8003082:	d105      	bne.n	8003090 <EM_ProcessEvent+0x188>
			{
				eNextState = GainSignalMenuInputHandler();
 8003084:	f000 fb3e 	bl	8003704 <GainSignalMenuInputHandler>
 8003088:	4603      	mov	r3, r0
 800308a:	461a      	mov	r2, r3
 800308c:	4b58      	ldr	r3, [pc, #352]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 800308e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003090:	4b58      	ldr	r3, [pc, #352]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b06      	cmp	r3, #6
 8003096:	f040 809c 	bne.w	80031d2 <EM_ProcessEvent+0x2ca>
			{
				eNextState = GainSignalMenuExitHandler();
 800309a:	f000 fb49 	bl	8003730 <GainSignalMenuExitHandler>
 800309e:	4603      	mov	r3, r0
 80030a0:	461a      	mov	r2, r3
 80030a2:	4b53      	ldr	r3, [pc, #332]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 80030a4:	701a      	strb	r2, [r3, #0]
			}

			break;
 80030a6:	e094      	b.n	80031d2 <EM_ProcessEvent+0x2ca>

		case Gain_Sync_Menu_State:

			if(eNewEvent == evEncoderSet)
 80030a8:	4b52      	ldr	r3, [pc, #328]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	2b05      	cmp	r3, #5
 80030ae:	d105      	bne.n	80030bc <EM_ProcessEvent+0x1b4>
			{
				eNextState = GainSyncMenuInputHandler();
 80030b0:	f000 fb6a 	bl	8003788 <GainSyncMenuInputHandler>
 80030b4:	4603      	mov	r3, r0
 80030b6:	461a      	mov	r2, r3
 80030b8:	4b4d      	ldr	r3, [pc, #308]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 80030ba:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80030bc:	4b4d      	ldr	r3, [pc, #308]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	2b06      	cmp	r3, #6
 80030c2:	f040 8088 	bne.w	80031d6 <EM_ProcessEvent+0x2ce>
			{
				eNextState = GainSyncMenuExitHandler();
 80030c6:	f000 fb6f 	bl	80037a8 <GainSyncMenuExitHandler>
 80030ca:	4603      	mov	r3, r0
 80030cc:	461a      	mov	r2, r3
 80030ce:	4b48      	ldr	r3, [pc, #288]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 80030d0:	701a      	strb	r2, [r3, #0]
			}

			break;
 80030d2:	e080      	b.n	80031d6 <EM_ProcessEvent+0x2ce>

// FREQ MENUS

		case Freq_Main_Menu_State:

			if(eNewEvent == evEncoderPush)
 80030d4:	4b47      	ldr	r3, [pc, #284]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	2b06      	cmp	r3, #6
 80030da:	d105      	bne.n	80030e8 <EM_ProcessEvent+0x1e0>
			{
				eNextState = FreqMainMenuExitHandler();
 80030dc:	f000 f8be 	bl	800325c <FreqMainMenuExitHandler>
 80030e0:	4603      	mov	r3, r0
 80030e2:	461a      	mov	r2, r3
 80030e4:	4b42      	ldr	r3, [pc, #264]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 80030e6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 80030e8:	4b42      	ldr	r3, [pc, #264]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d105      	bne.n	80030fc <EM_ProcessEvent+0x1f4>
			{
				eNextState = FreqPresetMenuEntryHandler();
 80030f0:	f000 f8d0 	bl	8003294 <FreqPresetMenuEntryHandler>
 80030f4:	4603      	mov	r3, r0
 80030f6:	461a      	mov	r2, r3
 80030f8:	4b3d      	ldr	r3, [pc, #244]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 80030fa:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 80030fc:	4b3d      	ldr	r3, [pc, #244]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	2b02      	cmp	r3, #2
 8003102:	d105      	bne.n	8003110 <EM_ProcessEvent+0x208>
			{
				eNextState = FreqAdjustMenuEntryHandler();
 8003104:	f000 f922 	bl	800334c <FreqAdjustMenuEntryHandler>
 8003108:	4603      	mov	r3, r0
 800310a:	461a      	mov	r2, r3
 800310c:	4b38      	ldr	r3, [pc, #224]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 800310e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003110:	4b38      	ldr	r3, [pc, #224]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b03      	cmp	r3, #3
 8003116:	d160      	bne.n	80031da <EM_ProcessEvent+0x2d2>
			{
				eNextState = FreqSweepMenuEntryHandler();
 8003118:	f000 f960 	bl	80033dc <FreqSweepMenuEntryHandler>
 800311c:	4603      	mov	r3, r0
 800311e:	461a      	mov	r2, r3
 8003120:	4b33      	ldr	r3, [pc, #204]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8003122:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003124:	e059      	b.n	80031da <EM_ProcessEvent+0x2d2>

		case Freq_Preset_Menu_State:
			if(eNewEvent == evEncoderSet)
 8003126:	4b33      	ldr	r3, [pc, #204]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	2b05      	cmp	r3, #5
 800312c:	d105      	bne.n	800313a <EM_ProcessEvent+0x232>
			{
				eNextState = FreqPresetMenuInputHandler();
 800312e:	f000 f8e3 	bl	80032f8 <FreqPresetMenuInputHandler>
 8003132:	4603      	mov	r3, r0
 8003134:	461a      	mov	r2, r3
 8003136:	4b2e      	ldr	r3, [pc, #184]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8003138:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800313a:	4b2e      	ldr	r3, [pc, #184]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	2b06      	cmp	r3, #6
 8003140:	d14d      	bne.n	80031de <EM_ProcessEvent+0x2d6>
			{
				eNextState = FreqPresetMenuExitHandler();
 8003142:	f000 f8ef 	bl	8003324 <FreqPresetMenuExitHandler>
 8003146:	4603      	mov	r3, r0
 8003148:	461a      	mov	r2, r3
 800314a:	4b29      	ldr	r3, [pc, #164]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 800314c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800314e:	e046      	b.n	80031de <EM_ProcessEvent+0x2d6>

		case Freq_Adjust_Menu_State:
			if(eNewEvent == evEncoderSet)
 8003150:	4b28      	ldr	r3, [pc, #160]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	2b05      	cmp	r3, #5
 8003156:	d105      	bne.n	8003164 <EM_ProcessEvent+0x25c>
			{
				eNextState = FreqAdjustMenuInputHandler();
 8003158:	f000 f91a 	bl	8003390 <FreqAdjustMenuInputHandler>
 800315c:	4603      	mov	r3, r0
 800315e:	461a      	mov	r2, r3
 8003160:	4b23      	ldr	r3, [pc, #140]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8003162:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003164:	4b23      	ldr	r3, [pc, #140]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b06      	cmp	r3, #6
 800316a:	d13a      	bne.n	80031e2 <EM_ProcessEvent+0x2da>
			{
				eNextState = FreqAdjustMenuExitHandler();
 800316c:	f000 f922 	bl	80033b4 <FreqAdjustMenuExitHandler>
 8003170:	4603      	mov	r3, r0
 8003172:	461a      	mov	r2, r3
 8003174:	4b1e      	ldr	r3, [pc, #120]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 8003176:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003178:	e033      	b.n	80031e2 <EM_ProcessEvent+0x2da>

		case Freq_Sweep_Menu_State:

			if(eNewEvent == evEncoderPush)
 800317a:	4b1e      	ldr	r3, [pc, #120]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	2b06      	cmp	r3, #6
 8003180:	d131      	bne.n	80031e6 <EM_ProcessEvent+0x2de>
			{
				eNextState = FreqSweepMenuExitHandler();
 8003182:	f000 f949 	bl	8003418 <FreqSweepMenuExitHandler>
 8003186:	4603      	mov	r3, r0
 8003188:	461a      	mov	r2, r3
 800318a:	4b19      	ldr	r3, [pc, #100]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 800318c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800318e:	e02a      	b.n	80031e6 <EM_ProcessEvent+0x2de>

// BIAS MENUS

		case Bias_Menu_State:
			if(eNewEvent == evEncoderSet)
 8003190:	4b18      	ldr	r3, [pc, #96]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b05      	cmp	r3, #5
 8003196:	d105      	bne.n	80031a4 <EM_ProcessEvent+0x29c>
			{
				eNextState = BiasMenuInputHandler();
 8003198:	f7ff fe8a 	bl	8002eb0 <BiasMenuInputHandler>
 800319c:	4603      	mov	r3, r0
 800319e:	461a      	mov	r2, r3
 80031a0:	4b13      	ldr	r3, [pc, #76]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 80031a2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80031a4:	4b13      	ldr	r3, [pc, #76]	; (80031f4 <EM_ProcessEvent+0x2ec>)
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b06      	cmp	r3, #6
 80031aa:	d11e      	bne.n	80031ea <EM_ProcessEvent+0x2e2>
			{
				eNextState = BiasMenuExitHandler();
 80031ac:	f7ff fe96 	bl	8002edc <BiasMenuExitHandler>
 80031b0:	4603      	mov	r3, r0
 80031b2:	461a      	mov	r2, r3
 80031b4:	4b0e      	ldr	r3, [pc, #56]	; (80031f0 <EM_ProcessEvent+0x2e8>)
 80031b6:	701a      	strb	r2, [r3, #0]
			}

			break;
 80031b8:	e017      	b.n	80031ea <EM_ProcessEvent+0x2e2>

		default:
			break;
 80031ba:	bf00      	nop
 80031bc:	e016      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031be:	bf00      	nop
 80031c0:	e014      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031c2:	bf00      	nop
 80031c4:	e012      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031c6:	bf00      	nop
 80031c8:	e010      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031ca:	bf00      	nop
 80031cc:	e00e      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031ce:	bf00      	nop
 80031d0:	e00c      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031d2:	bf00      	nop
 80031d4:	e00a      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031d6:	bf00      	nop
 80031d8:	e008      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031da:	bf00      	nop
 80031dc:	e006      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031de:	bf00      	nop
 80031e0:	e004      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031e2:	bf00      	nop
 80031e4:	e002      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031e6:	bf00      	nop
 80031e8:	e000      	b.n	80031ec <EM_ProcessEvent+0x2e4>
			break;
 80031ea:	bf00      	nop
	}

}
 80031ec:	bf00      	nop
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	20001f02 	.word	0x20001f02
 80031f4:	20001f03 	.word	0x20001f03

080031f8 <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	4603      	mov	r3, r0
 8003200:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 8003202:	4a04      	ldr	r2, [pc, #16]	; (8003214 <EM_SetNewEvent+0x1c>)
 8003204:	79fb      	ldrb	r3, [r7, #7]
 8003206:	7013      	strb	r3, [r2, #0]
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr
 8003214:	20001f03 	.word	0x20001f03

08003218 <FreqMenu_getStatus>:
#include <stdio.h>

eFreqMenu_Status eNextFreqMenuStatus = 	DISABLE_FREQ_MENU;

eFreqMenu_Status FreqMenu_getStatus()
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 800321c:	4b03      	ldr	r3, [pc, #12]	; (800322c <FreqMenu_getStatus+0x14>)
 800321e:	781b      	ldrb	r3, [r3, #0]
}
 8003220:	4618      	mov	r0, r3
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	20001f04 	.word	0x20001f04

08003230 <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqMenu Event captured\n");
 8003234:	4806      	ldr	r0, [pc, #24]	; (8003250 <FreqMainMenuEntryHandler+0x20>)
 8003236:	f00a f969 	bl	800d50c <puts>
#endif

	DM_RefreshScreen();
 800323a:	f7fd ff59 	bl	80010f0 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800323e:	4b05      	ldr	r3, [pc, #20]	; (8003254 <FreqMainMenuEntryHandler+0x24>)
 8003240:	2201      	movs	r2, #1
 8003242:	701a      	strb	r2, [r3, #0]

	// stay in this state
	eNewEvent = evIdle;
 8003244:	4b04      	ldr	r3, [pc, #16]	; (8003258 <FreqMainMenuEntryHandler+0x28>)
 8003246:	2200      	movs	r2, #0
 8003248:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 800324a:	2308      	movs	r3, #8
}
 800324c:	4618      	mov	r0, r3
 800324e:	bd80      	pop	{r7, pc}
 8003250:	0800f764 	.word	0x0800f764
 8003254:	20001f04 	.word	0x20001f04
 8003258:	20001f03 	.word	0x20001f03

0800325c <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Main Menu Event captured\n");
 8003260:	4808      	ldr	r0, [pc, #32]	; (8003284 <FreqMainMenuExitHandler+0x28>)
 8003262:	f00a f953 	bl	800d50c <puts>
#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 8003266:	4b08      	ldr	r3, [pc, #32]	; (8003288 <FreqMainMenuExitHandler+0x2c>)
 8003268:	2200      	movs	r2, #0
 800326a:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 800326c:	4b07      	ldr	r3, [pc, #28]	; (800328c <FreqMainMenuExitHandler+0x30>)
 800326e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003272:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 8003274:	f7fd ff3c 	bl	80010f0 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003278:	4b05      	ldr	r3, [pc, #20]	; (8003290 <FreqMainMenuExitHandler+0x34>)
 800327a:	2200      	movs	r2, #0
 800327c:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	bd80      	pop	{r7, pc}
 8003284:	0800f794 	.word	0x0800f794
 8003288:	20001f04 	.word	0x20001f04
 800328c:	40012c00 	.word	0x40012c00
 8003290:	20001f03 	.word	0x20001f03

08003294 <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Preset Menu Entry Event captured\n");
 800329a:	4812      	ldr	r0, [pc, #72]	; (80032e4 <FreqPresetMenuEntryHandler+0x50>)
 800329c:	f00a f936 	bl	800d50c <puts>
#endif

	DM_RefreshScreen();
 80032a0:	f7fd ff26 	bl	80010f0 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESET_MENU;
 80032a4:	4b10      	ldr	r3, [pc, #64]	; (80032e8 <FreqPresetMenuEntryHandler+0x54>)
 80032a6:	2202      	movs	r2, #2
 80032a8:	701a      	strb	r2, [r3, #0]

	Freq_Preset_Encoder_Pos_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 80032aa:	f000 fca9 	bl	8003c00 <FreqO_GetFPresetObject>
 80032ae:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00a      	beq.n	80032cc <FreqPresetMenuEntryHandler+0x38>
	{
		ENCODER_TIMER->CNT = pFreqPresetTmp->epos;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	791a      	ldrb	r2, [r3, #4]
 80032ba:	4b0c      	ldr	r3, [pc, #48]	; (80032ec <FreqPresetMenuEntryHandler+0x58>)
 80032bc:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FreqO_GetFreqPresetEncoderRange();
 80032be:	f000 fcd1 	bl	8003c64 <FreqO_GetFreqPresetEncoderRange>
 80032c2:	4603      	mov	r3, r0
 80032c4:	461a      	mov	r2, r3
 80032c6:	4b09      	ldr	r3, [pc, #36]	; (80032ec <FreqPresetMenuEntryHandler+0x58>)
 80032c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80032ca:	e002      	b.n	80032d2 <FreqPresetMenuEntryHandler+0x3e>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 80032cc:	4808      	ldr	r0, [pc, #32]	; (80032f0 <FreqPresetMenuEntryHandler+0x5c>)
 80032ce:	f7fd ffcd 	bl	800126c <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 80032d2:	4b08      	ldr	r3, [pc, #32]	; (80032f4 <FreqPresetMenuEntryHandler+0x60>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 80032d8:	2309      	movs	r3, #9
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	0800f7b8 	.word	0x0800f7b8
 80032e8:	20001f04 	.word	0x20001f04
 80032ec:	40012c00 	.word	0x40012c00
 80032f0:	0800f7e0 	.word	0x0800f7e0
 80032f4:	20001f03 	.word	0x20001f03

080032f8 <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 80032fc:	4807      	ldr	r0, [pc, #28]	; (800331c <FreqPresetMenuInputHandler+0x24>)
 80032fe:	f00a f905 	bl	800d50c <puts>
#endif

	FreqO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003302:	2001      	movs	r0, #1
 8003304:	f000 ff14 	bl	8004130 <SM_GetEncoderValue>
 8003308:	4603      	mov	r3, r0
 800330a:	4618      	mov	r0, r3
 800330c:	f000 fb86 	bl	8003a1c <FreqO_ModifyOutput>

	// stay in this state
	eNewEvent = evIdle;
 8003310:	4b03      	ldr	r3, [pc, #12]	; (8003320 <FreqPresetMenuInputHandler+0x28>)
 8003312:	2200      	movs	r2, #0
 8003314:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8003316:	2309      	movs	r3, #9
}
 8003318:	4618      	mov	r0, r3
 800331a:	bd80      	pop	{r7, pc}
 800331c:	0800f77c 	.word	0x0800f77c
 8003320:	20001f03 	.word	0x20001f03

08003324 <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 8003324:	b580      	push	{r7, lr}
 8003326:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Menu Event captured\n");
 8003328:	4805      	ldr	r0, [pc, #20]	; (8003340 <FreqPresetMenuExitHandler+0x1c>)
 800332a:	f00a f8ef 	bl	800d50c <puts>
#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 800332e:	4b05      	ldr	r3, [pc, #20]	; (8003344 <FreqPresetMenuExitHandler+0x20>)
 8003330:	2200      	movs	r2, #0
 8003332:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evGreenBtn;
 8003334:	4b04      	ldr	r3, [pc, #16]	; (8003348 <FreqPresetMenuExitHandler+0x24>)
 8003336:	2202      	movs	r2, #2
 8003338:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	bd80      	pop	{r7, pc}
 8003340:	0800f81c 	.word	0x0800f81c
 8003344:	20001f04 	.word	0x20001f04
 8003348:	20001f03 	.word	0x20001f03

0800334c <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Adjust Menu Event captured\n");
 8003350:	480a      	ldr	r0, [pc, #40]	; (800337c <FreqAdjustMenuEntryHandler+0x30>)
 8003352:	f00a f8db 	bl	800d50c <puts>
#endif

	DM_RefreshScreen();
 8003356:	f7fd fecb 	bl	80010f0 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_ADJUST_MENU;
 800335a:	4b09      	ldr	r3, [pc, #36]	; (8003380 <FreqAdjustMenuEntryHandler+0x34>)
 800335c:	2203      	movs	r2, #3
 800335e:	701a      	strb	r2, [r3, #0]

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = TIM8->ARR;
 8003360:	4b08      	ldr	r3, [pc, #32]	; (8003384 <FreqAdjustMenuEntryHandler+0x38>)
 8003362:	4a09      	ldr	r2, [pc, #36]	; (8003388 <FreqAdjustMenuEntryHandler+0x3c>)
 8003364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003366:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8003368:	4b07      	ldr	r3, [pc, #28]	; (8003388 <FreqAdjustMenuEntryHandler+0x3c>)
 800336a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800336e:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8003370:	4b06      	ldr	r3, [pc, #24]	; (800338c <FreqAdjustMenuEntryHandler+0x40>)
 8003372:	2200      	movs	r2, #0
 8003374:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8003376:	230a      	movs	r3, #10
}
 8003378:	4618      	mov	r0, r3
 800337a:	bd80      	pop	{r7, pc}
 800337c:	0800f83c 	.word	0x0800f83c
 8003380:	20001f04 	.word	0x20001f04
 8003384:	40013400 	.word	0x40013400
 8003388:	40012c00 	.word	0x40012c00
 800338c:	20001f03 	.word	0x20001f03

08003390 <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 8003394:	4805      	ldr	r0, [pc, #20]	; (80033ac <FreqAdjustMenuInputHandler+0x1c>)
 8003396:	f00a f8b9 	bl	800d50c <puts>
#endif

	FreqO_AdjustFreq();
 800339a:	f000 fb31 	bl	8003a00 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 800339e:	4b04      	ldr	r3, [pc, #16]	; (80033b0 <FreqAdjustMenuInputHandler+0x20>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80033a4:	230a      	movs	r3, #10
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	0800f77c 	.word	0x0800f77c
 80033b0:	20001f03 	.word	0x20001f03

080033b4 <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Adjust Menu Exit Event captured\n");
 80033b8:	4805      	ldr	r0, [pc, #20]	; (80033d0 <FreqAdjustMenuExitHandler+0x1c>)
 80033ba:	f00a f8a7 	bl	800d50c <puts>
#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 80033be:	4b05      	ldr	r3, [pc, #20]	; (80033d4 <FreqAdjustMenuExitHandler+0x20>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evGreenBtn;
 80033c4:	4b04      	ldr	r3, [pc, #16]	; (80033d8 <FreqAdjustMenuExitHandler+0x24>)
 80033c6:	2202      	movs	r2, #2
 80033c8:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	0800f85c 	.word	0x0800f85c
 80033d4:	20001f04 	.word	0x20001f04
 80033d8:	20001f03 	.word	0x20001f03

080033dc <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Sweep Menu Event captured\n");
 80033e0:	4809      	ldr	r0, [pc, #36]	; (8003408 <FreqSweepMenuEntryHandler+0x2c>)
 80033e2:	f00a f893 	bl	800d50c <puts>
#endif

	DM_RefreshScreen();
 80033e6:	f7fd fe83 	bl	80010f0 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_SWEEP_MENU;
 80033ea:	4b08      	ldr	r3, [pc, #32]	; (800340c <FreqSweepMenuEntryHandler+0x30>)
 80033ec:	2204      	movs	r2, #4
 80033ee:	701a      	strb	r2, [r3, #0]

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = 0;
 80033f0:	4b07      	ldr	r3, [pc, #28]	; (8003410 <FreqSweepMenuEntryHandler+0x34>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 56;
 80033f6:	4b06      	ldr	r3, [pc, #24]	; (8003410 <FreqSweepMenuEntryHandler+0x34>)
 80033f8:	2238      	movs	r2, #56	; 0x38
 80033fa:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 80033fc:	4b05      	ldr	r3, [pc, #20]	; (8003414 <FreqSweepMenuEntryHandler+0x38>)
 80033fe:	2200      	movs	r2, #0
 8003400:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8003402:	230b      	movs	r3, #11
}
 8003404:	4618      	mov	r0, r3
 8003406:	bd80      	pop	{r7, pc}
 8003408:	0800f888 	.word	0x0800f888
 800340c:	20001f04 	.word	0x20001f04
 8003410:	40012c00 	.word	0x40012c00
 8003414:	20001f03 	.word	0x20001f03

08003418 <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Sweep Menu Exit Event captured\n");
 800341c:	4805      	ldr	r0, [pc, #20]	; (8003434 <FreqSweepMenuExitHandler+0x1c>)
 800341e:	f00a f875 	bl	800d50c <puts>
#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 8003422:	4b05      	ldr	r3, [pc, #20]	; (8003438 <FreqSweepMenuExitHandler+0x20>)
 8003424:	2200      	movs	r2, #0
 8003426:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evGreenBtn;
 8003428:	4b04      	ldr	r3, [pc, #16]	; (800343c <FreqSweepMenuExitHandler+0x24>)
 800342a:	2202      	movs	r2, #2
 800342c:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	bd80      	pop	{r7, pc}
 8003434:	0800f8a8 	.word	0x0800f8a8
 8003438:	20001f04 	.word	0x20001f04
 800343c:	20001f03 	.word	0x20001f03

08003440 <FuncMenu_getStatus>:
#include <stdio.h>

eFuncMenu_Status eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;

eFuncMenu_Status FuncMenu_getStatus()
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 8003444:	4b03      	ldr	r3, [pc, #12]	; (8003454 <FuncMenu_getStatus+0x14>)
 8003446:	781b      	ldrb	r3, [r3, #0]
}
 8003448:	4618      	mov	r0, r3
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	20001f05 	.word	0x20001f05

08003458 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 800345c:	4806      	ldr	r0, [pc, #24]	; (8003478 <FuncMainMenuEntryHandler+0x20>)
 800345e:	f00a f855 	bl	800d50c <puts>
#endif

	DM_RefreshScreen();
 8003462:	f7fd fe45 	bl	80010f0 <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8003466:	4b05      	ldr	r3, [pc, #20]	; (800347c <FuncMainMenuEntryHandler+0x24>)
 8003468:	2201      	movs	r2, #1
 800346a:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: pFuncPresetTmp null pointer");
	}
*/
	eNewEvent = evIdle;
 800346c:	4b04      	ldr	r3, [pc, #16]	; (8003480 <FuncMainMenuEntryHandler+0x28>)
 800346e:	2200      	movs	r2, #0
 8003470:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8003472:	2301      	movs	r3, #1
}
 8003474:	4618      	mov	r0, r3
 8003476:	bd80      	pop	{r7, pc}
 8003478:	0800f8d4 	.word	0x0800f8d4
 800347c:	20001f05 	.word	0x20001f05
 8003480:	20001f03 	.word	0x20001f03

08003484 <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 8003488:	4806      	ldr	r0, [pc, #24]	; (80034a4 <FuncMainMenuExitHandler+0x20>)
 800348a:	f00a f83f 	bl	800d50c <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;
 800348e:	4b06      	ldr	r3, [pc, #24]	; (80034a8 <FuncMainMenuExitHandler+0x24>)
 8003490:	2200      	movs	r2, #0
 8003492:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003494:	f7fd fe2c 	bl	80010f0 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003498:	4b04      	ldr	r3, [pc, #16]	; (80034ac <FuncMainMenuExitHandler+0x28>)
 800349a:	2200      	movs	r2, #0
 800349c:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	0800f910 	.word	0x0800f910
 80034a8:	20001f05 	.word	0x20001f05
 80034ac:	20001f03 	.word	0x20001f03

080034b0 <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 80034b6:	4812      	ldr	r0, [pc, #72]	; (8003500 <FuncSignalMenuEntryHandler+0x50>)
 80034b8:	f00a f828 	bl	800d50c <puts>
#endif

	DM_RefreshScreen();
 80034bc:	f7fd fe18 	bl	80010f0 <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SIGNAL_MENU;
 80034c0:	4b10      	ldr	r3, [pc, #64]	; (8003504 <FuncSignalMenuEntryHandler+0x54>)
 80034c2:	2202      	movs	r2, #2
 80034c4:	701a      	strb	r2, [r3, #0]

	Func_Preset_Encoder_Pos_t *pFuncPresetTmp =  FuncO_GetSignalFPresetObject();
 80034c6:	f000 fd4d 	bl	8003f64 <FuncO_GetSignalFPresetObject>
 80034ca:	6078      	str	r0, [r7, #4]
	if(pFuncPresetTmp)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00a      	beq.n	80034e8 <FuncSignalMenuEntryHandler+0x38>
	{
		ENCODER_TIMER->CNT = pFuncPresetTmp->epos;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	785a      	ldrb	r2, [r3, #1]
 80034d6:	4b0c      	ldr	r3, [pc, #48]	; (8003508 <FuncSignalMenuEntryHandler+0x58>)
 80034d8:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 80034da:	f000 fd4f 	bl	8003f7c <FuncO_GetFuncPresetEncoderRange>
 80034de:	4603      	mov	r3, r0
 80034e0:	461a      	mov	r2, r3
 80034e2:	4b09      	ldr	r3, [pc, #36]	; (8003508 <FuncSignalMenuEntryHandler+0x58>)
 80034e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80034e6:	e002      	b.n	80034ee <FuncSignalMenuEntryHandler+0x3e>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: pFuncPresetTmp null pointer");
 80034e8:	4808      	ldr	r0, [pc, #32]	; (800350c <FuncSignalMenuEntryHandler+0x5c>)
 80034ea:	f7fd febf 	bl	800126c <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80034ee:	4b08      	ldr	r3, [pc, #32]	; (8003510 <FuncSignalMenuEntryHandler+0x60>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80034f4:	2302      	movs	r3, #2
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3708      	adds	r7, #8
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	0800f8d4 	.word	0x0800f8d4
 8003504:	20001f05 	.word	0x20001f05
 8003508:	40012c00 	.word	0x40012c00
 800350c:	0800f92c 	.word	0x0800f92c
 8003510:	20001f03 	.word	0x20001f03

08003514 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionAdjust Event captured\n");
 8003518:	4807      	ldr	r0, [pc, #28]	; (8003538 <FuncSignalMenuInputHandler+0x24>)
 800351a:	f009 fff7 	bl	800d50c <puts>
#endif


	FuncO_ModifySignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800351e:	2001      	movs	r0, #1
 8003520:	f000 fe06 	bl	8004130 <SM_GetEncoderValue>
 8003524:	4603      	mov	r3, r0
 8003526:	4618      	mov	r0, r3
 8003528:	f000 fbe6 	bl	8003cf8 <FuncO_ModifySignalOutput>
	eNewEvent = evBlueBtn;
 800352c:	4b03      	ldr	r3, [pc, #12]	; (800353c <FuncSignalMenuInputHandler+0x28>)
 800352e:	2201      	movs	r2, #1
 8003530:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8003532:	2302      	movs	r3, #2
}
 8003534:	4618      	mov	r0, r3
 8003536:	bd80      	pop	{r7, pc}
 8003538:	0800f8f0 	.word	0x0800f8f0
 800353c:	20001f03 	.word	0x20001f03

08003540 <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 8003544:	4806      	ldr	r0, [pc, #24]	; (8003560 <FuncSignalMenuExitHandler+0x20>)
 8003546:	f009 ffe1 	bl	800d50c <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 800354a:	4b06      	ldr	r3, [pc, #24]	; (8003564 <FuncSignalMenuExitHandler+0x24>)
 800354c:	2201      	movs	r2, #1
 800354e:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003550:	f7fd fdce 	bl	80010f0 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003554:	4b04      	ldr	r3, [pc, #16]	; (8003568 <FuncSignalMenuExitHandler+0x28>)
 8003556:	2200      	movs	r2, #0
 8003558:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 800355a:	2301      	movs	r3, #1
}
 800355c:	4618      	mov	r0, r3
 800355e:	bd80      	pop	{r7, pc}
 8003560:	0800f910 	.word	0x0800f910
 8003564:	20001f05 	.word	0x20001f05
 8003568:	20001f03 	.word	0x20001f03

0800356c <FuncSyncMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuEntryHandler(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 8003572:	4812      	ldr	r0, [pc, #72]	; (80035bc <FuncSyncMenuEntryHandler+0x50>)
 8003574:	f009 ffca 	bl	800d50c <puts>
#endif

	DM_RefreshScreen();
 8003578:	f7fd fdba 	bl	80010f0 <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SYNC_MENU;
 800357c:	4b10      	ldr	r3, [pc, #64]	; (80035c0 <FuncSyncMenuEntryHandler+0x54>)
 800357e:	2203      	movs	r2, #3
 8003580:	701a      	strb	r2, [r3, #0]

	Func_Preset_Encoder_Pos_t *pFuncPresetTmp =  FuncO_GetSignalFPresetObject();
 8003582:	f000 fcef 	bl	8003f64 <FuncO_GetSignalFPresetObject>
 8003586:	6078      	str	r0, [r7, #4]
	if(pFuncPresetTmp)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00a      	beq.n	80035a4 <FuncSyncMenuEntryHandler+0x38>
	{
		ENCODER_TIMER->CNT = pFuncPresetTmp->epos;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	785a      	ldrb	r2, [r3, #1]
 8003592:	4b0c      	ldr	r3, [pc, #48]	; (80035c4 <FuncSyncMenuEntryHandler+0x58>)
 8003594:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 8003596:	f000 fcf1 	bl	8003f7c <FuncO_GetFuncPresetEncoderRange>
 800359a:	4603      	mov	r3, r0
 800359c:	461a      	mov	r2, r3
 800359e:	4b09      	ldr	r3, [pc, #36]	; (80035c4 <FuncSyncMenuEntryHandler+0x58>)
 80035a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80035a2:	e002      	b.n	80035aa <FuncSyncMenuEntryHandler+0x3e>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: pFuncPresetTmp null pointer");
 80035a4:	4808      	ldr	r0, [pc, #32]	; (80035c8 <FuncSyncMenuEntryHandler+0x5c>)
 80035a6:	f7fd fe61 	bl	800126c <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80035aa:	4b08      	ldr	r3, [pc, #32]	; (80035cc <FuncSyncMenuEntryHandler+0x60>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 80035b0:	2303      	movs	r3, #3
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3708      	adds	r7, #8
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	0800f8d4 	.word	0x0800f8d4
 80035c0:	20001f05 	.word	0x20001f05
 80035c4:	40012c00 	.word	0x40012c00
 80035c8:	0800f92c 	.word	0x0800f92c
 80035cc:	20001f03 	.word	0x20001f03

080035d0 <FuncSyncMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuInputHandler(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionAdjust Event captured\n");
 80035d4:	4807      	ldr	r0, [pc, #28]	; (80035f4 <FuncSyncMenuInputHandler+0x24>)
 80035d6:	f009 ff99 	bl	800d50c <puts>
#endif


	FuncO_ModifySignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80035da:	2001      	movs	r0, #1
 80035dc:	f000 fda8 	bl	8004130 <SM_GetEncoderValue>
 80035e0:	4603      	mov	r3, r0
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 fb88 	bl	8003cf8 <FuncO_ModifySignalOutput>
	eNewEvent = evBlueBtn;
 80035e8:	4b03      	ldr	r3, [pc, #12]	; (80035f8 <FuncSyncMenuInputHandler+0x28>)
 80035ea:	2201      	movs	r2, #1
 80035ec:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 80035ee:	2303      	movs	r3, #3
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	0800f8f0 	.word	0x0800f8f0
 80035f8:	20001f03 	.word	0x20001f03

080035fc <FuncSyncMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuExitHandler()
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 8003600:	4808      	ldr	r0, [pc, #32]	; (8003624 <FuncSyncMenuExitHandler+0x28>)
 8003602:	f009 ff83 	bl	800d50c <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8003606:	4b08      	ldr	r3, [pc, #32]	; (8003628 <FuncSyncMenuExitHandler+0x2c>)
 8003608:	2201      	movs	r2, #1
 800360a:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 800360c:	4b07      	ldr	r3, [pc, #28]	; (800362c <FuncSyncMenuExitHandler+0x30>)
 800360e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003612:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 8003614:	f7fd fd6c 	bl	80010f0 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003618:	4b05      	ldr	r3, [pc, #20]	; (8003630 <FuncSyncMenuExitHandler+0x34>)
 800361a:	2200      	movs	r2, #0
 800361c:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 800361e:	2301      	movs	r3, #1
}
 8003620:	4618      	mov	r0, r3
 8003622:	bd80      	pop	{r7, pc}
 8003624:	0800f910 	.word	0x0800f910
 8003628:	20001f05 	.word	0x20001f05
 800362c:	40012c00 	.word	0x40012c00
 8003630:	20001f03 	.word	0x20001f03

08003634 <GainMenu_getStatus>:
#include <stdio.h>

eGainMenu_Status eNextGainMenuStatus = 	DISABLE_GAIN_MENU;

eGainMenu_Status GainMenu_getStatus()
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 8003638:	4b03      	ldr	r3, [pc, #12]	; (8003648 <GainMenu_getStatus+0x14>)
 800363a:	781b      	ldrb	r3, [r3, #0]
}
 800363c:	4618      	mov	r0, r3
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20001f06 	.word	0x20001f06

0800364c <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 8003650:	4806      	ldr	r0, [pc, #24]	; (800366c <GainMainMenuEntryHandler+0x20>)
 8003652:	f009 ff5b 	bl	800d50c <puts>
#endif

	DM_RefreshScreen();
 8003656:	f7fd fd4b 	bl	80010f0 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 800365a:	4b05      	ldr	r3, [pc, #20]	; (8003670 <GainMainMenuEntryHandler+0x24>)
 800365c:	2201      	movs	r2, #1
 800365e:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 8003660:	4b04      	ldr	r3, [pc, #16]	; (8003674 <GainMainMenuEntryHandler+0x28>)
 8003662:	2200      	movs	r2, #0
 8003664:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8003666:	2304      	movs	r3, #4
}
 8003668:	4618      	mov	r0, r3
 800366a:	bd80      	pop	{r7, pc}
 800366c:	0800f960 	.word	0x0800f960
 8003670:	20001f06 	.word	0x20001f06
 8003674:	20001f03 	.word	0x20001f03

08003678 <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 800367c:	4806      	ldr	r0, [pc, #24]	; (8003698 <GainMainMenuExitHandler+0x20>)
 800367e:	f009 ff45 	bl	800d50c <puts>
#endif

	eNextGainMenuStatus = DISABLE_GAIN_MENU;
 8003682:	4b06      	ldr	r3, [pc, #24]	; (800369c <GainMainMenuExitHandler+0x24>)
 8003684:	2200      	movs	r2, #0
 8003686:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8003688:	f7fd fd32 	bl	80010f0 <DM_RefreshScreen>

	eNewEvent = evIdle;
 800368c:	4b04      	ldr	r3, [pc, #16]	; (80036a0 <GainMainMenuExitHandler+0x28>)
 800368e:	2200      	movs	r2, #0
 8003690:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	bd80      	pop	{r7, pc}
 8003698:	0800f990 	.word	0x0800f990
 800369c:	20001f06 	.word	0x20001f06
 80036a0:	20001f03 	.word	0x20001f03

080036a4 <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 80036aa:	4811      	ldr	r0, [pc, #68]	; (80036f0 <GainSignalMenuEntryHandler+0x4c>)
 80036ac:	f009 ff2e 	bl	800d50c <puts>
#endif

	DM_RefreshScreen();
 80036b0:	f7fd fd1e 	bl	80010f0 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_SIGNAL_MENU;
 80036b4:	4b0f      	ldr	r3, [pc, #60]	; (80036f4 <GainSignalMenuEntryHandler+0x50>)
 80036b6:	2202      	movs	r2, #2
 80036b8:	701a      	strb	r2, [r3, #0]

	VppEncoderPreset_t *pVppPresetTmp =  VPP_FindVppPresetObject(SIGNAL_OUTPUT_PRESET);
 80036ba:	2000      	movs	r0, #0
 80036bc:	f001 fb06 	bl	8004ccc <VPP_FindVppPresetObject>
 80036c0:	6078      	str	r0, [r7, #4]
	if(pVppPresetTmp)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d008      	beq.n	80036da <GainSignalMenuEntryHandler+0x36>
	{
		ENCODER_TIMER->CNT = pVppPresetTmp->epos;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	8b1a      	ldrh	r2, [r3, #24]
 80036cc:	4b0a      	ldr	r3, [pc, #40]	; (80036f8 <GainSignalMenuEntryHandler+0x54>)
 80036ce:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 80036d0:	4b09      	ldr	r3, [pc, #36]	; (80036f8 <GainSignalMenuEntryHandler+0x54>)
 80036d2:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 80036d6:	62da      	str	r2, [r3, #44]	; 0x2c
 80036d8:	e002      	b.n	80036e0 <GainSignalMenuEntryHandler+0x3c>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 80036da:	4808      	ldr	r0, [pc, #32]	; (80036fc <GainSignalMenuEntryHandler+0x58>)
 80036dc:	f7fd fdc6 	bl	800126c <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80036e0:	4b07      	ldr	r3, [pc, #28]	; (8003700 <GainSignalMenuEntryHandler+0x5c>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 80036e6:	2305      	movs	r3, #5
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	0800f960 	.word	0x0800f960
 80036f4:	20001f06 	.word	0x20001f06
 80036f8:	40012c00 	.word	0x40012c00
 80036fc:	0800f9ac 	.word	0x0800f9ac
 8003700:	20001f03 	.word	0x20001f03

08003704 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler()
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainSet Event captured\n");
 8003708:	4807      	ldr	r0, [pc, #28]	; (8003728 <GainSignalMenuInputHandler+0x24>)
 800370a:	f009 feff 	bl	800d50c <puts>
#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_ModifySignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800370e:	2001      	movs	r0, #1
 8003710:	f000 fd0e 	bl	8004130 <SM_GetEncoderValue>
 8003714:	4603      	mov	r3, r0
 8003716:	4618      	mov	r0, r3
 8003718:	f000 fe16 	bl	8004348 <VPP_ModifySignalOutput>

	eNewEvent = evYellowBtn;
 800371c:	4b03      	ldr	r3, [pc, #12]	; (800372c <GainSignalMenuInputHandler+0x28>)
 800371e:	2203      	movs	r2, #3
 8003720:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8003722:	2305      	movs	r3, #5
}
 8003724:	4618      	mov	r0, r3
 8003726:	bd80      	pop	{r7, pc}
 8003728:	0800f978 	.word	0x0800f978
 800372c:	20001f03 	.word	0x20001f03

08003730 <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 8003734:	4806      	ldr	r0, [pc, #24]	; (8003750 <GainSignalMenuExitHandler+0x20>)
 8003736:	f009 fee9 	bl	800d50c <puts>
#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 800373a:	4b06      	ldr	r3, [pc, #24]	; (8003754 <GainSignalMenuExitHandler+0x24>)
 800373c:	2201      	movs	r2, #1
 800373e:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8003740:	f7fd fcd6 	bl	80010f0 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003744:	4b04      	ldr	r3, [pc, #16]	; (8003758 <GainSignalMenuExitHandler+0x28>)
 8003746:	2200      	movs	r2, #0
 8003748:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 800374a:	2304      	movs	r3, #4
}
 800374c:	4618      	mov	r0, r3
 800374e:	bd80      	pop	{r7, pc}
 8003750:	0800f990 	.word	0x0800f990
 8003754:	20001f06 	.word	0x20001f06
 8003758:	20001f03 	.word	0x20001f03

0800375c <GainSyncMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuEntryHandler()
{
 800375c:	b580      	push	{r7, lr}
 800375e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 8003760:	4806      	ldr	r0, [pc, #24]	; (800377c <GainSyncMenuEntryHandler+0x20>)
 8003762:	f009 fed3 	bl	800d50c <puts>
#endif

	DM_RefreshScreen();
 8003766:	f7fd fcc3 	bl	80010f0 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_SYNC_MENU;
 800376a:	4b05      	ldr	r3, [pc, #20]	; (8003780 <GainSyncMenuEntryHandler+0x24>)
 800376c:	2203      	movs	r2, #3
 800376e:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
	}
*/
	eNewEvent = evIdle;
 8003770:	4b04      	ldr	r3, [pc, #16]	; (8003784 <GainSyncMenuEntryHandler+0x28>)
 8003772:	2200      	movs	r2, #0
 8003774:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8003776:	2306      	movs	r3, #6
}
 8003778:	4618      	mov	r0, r3
 800377a:	bd80      	pop	{r7, pc}
 800377c:	0800f960 	.word	0x0800f960
 8003780:	20001f06 	.word	0x20001f06
 8003784:	20001f03 	.word	0x20001f03

08003788 <GainSyncMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuInputHandler()
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainSet Event captured\n");
 800378c:	4804      	ldr	r0, [pc, #16]	; (80037a0 <GainSyncMenuInputHandler+0x18>)
 800378e:	f009 febd 	bl	800d50c <puts>
#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
//	VPP_ModifySignalOutput(SMGetEncoderValue(ENCODER_REVERSE));

	eNewEvent = evYellowBtn;
 8003792:	4b04      	ldr	r3, [pc, #16]	; (80037a4 <GainSyncMenuInputHandler+0x1c>)
 8003794:	2203      	movs	r2, #3
 8003796:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8003798:	2306      	movs	r3, #6
}
 800379a:	4618      	mov	r0, r3
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	0800f978 	.word	0x0800f978
 80037a4:	20001f03 	.word	0x20001f03

080037a8 <GainSyncMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuExitHandler()
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 80037ac:	4806      	ldr	r0, [pc, #24]	; (80037c8 <GainSyncMenuExitHandler+0x20>)
 80037ae:	f009 fead 	bl	800d50c <puts>
#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 80037b2:	4b06      	ldr	r3, [pc, #24]	; (80037cc <GainSyncMenuExitHandler+0x24>)
 80037b4:	2201      	movs	r2, #1
 80037b6:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 80037b8:	f7fd fc9a 	bl	80010f0 <DM_RefreshScreen>

	eNewEvent = evIdle;
 80037bc:	4b04      	ldr	r3, [pc, #16]	; (80037d0 <GainSyncMenuExitHandler+0x28>)
 80037be:	2200      	movs	r2, #0
 80037c0:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 80037c2:	2304      	movs	r3, #4
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	0800f990 	.word	0x0800f990
 80037cc:	20001f06 	.word	0x20001f06
 80037d0:	20001f03 	.word	0x20001f03

080037d4 <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 80037d8:	4b03      	ldr	r3, [pc, #12]	; (80037e8 <BO_GetBiasPolarity+0x14>)
 80037da:	781b      	ldrb	r3, [r3, #0]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	20000008 	.word	0x20000008

080037ec <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 80037f0:	4b03      	ldr	r3, [pc, #12]	; (8003800 <BO_GetDcBiasEncoderValue+0x14>)
 80037f2:	881b      	ldrh	r3, [r3, #0]
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop
 8003800:	2000000a 	.word	0x2000000a

08003804 <BO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_ModifyOutput(uint16_t pEncoderValue)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	4603      	mov	r3, r0
 800380c:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_FORWARD);
 800380e:	2000      	movs	r0, #0
 8003810:	f000 fc8e 	bl	8004130 <SM_GetEncoderValue>
 8003814:	4603      	mov	r3, r0
 8003816:	461a      	mov	r2, r3
 8003818:	4b1b      	ldr	r3, [pc, #108]	; (8003888 <BO_ModifyOutput+0x84>)
 800381a:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 800381c:	88fb      	ldrh	r3, [r7, #6]
 800381e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003822:	d214      	bcs.n	800384e <BO_ModifyOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 8003824:	4b19      	ldr	r3, [pc, #100]	; (800388c <BO_ModifyOutput+0x88>)
 8003826:	2200      	movs	r2, #0
 8003828:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 800382a:	88fb      	ldrh	r3, [r7, #6]
 800382c:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8003830:	4613      	mov	r3, r2
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	4413      	add	r3, r2
 8003836:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8003838:	2200      	movs	r2, #0
 800383a:	2110      	movs	r1, #16
 800383c:	4814      	ldr	r0, [pc, #80]	; (8003890 <BO_ModifyOutput+0x8c>)
 800383e:	f004 feab 	bl	8008598 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8003842:	2201      	movs	r2, #1
 8003844:	2108      	movs	r1, #8
 8003846:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800384a:	f005 fd7b 	bl	8009344 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 800384e:	88fb      	ldrh	r3, [r7, #6]
 8003850:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003854:	d314      	bcc.n	8003880 <BO_ModifyOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 8003856:	4b0d      	ldr	r3, [pc, #52]	; (800388c <BO_ModifyOutput+0x88>)
 8003858:	2201      	movs	r2, #1
 800385a:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 800385c:	88fb      	ldrh	r3, [r7, #6]
 800385e:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 8003862:	4613      	mov	r3, r2
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	4413      	add	r3, r2
 8003868:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 800386a:	2200      	movs	r2, #0
 800386c:	2110      	movs	r1, #16
 800386e:	4808      	ldr	r0, [pc, #32]	; (8003890 <BO_ModifyOutput+0x8c>)
 8003870:	f004 fe92 	bl	8008598 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8003874:	2200      	movs	r2, #0
 8003876:	2108      	movs	r1, #8
 8003878:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800387c:	f005 fd62 	bl	8009344 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 8003880:	bf00      	nop
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	2000000a 	.word	0x2000000a
 800388c:	20000008 	.word	0x20000008
 8003890:	200025d4 	.word	0x200025d4

08003894 <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8003898:	2110      	movs	r1, #16
 800389a:	4803      	ldr	r0, [pc, #12]	; (80038a8 <BO_GetOutputBias+0x14>)
 800389c:	f004 feb8 	bl	8008610 <HAL_DAC_GetValue>
 80038a0:	4603      	mov	r3, r0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	200025d4 	.word	0x200025d4

080038ac <DT_InitRegister>:
 *	@param None
 *	@retval None
 *
 */
void DT_InitRegister()
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80038b2:	2300      	movs	r3, #0
 80038b4:	607b      	str	r3, [r7, #4]
 80038b6:	e06b      	b.n	8003990 <DT_InitRegister+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(DacTimerReg[i].psc == 0)
 80038b8:	493a      	ldr	r1, [pc, #232]	; (80039a4 <DT_InitRegister+0xf8>)
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	4613      	mov	r3, r2
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	4413      	add	r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	440b      	add	r3, r1
 80038c6:	3308      	adds	r3, #8
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d129      	bne.n	8003922 <DT_InitRegister+0x76>
			DacTimerReg[i].arr = ((SM_MCLK / DacTimerReg[i].hertz) / SM_FSAMP) * DacTimerReg[i].error;
 80038ce:	4935      	ldr	r1, [pc, #212]	; (80039a4 <DT_InitRegister+0xf8>)
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	4613      	mov	r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	4413      	add	r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	440b      	add	r3, r1
 80038dc:	3304      	adds	r3, #4
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a31      	ldr	r2, [pc, #196]	; (80039a8 <DT_InitRegister+0xfc>)
 80038e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e6:	ee07 3a90 	vmov	s15, r3
 80038ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038ee:	492d      	ldr	r1, [pc, #180]	; (80039a4 <DT_InitRegister+0xf8>)
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	4613      	mov	r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	4413      	add	r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	440b      	add	r3, r1
 80038fc:	3310      	adds	r3, #16
 80038fe:	edd3 7a00 	vldr	s15, [r3]
 8003902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003906:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800390a:	ee17 0a90 	vmov	r0, s15
 800390e:	4925      	ldr	r1, [pc, #148]	; (80039a4 <DT_InitRegister+0xf8>)
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	4613      	mov	r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	4413      	add	r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	440b      	add	r3, r1
 800391c:	330c      	adds	r3, #12
 800391e:	6018      	str	r0, [r3, #0]
 8003920:	e033      	b.n	800398a <DT_InitRegister+0xde>
		else
			DacTimerReg[i].arr = (((SM_MCLK / DacTimerReg[i].hertz) / DacTimerReg[i].psc) / SM_FSAMP) * DacTimerReg[i].error;
 8003922:	4920      	ldr	r1, [pc, #128]	; (80039a4 <DT_InitRegister+0xf8>)
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	4613      	mov	r3, r2
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	4413      	add	r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	440b      	add	r3, r1
 8003930:	3304      	adds	r3, #4
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a1c      	ldr	r2, [pc, #112]	; (80039a8 <DT_InitRegister+0xfc>)
 8003936:	fbb2 f1f3 	udiv	r1, r2, r3
 800393a:	481a      	ldr	r0, [pc, #104]	; (80039a4 <DT_InitRegister+0xf8>)
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	4613      	mov	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	4413      	add	r3, r2
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	4403      	add	r3, r0
 8003948:	3308      	adds	r3, #8
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003950:	ee07 3a90 	vmov	s15, r3
 8003954:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003958:	4912      	ldr	r1, [pc, #72]	; (80039a4 <DT_InitRegister+0xf8>)
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	4613      	mov	r3, r2
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4413      	add	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	440b      	add	r3, r1
 8003966:	3310      	adds	r3, #16
 8003968:	edd3 7a00 	vldr	s15, [r3]
 800396c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003970:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003974:	ee17 0a90 	vmov	r0, s15
 8003978:	490a      	ldr	r1, [pc, #40]	; (80039a4 <DT_InitRegister+0xf8>)
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	4613      	mov	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	4413      	add	r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	440b      	add	r3, r1
 8003986:	330c      	adds	r3, #12
 8003988:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	3301      	adds	r3, #1
 800398e:	607b      	str	r3, [r7, #4]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2b0d      	cmp	r3, #13
 8003994:	dd90      	ble.n	80038b8 <DT_InitRegister+0xc>
	}
}
 8003996:	bf00      	nop
 8003998:	370c      	adds	r7, #12
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	2000000c 	.word	0x2000000c
 80039a8:	00155cc0 	.word	0x00155cc0

080039ac <DT_GetRegisterByEnum>:
 *	@param pEnum Enummeration (eFreq_Preset) search criteria. Not an index
 *	@retval Pointer to the found DacTimeReg_t struct. Null if no result!
 *
 */
DacTimeReg_t* DT_GetRegisterByEnum(eFreq_Preset pEnum)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b085      	sub	sp, #20
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80039b4:	2300      	movs	r3, #0
 80039b6:	60fb      	str	r3, [r7, #12]
 80039b8:	e016      	b.n	80039e8 <DT_GetRegisterByEnum+0x3c>
		if(DacTimerReg[i].hertz == pEnum)
 80039ba:	4910      	ldr	r1, [pc, #64]	; (80039fc <DT_GetRegisterByEnum+0x50>)
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	4613      	mov	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	440b      	add	r3, r1
 80039c8:	3304      	adds	r3, #4
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d107      	bne.n	80039e2 <DT_GetRegisterByEnum+0x36>
			return &DacTimerReg[i];
 80039d2:	68fa      	ldr	r2, [r7, #12]
 80039d4:	4613      	mov	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4413      	add	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4a07      	ldr	r2, [pc, #28]	; (80039fc <DT_GetRegisterByEnum+0x50>)
 80039de:	4413      	add	r3, r2
 80039e0:	e006      	b.n	80039f0 <DT_GetRegisterByEnum+0x44>
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	3301      	adds	r3, #1
 80039e6:	60fb      	str	r3, [r7, #12]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2b0d      	cmp	r3, #13
 80039ec:	dde5      	ble.n	80039ba <DT_GetRegisterByEnum+0xe>

	return 0;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3714      	adds	r7, #20
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr
 80039fc:	2000000c 	.word	0x2000000c

08003a00 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	af00      	add	r7, sp, #0
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_HIFREQ_MAG;
		TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 8003a04:	2000      	movs	r0, #0
 8003a06:	f000 fb93 	bl	8004130 <SM_GetEncoderValue>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	4b02      	ldr	r3, [pc, #8]	; (8003a18 <FreqO_AdjustFreq+0x18>)
 8003a10:	62da      	str	r2, [r3, #44]	; 0x2c
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_LOFREQ_MAG;
}
 8003a12:	bf00      	nop
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	40013400 	.word	0x40013400

08003a1c <FreqO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ModifyOutput(uint16_t pEncValue)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	4603      	mov	r3, r0
 8003a24:	80fb      	strh	r3, [r7, #6]

	switch(pEncValue)
 8003a26:	88fb      	ldrh	r3, [r7, #6]
 8003a28:	2b38      	cmp	r3, #56	; 0x38
 8003a2a:	f200 80b4 	bhi.w	8003b96 <FreqO_ModifyOutput+0x17a>
 8003a2e:	a201      	add	r2, pc, #4	; (adr r2, 8003a34 <FreqO_ModifyOutput+0x18>)
 8003a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a34:	08003b19 	.word	0x08003b19
 8003a38:	08003b19 	.word	0x08003b19
 8003a3c:	08003b19 	.word	0x08003b19
 8003a40:	08003b19 	.word	0x08003b19
 8003a44:	08003b21 	.word	0x08003b21
 8003a48:	08003b21 	.word	0x08003b21
 8003a4c:	08003b21 	.word	0x08003b21
 8003a50:	08003b21 	.word	0x08003b21
 8003a54:	08003b29 	.word	0x08003b29
 8003a58:	08003b29 	.word	0x08003b29
 8003a5c:	08003b29 	.word	0x08003b29
 8003a60:	08003b29 	.word	0x08003b29
 8003a64:	08003b31 	.word	0x08003b31
 8003a68:	08003b31 	.word	0x08003b31
 8003a6c:	08003b31 	.word	0x08003b31
 8003a70:	08003b31 	.word	0x08003b31
 8003a74:	08003b39 	.word	0x08003b39
 8003a78:	08003b39 	.word	0x08003b39
 8003a7c:	08003b39 	.word	0x08003b39
 8003a80:	08003b39 	.word	0x08003b39
 8003a84:	08003b41 	.word	0x08003b41
 8003a88:	08003b41 	.word	0x08003b41
 8003a8c:	08003b41 	.word	0x08003b41
 8003a90:	08003b41 	.word	0x08003b41
 8003a94:	08003b4b 	.word	0x08003b4b
 8003a98:	08003b4b 	.word	0x08003b4b
 8003a9c:	08003b4b 	.word	0x08003b4b
 8003aa0:	08003b4b 	.word	0x08003b4b
 8003aa4:	08003b55 	.word	0x08003b55
 8003aa8:	08003b55 	.word	0x08003b55
 8003aac:	08003b55 	.word	0x08003b55
 8003ab0:	08003b97 	.word	0x08003b97
 8003ab4:	08003b55 	.word	0x08003b55
 8003ab8:	08003b5f 	.word	0x08003b5f
 8003abc:	08003b5f 	.word	0x08003b5f
 8003ac0:	08003b5f 	.word	0x08003b5f
 8003ac4:	08003b5f 	.word	0x08003b5f
 8003ac8:	08003b69 	.word	0x08003b69
 8003acc:	08003b69 	.word	0x08003b69
 8003ad0:	08003b69 	.word	0x08003b69
 8003ad4:	08003b69 	.word	0x08003b69
 8003ad8:	08003b73 	.word	0x08003b73
 8003adc:	08003b73 	.word	0x08003b73
 8003ae0:	08003b73 	.word	0x08003b73
 8003ae4:	08003b73 	.word	0x08003b73
 8003ae8:	08003b7d 	.word	0x08003b7d
 8003aec:	08003b7d 	.word	0x08003b7d
 8003af0:	08003b7d 	.word	0x08003b7d
 8003af4:	08003b7d 	.word	0x08003b7d
 8003af8:	08003b87 	.word	0x08003b87
 8003afc:	08003b87 	.word	0x08003b87
 8003b00:	08003b87 	.word	0x08003b87
 8003b04:	08003b87 	.word	0x08003b87
 8003b08:	08003b8f 	.word	0x08003b8f
 8003b0c:	08003b8f 	.word	0x08003b8f
 8003b10:	08003b8f 	.word	0x08003b8f
 8003b14:	08003b8f 	.word	0x08003b8f
	{
		case 0:
		case 1:
		case 2:
		case 3:
			FreqO_ApplyPreset(FPRESET_1HZ);
 8003b18:	2001      	movs	r0, #1
 8003b1a:	f000 f845 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b1e:	e03a      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 4:
		case 5:
		case 6:
		case 7:
			FreqO_ApplyPreset(FPRESET_10HZ);
 8003b20:	200a      	movs	r0, #10
 8003b22:	f000 f841 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b26:	e036      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 8:
		case 9:
		case 10:
		case 11:
			FreqO_ApplyPreset(FPRESET_50HZ);
 8003b28:	2032      	movs	r0, #50	; 0x32
 8003b2a:	f000 f83d 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b2e:	e032      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 12:
		case 13:
		case 14:
		case 15:
			FreqO_ApplyPreset(FPRESET_100HZ);
 8003b30:	2064      	movs	r0, #100	; 0x64
 8003b32:	f000 f839 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b36:	e02e      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 16:
		case 17:
		case 18:
		case 19:
			FreqO_ApplyPreset(FPRESET_250HZ);
 8003b38:	20fa      	movs	r0, #250	; 0xfa
 8003b3a:	f000 f835 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b3e:	e02a      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 20:
		case 21:
		case 22:
		case 23:
			FreqO_ApplyPreset(FPRESET_500HZ);
 8003b40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003b44:	f000 f830 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b48:	e025      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 24:
		case 25:
		case 26:
		case 27:
			FreqO_ApplyPreset(FPRESET_750HZ);
 8003b4a:	f240 20ee 	movw	r0, #750	; 0x2ee
 8003b4e:	f000 f82b 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b52:	e020      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 28:
		case 29:
		case 30:
		case 32:
			FreqO_ApplyPreset(FPRESET_1KHZ);
 8003b54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b58:	f000 f826 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b5c:	e01b      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 33:
		case 34:
		case 35:
		case 36:
			FreqO_ApplyPreset(FPRESET_5KHZ);
 8003b5e:	f241 3088 	movw	r0, #5000	; 0x1388
 8003b62:	f000 f821 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b66:	e016      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 37:
		case 38:
		case 39:
		case 40:
			FreqO_ApplyPreset(FPRESET_10KHZ);
 8003b68:	f242 7010 	movw	r0, #10000	; 0x2710
 8003b6c:	f000 f81c 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b70:	e011      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 41:
		case 42:
		case 43:
		case 44:
			FreqO_ApplyPreset(FPRESET_25KHZ);
 8003b72:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8003b76:	f000 f817 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b7a:	e00c      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 45:
		case 46:
		case 47:
		case 48:
			FreqO_ApplyPreset(FPRESET_50KHZ);
 8003b7c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003b80:	f000 f812 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b84:	e007      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 49:
		case 50:
		case 51:
		case 52:
			FreqO_ApplyPreset(FPRESET_75KHZ);
 8003b86:	4806      	ldr	r0, [pc, #24]	; (8003ba0 <FreqO_ModifyOutput+0x184>)
 8003b88:	f000 f80e 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b8c:	e003      	b.n	8003b96 <FreqO_ModifyOutput+0x17a>
		case 53:
		case 54:
		case 55:
		case 56:
			FreqO_ApplyPreset(FPRESET_100KHZ);
 8003b8e:	4805      	ldr	r0, [pc, #20]	; (8003ba4 <FreqO_ModifyOutput+0x188>)
 8003b90:	f000 f80a 	bl	8003ba8 <FreqO_ApplyPreset>
			break;
 8003b94:	bf00      	nop
	}

}
 8003b96:	bf00      	nop
 8003b98:	3708      	adds	r7, #8
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	000124f8 	.word	0x000124f8
 8003ba4:	000186a0 	.word	0x000186a0

08003ba8 <FreqO_ApplyPreset>:

 *	@retval None
 *
 */
void FreqO_ApplyPreset(eFreq_Preset pPresetEnum)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
	DacTimeReg_t* tmp = DT_GetRegisterByEnum(pPresetEnum);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7ff fefb 	bl	80039ac <DT_GetRegisterByEnum>
 8003bb6:	60f8      	str	r0, [r7, #12]
	if(tmp)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d015      	beq.n	8003bea <FreqO_ApplyPreset+0x42>
	{
		TIM8->PSC = tmp->psc;
 8003bbe:	4a0d      	ldr	r2, [pc, #52]	; (8003bf4 <FreqO_ApplyPreset+0x4c>)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	6293      	str	r3, [r2, #40]	; 0x28
		TIM8->ARR = tmp->arr;
 8003bc6:	4a0b      	ldr	r2, [pc, #44]	; (8003bf4 <FreqO_ApplyPreset+0x4c>)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	62d3      	str	r3, [r2, #44]	; 0x2c
		//eNewFreqPreset = pPresetEnum;
		Freq_Preset_Encoder_Pos_t * tmp = FreqO_FindFPresetObject(pPresetEnum);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 f822 	bl	8003c18 <FreqO_FindFPresetObject>
 8003bd4:	60b8      	str	r0, [r7, #8]
		if(tmp)
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d003      	beq.n	8003be4 <FreqO_ApplyPreset+0x3c>
		{
			pNewFreqPresetEncoderPos = tmp;
 8003bdc:	4a06      	ldr	r2, [pc, #24]	; (8003bf8 <FreqO_ApplyPreset+0x50>)
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	6013      	str	r3, [r2, #0]
		{
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
		}

	}
}
 8003be2:	e002      	b.n	8003bea <FreqO_ApplyPreset+0x42>
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
 8003be4:	4805      	ldr	r0, [pc, #20]	; (8003bfc <FreqO_ApplyPreset+0x54>)
 8003be6:	f7fd fb41 	bl	800126c <DM_SetErrorDebugMsg>
}
 8003bea:	bf00      	nop
 8003bec:	3710      	adds	r7, #16
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40013400 	.word	0x40013400
 8003bf8:	20000198 	.word	0x20000198
 8003bfc:	0800f9e4 	.word	0x0800f9e4

08003c00 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to Freq_Preset_Encoder_Pos_t struct
 *
 */
Freq_Preset_Encoder_Pos_t * FreqO_GetFPresetObject()
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
	return pNewFreqPresetEncoderPos;
 8003c04:	4b03      	ldr	r3, [pc, #12]	; (8003c14 <FreqO_GetFPresetObject+0x14>)
 8003c06:	681b      	ldr	r3, [r3, #0]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	20000198 	.word	0x20000198

08003c18 <FreqO_FindFPresetObject>:

 *	@retval pointer to Freq_Preset_Encoder_Pos_t struct
 *
 */
Freq_Preset_Encoder_Pos_t * FreqO_FindFPresetObject(eFreq_Preset pEnum)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8003c20:	2300      	movs	r3, #0
 8003c22:	60fb      	str	r3, [r7, #12]
 8003c24:	e00e      	b.n	8003c44 <FreqO_FindFPresetObject+0x2c>
	{
		if(aFreqPresetEncoderPos[i].hertz == pEnum)
 8003c26:	4a0d      	ldr	r2, [pc, #52]	; (8003c5c <FreqO_FindFPresetObject+0x44>)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d104      	bne.n	8003c3e <FreqO_FindFPresetObject+0x26>
		{
			return &aFreqPresetEncoderPos[i];
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	00db      	lsls	r3, r3, #3
 8003c38:	4a08      	ldr	r2, [pc, #32]	; (8003c5c <FreqO_FindFPresetObject+0x44>)
 8003c3a:	4413      	add	r3, r2
 8003c3c:	e009      	b.n	8003c52 <FreqO_FindFPresetObject+0x3a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	3301      	adds	r3, #1
 8003c42:	60fb      	str	r3, [r7, #12]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2b0d      	cmp	r3, #13
 8003c48:	dded      	ble.n	8003c26 <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 8003c4a:	4805      	ldr	r0, [pc, #20]	; (8003c60 <FreqO_FindFPresetObject+0x48>)
 8003c4c:	f7fd fb0e 	bl	800126c <DM_SetErrorDebugMsg>
	return 0;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	20000128 	.word	0x20000128
 8003c60:	0800fa0c 	.word	0x0800fa0c

08003c64 <FreqO_GetFreqPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FreqO_GetFreqPresetEncoderRange()
{
 8003c64:	b480      	push	{r7}
 8003c66:	af00      	add	r7, sp, #0
	return FreqPresetEncoderRange;
 8003c68:	4b03      	ldr	r3, [pc, #12]	; (8003c78 <FreqO_GetFreqPresetEncoderRange+0x14>)
 8003c6a:	781b      	ldrb	r3, [r3, #0]
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	20000124 	.word	0x20000124

08003c7c <FreqO_GetOutputFreq>:
 *	@param None
 *	@retval uint32_t
 *
 */
uint32_t FreqO_GetOutputFreq()
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	af00      	add	r7, sp, #0
	return TIM8->ARR;
 8003c80:	4b03      	ldr	r3, [pc, #12]	; (8003c90 <FreqO_GetOutputFreq+0x14>)
 8003c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	40013400 	.word	0x40013400

08003c94 <FuncO_Init>:

uint32_t *pOriginalSignalDataTable = sine_data_table_3600;


void FuncO_Init()
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	607b      	str	r3, [r7, #4]
 8003c9e:	e00a      	b.n	8003cb6 <FuncO_Init+0x22>
		aProcessedSignalDataTable[i] = sine_data_table_3600[i];
 8003ca0:	4a12      	ldr	r2, [pc, #72]	; (8003cec <FuncO_Init+0x58>)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003ca8:	4911      	ldr	r1, [pc, #68]	; (8003cf0 <FuncO_Init+0x5c>)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	607b      	str	r3, [r7, #4]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2b77      	cmp	r3, #119	; 0x77
 8003cba:	ddf1      	ble.n	8003ca0 <FuncO_Init+0xc>

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	603b      	str	r3, [r7, #0]
 8003cc0:	e00a      	b.n	8003cd8 <FuncO_Init+0x44>
		aProcessedSyncDataTable[i] = sine_data_table_3600[i];
 8003cc2:	4a0a      	ldr	r2, [pc, #40]	; (8003cec <FuncO_Init+0x58>)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003cca:	490a      	ldr	r1, [pc, #40]	; (8003cf4 <FuncO_Init+0x60>)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	603b      	str	r3, [r7, #0]
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	2b77      	cmp	r3, #119	; 0x77
 8003cdc:	ddf1      	ble.n	8003cc2 <FuncO_Init+0x2e>
}
 8003cde:	bf00      	nop
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	20001568 	.word	0x20001568
 8003cf0:	2000210c 	.word	0x2000210c
 8003cf4:	20001f2c 	.word	0x20001f2c

08003cf8 <FuncO_ModifySignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ModifySignalOutput(uint16_t pEncoderValue)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	80fb      	strh	r3, [r7, #6]


	switch(pEncoderValue)
 8003d02:	88fb      	ldrh	r3, [r7, #6]
 8003d04:	2b17      	cmp	r3, #23
 8003d06:	d84b      	bhi.n	8003da0 <FuncO_ModifySignalOutput+0xa8>
 8003d08:	a201      	add	r2, pc, #4	; (adr r2, 8003d10 <FuncO_ModifySignalOutput+0x18>)
 8003d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d0e:	bf00      	nop
 8003d10:	08003d71 	.word	0x08003d71
 8003d14:	08003d71 	.word	0x08003d71
 8003d18:	08003d71 	.word	0x08003d71
 8003d1c:	08003d79 	.word	0x08003d79
 8003d20:	08003d79 	.word	0x08003d79
 8003d24:	08003d79 	.word	0x08003d79
 8003d28:	08003d79 	.word	0x08003d79
 8003d2c:	08003d81 	.word	0x08003d81
 8003d30:	08003d81 	.word	0x08003d81
 8003d34:	08003d81 	.word	0x08003d81
 8003d38:	08003d81 	.word	0x08003d81
 8003d3c:	08003d89 	.word	0x08003d89
 8003d40:	08003d89 	.word	0x08003d89
 8003d44:	08003d89 	.word	0x08003d89
 8003d48:	08003d89 	.word	0x08003d89
 8003d4c:	08003d91 	.word	0x08003d91
 8003d50:	08003d91 	.word	0x08003d91
 8003d54:	08003d91 	.word	0x08003d91
 8003d58:	08003d91 	.word	0x08003d91
 8003d5c:	08003d99 	.word	0x08003d99
 8003d60:	08003d99 	.word	0x08003d99
 8003d64:	08003d99 	.word	0x08003d99
 8003d68:	08003d99 	.word	0x08003d99
 8003d6c:	08003d99 	.word	0x08003d99
	{
		case 0:
		case 1:
		case 2:

			FuncO_ApplyPresetToSignal(SINE_FUNC_MODE);
 8003d70:	2000      	movs	r0, #0
 8003d72:	f000 f819 	bl	8003da8 <FuncO_ApplyPresetToSignal>
			break;
 8003d76:	e013      	b.n	8003da0 <FuncO_ModifySignalOutput+0xa8>
		case 3:
		case 4:
		case 5:
		case 6:

			FuncO_ApplyPresetToSignal(SQUARE_FUNC_MODE);
 8003d78:	2001      	movs	r0, #1
 8003d7a:	f000 f815 	bl	8003da8 <FuncO_ApplyPresetToSignal>

			break;
 8003d7e:	e00f      	b.n	8003da0 <FuncO_ModifySignalOutput+0xa8>
		case 7:
		case 8:
		case 9:
		case 10:

			FuncO_ApplyPresetToSignal(SAW_FUNC_MODE);
 8003d80:	2002      	movs	r0, #2
 8003d82:	f000 f811 	bl	8003da8 <FuncO_ApplyPresetToSignal>
			break;
 8003d86:	e00b      	b.n	8003da0 <FuncO_ModifySignalOutput+0xa8>
		case 11:
		case 12:
		case 13:
		case 14:

			FuncO_ApplyPresetToSignal(REV_SAW_FUNC_MODE);
 8003d88:	2003      	movs	r0, #3
 8003d8a:	f000 f80d 	bl	8003da8 <FuncO_ApplyPresetToSignal>
			break;
 8003d8e:	e007      	b.n	8003da0 <FuncO_ModifySignalOutput+0xa8>
		case 15:
		case 16:
		case 17:
		case 18:

			FuncO_ApplyPresetToSignal(TRIANGLE_FUNC_MODE);
 8003d90:	2004      	movs	r0, #4
 8003d92:	f000 f809 	bl	8003da8 <FuncO_ApplyPresetToSignal>
			break;
 8003d96:	e003      	b.n	8003da0 <FuncO_ModifySignalOutput+0xa8>
		case 20:
		case 21:
		case 22:
		case 23:

			FuncO_ApplyPresetToSignal(IMPULSE_FUNC_MODE);
 8003d98:	2005      	movs	r0, #5
 8003d9a:	f000 f805 	bl	8003da8 <FuncO_ApplyPresetToSignal>
			break;
 8003d9e:	bf00      	nop
	}
}
 8003da0:	bf00      	nop
 8003da2:	3708      	adds	r7, #8
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <FuncO_ApplyPresetToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSignal(eOutput_mode pPresetEnum)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af02      	add	r7, sp, #8
 8003dae:	4603      	mov	r3, r0
 8003db0:	71fb      	strb	r3, [r7, #7]

	switch(pPresetEnum)
 8003db2:	79fb      	ldrb	r3, [r7, #7]
 8003db4:	2b05      	cmp	r3, #5
 8003db6:	f200 80b1 	bhi.w	8003f1c <FuncO_ApplyPresetToSignal+0x174>
 8003dba:	a201      	add	r2, pc, #4	; (adr r2, 8003dc0 <FuncO_ApplyPresetToSignal+0x18>)
 8003dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc0:	08003dd9 	.word	0x08003dd9
 8003dc4:	08003e0f 	.word	0x08003e0f
 8003dc8:	08003e45 	.word	0x08003e45
 8003dcc:	08003e7b 	.word	0x08003e7b
 8003dd0:	08003eb1 	.word	0x08003eb1
 8003dd4:	08003ee7 	.word	0x08003ee7
	{
		case SINE_FUNC_MODE:

			pOriginalSignalDataTable = sine_data_table_3600;
 8003dd8:	4b52      	ldr	r3, [pc, #328]	; (8003f24 <FuncO_ApplyPresetToSignal+0x17c>)
 8003dda:	4a53      	ldr	r2, [pc, #332]	; (8003f28 <FuncO_ApplyPresetToSignal+0x180>)
 8003ddc:	601a      	str	r2, [r3, #0]
			//pOriginalSignalDataTable = sine_data_table_1300;

			VPP_ApplyPresetToSignal(VPP_GetVppPresetObject(SIGNAL_OUTPUT_PRESET)->Vpp_literal);
 8003dde:	2000      	movs	r0, #0
 8003de0:	f000 ff5c 	bl	8004c9c <VPP_GetVppPresetObject>
 8003de4:	4603      	mov	r3, r0
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f000 fa01 	bl	80041f0 <VPP_ApplyPresetToSignal>

			pSignalFuncPresetEncoderPos = &aFuncPresetEncoderPos[0];
 8003dee:	4b4f      	ldr	r3, [pc, #316]	; (8003f2c <FuncO_ApplyPresetToSignal+0x184>)
 8003df0:	4a4f      	ldr	r2, [pc, #316]	; (8003f30 <FuncO_ApplyPresetToSignal+0x188>)
 8003df2:	601a      	str	r2, [r3, #0]

			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8003df4:	2100      	movs	r1, #0
 8003df6:	484f      	ldr	r0, [pc, #316]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003df8:	f004 fb78 	bl	80084ec <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aProcessedSignalDataTable, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	2378      	movs	r3, #120	; 0x78
 8003e02:	4a4d      	ldr	r2, [pc, #308]	; (8003f38 <FuncO_ApplyPresetToSignal+0x190>)
 8003e04:	2100      	movs	r1, #0
 8003e06:	484b      	ldr	r0, [pc, #300]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003e08:	f004 faae 	bl	8008368 <HAL_DAC_Start_DMA>
			break;
 8003e0c:	e086      	b.n	8003f1c <FuncO_ApplyPresetToSignal+0x174>

		case SQUARE_FUNC_MODE:

			pOriginalSignalDataTable = square_data_table_3600;
 8003e0e:	4b45      	ldr	r3, [pc, #276]	; (8003f24 <FuncO_ApplyPresetToSignal+0x17c>)
 8003e10:	4a4a      	ldr	r2, [pc, #296]	; (8003f3c <FuncO_ApplyPresetToSignal+0x194>)
 8003e12:	601a      	str	r2, [r3, #0]

			VPP_ApplyPresetToSignal(VPP_GetVppPresetObject(SIGNAL_OUTPUT_PRESET)->Vpp_literal);
 8003e14:	2000      	movs	r0, #0
 8003e16:	f000 ff41 	bl	8004c9c <VPP_GetVppPresetObject>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f000 f9e6 	bl	80041f0 <VPP_ApplyPresetToSignal>

			pSignalFuncPresetEncoderPos = &aFuncPresetEncoderPos[1];
 8003e24:	4b41      	ldr	r3, [pc, #260]	; (8003f2c <FuncO_ApplyPresetToSignal+0x184>)
 8003e26:	4a46      	ldr	r2, [pc, #280]	; (8003f40 <FuncO_ApplyPresetToSignal+0x198>)
 8003e28:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	4841      	ldr	r0, [pc, #260]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003e2e:	f004 fb5d 	bl	80084ec <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aProcessedSignalDataTable, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
 8003e32:	2300      	movs	r3, #0
 8003e34:	9300      	str	r3, [sp, #0]
 8003e36:	2378      	movs	r3, #120	; 0x78
 8003e38:	4a3f      	ldr	r2, [pc, #252]	; (8003f38 <FuncO_ApplyPresetToSignal+0x190>)
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	483d      	ldr	r0, [pc, #244]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003e3e:	f004 fa93 	bl	8008368 <HAL_DAC_Start_DMA>
			break;
 8003e42:	e06b      	b.n	8003f1c <FuncO_ApplyPresetToSignal+0x174>

		case SAW_FUNC_MODE:

			pOriginalSignalDataTable = saw_data_table_3600;
 8003e44:	4b37      	ldr	r3, [pc, #220]	; (8003f24 <FuncO_ApplyPresetToSignal+0x17c>)
 8003e46:	4a3f      	ldr	r2, [pc, #252]	; (8003f44 <FuncO_ApplyPresetToSignal+0x19c>)
 8003e48:	601a      	str	r2, [r3, #0]

			VPP_ApplyPresetToSignal(VPP_GetVppPresetObject(SIGNAL_OUTPUT_PRESET)->Vpp_literal);
 8003e4a:	2000      	movs	r0, #0
 8003e4c:	f000 ff26 	bl	8004c9c <VPP_GetVppPresetObject>
 8003e50:	4603      	mov	r3, r0
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f000 f9cb 	bl	80041f0 <VPP_ApplyPresetToSignal>

			pSignalFuncPresetEncoderPos = &aFuncPresetEncoderPos[2];
 8003e5a:	4b34      	ldr	r3, [pc, #208]	; (8003f2c <FuncO_ApplyPresetToSignal+0x184>)
 8003e5c:	4a3a      	ldr	r2, [pc, #232]	; (8003f48 <FuncO_ApplyPresetToSignal+0x1a0>)
 8003e5e:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8003e60:	2100      	movs	r1, #0
 8003e62:	4834      	ldr	r0, [pc, #208]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003e64:	f004 fb42 	bl	80084ec <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aProcessedSignalDataTable, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
 8003e68:	2300      	movs	r3, #0
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	2378      	movs	r3, #120	; 0x78
 8003e6e:	4a32      	ldr	r2, [pc, #200]	; (8003f38 <FuncO_ApplyPresetToSignal+0x190>)
 8003e70:	2100      	movs	r1, #0
 8003e72:	4830      	ldr	r0, [pc, #192]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003e74:	f004 fa78 	bl	8008368 <HAL_DAC_Start_DMA>
			break;
 8003e78:	e050      	b.n	8003f1c <FuncO_ApplyPresetToSignal+0x174>

		case REV_SAW_FUNC_MODE:

			pOriginalSignalDataTable = saw_rev_data_table_3600;
 8003e7a:	4b2a      	ldr	r3, [pc, #168]	; (8003f24 <FuncO_ApplyPresetToSignal+0x17c>)
 8003e7c:	4a33      	ldr	r2, [pc, #204]	; (8003f4c <FuncO_ApplyPresetToSignal+0x1a4>)
 8003e7e:	601a      	str	r2, [r3, #0]

			VPP_ApplyPresetToSignal(VPP_GetVppPresetObject(SIGNAL_OUTPUT_PRESET)->Vpp_literal);
 8003e80:	2000      	movs	r0, #0
 8003e82:	f000 ff0b 	bl	8004c9c <VPP_GetVppPresetObject>
 8003e86:	4603      	mov	r3, r0
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f000 f9b0 	bl	80041f0 <VPP_ApplyPresetToSignal>

			pSignalFuncPresetEncoderPos = &aFuncPresetEncoderPos[3];
 8003e90:	4b26      	ldr	r3, [pc, #152]	; (8003f2c <FuncO_ApplyPresetToSignal+0x184>)
 8003e92:	4a2f      	ldr	r2, [pc, #188]	; (8003f50 <FuncO_ApplyPresetToSignal+0x1a8>)
 8003e94:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8003e96:	2100      	movs	r1, #0
 8003e98:	4826      	ldr	r0, [pc, #152]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003e9a:	f004 fb27 	bl	80084ec <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aProcessedSignalDataTable, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	2378      	movs	r3, #120	; 0x78
 8003ea4:	4a24      	ldr	r2, [pc, #144]	; (8003f38 <FuncO_ApplyPresetToSignal+0x190>)
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	4822      	ldr	r0, [pc, #136]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003eaa:	f004 fa5d 	bl	8008368 <HAL_DAC_Start_DMA>
			break;
 8003eae:	e035      	b.n	8003f1c <FuncO_ApplyPresetToSignal+0x174>

		case TRIANGLE_FUNC_MODE:

			pOriginalSignalDataTable = triangle_data_table_3600;
 8003eb0:	4b1c      	ldr	r3, [pc, #112]	; (8003f24 <FuncO_ApplyPresetToSignal+0x17c>)
 8003eb2:	4a28      	ldr	r2, [pc, #160]	; (8003f54 <FuncO_ApplyPresetToSignal+0x1ac>)
 8003eb4:	601a      	str	r2, [r3, #0]

			VPP_ApplyPresetToSignal(VPP_GetVppPresetObject(SIGNAL_OUTPUT_PRESET)->Vpp_literal);
 8003eb6:	2000      	movs	r0, #0
 8003eb8:	f000 fef0 	bl	8004c9c <VPP_GetVppPresetObject>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 f995 	bl	80041f0 <VPP_ApplyPresetToSignal>

			pSignalFuncPresetEncoderPos = &aFuncPresetEncoderPos[4];
 8003ec6:	4b19      	ldr	r3, [pc, #100]	; (8003f2c <FuncO_ApplyPresetToSignal+0x184>)
 8003ec8:	4a23      	ldr	r2, [pc, #140]	; (8003f58 <FuncO_ApplyPresetToSignal+0x1b0>)
 8003eca:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8003ecc:	2100      	movs	r1, #0
 8003ece:	4819      	ldr	r0, [pc, #100]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003ed0:	f004 fb0c 	bl	80084ec <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aProcessedSignalDataTable, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	2378      	movs	r3, #120	; 0x78
 8003eda:	4a17      	ldr	r2, [pc, #92]	; (8003f38 <FuncO_ApplyPresetToSignal+0x190>)
 8003edc:	2100      	movs	r1, #0
 8003ede:	4815      	ldr	r0, [pc, #84]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003ee0:	f004 fa42 	bl	8008368 <HAL_DAC_Start_DMA>
			break;
 8003ee4:	e01a      	b.n	8003f1c <FuncO_ApplyPresetToSignal+0x174>

		case IMPULSE_FUNC_MODE:

			pOriginalSignalDataTable = unitimpulse_data_table_3600;
 8003ee6:	4b0f      	ldr	r3, [pc, #60]	; (8003f24 <FuncO_ApplyPresetToSignal+0x17c>)
 8003ee8:	4a1c      	ldr	r2, [pc, #112]	; (8003f5c <FuncO_ApplyPresetToSignal+0x1b4>)
 8003eea:	601a      	str	r2, [r3, #0]

			VPP_ApplyPresetToSignal(VPP_GetVppPresetObject(SIGNAL_OUTPUT_PRESET)->Vpp_literal);
 8003eec:	2000      	movs	r0, #0
 8003eee:	f000 fed5 	bl	8004c9c <VPP_GetVppPresetObject>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f000 f97a 	bl	80041f0 <VPP_ApplyPresetToSignal>

			pSignalFuncPresetEncoderPos = &aFuncPresetEncoderPos[5];
 8003efc:	4b0b      	ldr	r3, [pc, #44]	; (8003f2c <FuncO_ApplyPresetToSignal+0x184>)
 8003efe:	4a18      	ldr	r2, [pc, #96]	; (8003f60 <FuncO_ApplyPresetToSignal+0x1b8>)
 8003f00:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8003f02:	2100      	movs	r1, #0
 8003f04:	480b      	ldr	r0, [pc, #44]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003f06:	f004 faf1 	bl	80084ec <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aProcessedSignalDataTable, UNITIMPULSE_DATA_SIZE,  DAC_ALIGN_12B_R);
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	2378      	movs	r3, #120	; 0x78
 8003f10:	4a09      	ldr	r2, [pc, #36]	; (8003f38 <FuncO_ApplyPresetToSignal+0x190>)
 8003f12:	2100      	movs	r1, #0
 8003f14:	4807      	ldr	r0, [pc, #28]	; (8003f34 <FuncO_ApplyPresetToSignal+0x18c>)
 8003f16:	f004 fa27 	bl	8008368 <HAL_DAC_Start_DMA>
			break;
 8003f1a:	bf00      	nop
	//
	}



}
 8003f1c:	bf00      	nop
 8003f1e:	3708      	adds	r7, #8
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	200001ac 	.word	0x200001ac
 8003f28:	20001568 	.word	0x20001568
 8003f2c:	200001b0 	.word	0x200001b0
 8003f30:	200001a0 	.word	0x200001a0
 8003f34:	200025d4 	.word	0x200025d4
 8003f38:	2000210c 	.word	0x2000210c
 8003f3c:	20001748 	.word	0x20001748
 8003f40:	200001a2 	.word	0x200001a2
 8003f44:	200011a8 	.word	0x200011a8
 8003f48:	200001a4 	.word	0x200001a4
 8003f4c:	20001388 	.word	0x20001388
 8003f50:	200001a6 	.word	0x200001a6
 8003f54:	20001928 	.word	0x20001928
 8003f58:	200001a8 	.word	0x200001a8
 8003f5c:	20001b08 	.word	0x20001b08
 8003f60:	200001aa 	.word	0x200001aa

08003f64 <FuncO_GetSignalFPresetObject>:
 *	@param None
 *	@retval pointer to Func_Preset_Encoder_Pos_t struct
 *
 */
Func_Preset_Encoder_Pos_t * FuncO_GetSignalFPresetObject()
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
	return pSignalFuncPresetEncoderPos;
 8003f68:	4b03      	ldr	r3, [pc, #12]	; (8003f78 <FuncO_GetSignalFPresetObject+0x14>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	200001b0 	.word	0x200001b0

08003f7c <FuncO_GetFuncPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FuncO_GetFuncPresetEncoderRange()
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
	return FuncPresetEncoderRange;
 8003f80:	4b03      	ldr	r3, [pc, #12]	; (8003f90 <FuncO_GetFuncPresetEncoderRange+0x14>)
 8003f82:	781b      	ldrb	r3, [r3, #0]
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	2000019c 	.word	0x2000019c

08003f94 <GO_ApplyPreset_Fast>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPreset_Fast(eOutput_gain pPresetEnum)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	71fb      	strb	r3, [r7, #7]



	switch(pPresetEnum)
 8003f9e:	79fb      	ldrb	r3, [r7, #7]
 8003fa0:	2b07      	cmp	r3, #7
 8003fa2:	f200 80ab 	bhi.w	80040fc <GO_ApplyPreset_Fast+0x168>
 8003fa6:	a201      	add	r2, pc, #4	; (adr r2, 8003fac <GO_ApplyPreset_Fast+0x18>)
 8003fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fac:	08003fcd 	.word	0x08003fcd
 8003fb0:	08003ff3 	.word	0x08003ff3
 8003fb4:	08004019 	.word	0x08004019
 8003fb8:	0800403f 	.word	0x0800403f
 8003fbc:	08004065 	.word	0x08004065
 8003fc0:	0800408b 	.word	0x0800408b
 8003fc4:	080040b1 	.word	0x080040b1
 8003fc8:	080040d7 	.word	0x080040d7
	{
		case ZERO_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[0];
 8003fcc:	4b4d      	ldr	r3, [pc, #308]	; (8004104 <GO_ApplyPreset_Fast+0x170>)
 8003fce:	4a4e      	ldr	r2, [pc, #312]	; (8004108 <GO_ApplyPreset_Fast+0x174>)
 8003fd0:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	2101      	movs	r1, #1
 8003fd6:	484d      	ldr	r0, [pc, #308]	; (800410c <GO_ApplyPreset_Fast+0x178>)
 8003fd8:	f005 f9b4 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003fdc:	2200      	movs	r2, #0
 8003fde:	2120      	movs	r1, #32
 8003fe0:	484b      	ldr	r0, [pc, #300]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 8003fe2:	f005 f9af 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	2110      	movs	r1, #16
 8003fea:	4849      	ldr	r0, [pc, #292]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 8003fec:	f005 f9aa 	bl	8009344 <HAL_GPIO_WritePin>
			break;
 8003ff0:	e084      	b.n	80040fc <GO_ApplyPreset_Fast+0x168>

		case ONE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[1];
 8003ff2:	4b44      	ldr	r3, [pc, #272]	; (8004104 <GO_ApplyPreset_Fast+0x170>)
 8003ff4:	4a47      	ldr	r2, [pc, #284]	; (8004114 <GO_ApplyPreset_Fast+0x180>)
 8003ff6:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	2101      	movs	r1, #1
 8003ffc:	4843      	ldr	r0, [pc, #268]	; (800410c <GO_ApplyPreset_Fast+0x178>)
 8003ffe:	f005 f9a1 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004002:	2200      	movs	r2, #0
 8004004:	2120      	movs	r1, #32
 8004006:	4842      	ldr	r0, [pc, #264]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 8004008:	f005 f99c 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 800400c:	2200      	movs	r2, #0
 800400e:	2110      	movs	r1, #16
 8004010:	483f      	ldr	r0, [pc, #252]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 8004012:	f005 f997 	bl	8009344 <HAL_GPIO_WritePin>
			break;
 8004016:	e071      	b.n	80040fc <GO_ApplyPreset_Fast+0x168>

		case TWO_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[2];
 8004018:	4b3a      	ldr	r3, [pc, #232]	; (8004104 <GO_ApplyPreset_Fast+0x170>)
 800401a:	4a3f      	ldr	r2, [pc, #252]	; (8004118 <GO_ApplyPreset_Fast+0x184>)
 800401c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 800401e:	2200      	movs	r2, #0
 8004020:	2101      	movs	r1, #1
 8004022:	483a      	ldr	r0, [pc, #232]	; (800410c <GO_ApplyPreset_Fast+0x178>)
 8004024:	f005 f98e 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004028:	2201      	movs	r2, #1
 800402a:	2120      	movs	r1, #32
 800402c:	4838      	ldr	r0, [pc, #224]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 800402e:	f005 f989 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004032:	2200      	movs	r2, #0
 8004034:	2110      	movs	r1, #16
 8004036:	4836      	ldr	r0, [pc, #216]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 8004038:	f005 f984 	bl	8009344 <HAL_GPIO_WritePin>
			break;
 800403c:	e05e      	b.n	80040fc <GO_ApplyPreset_Fast+0x168>

		case THREE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[3];
 800403e:	4b31      	ldr	r3, [pc, #196]	; (8004104 <GO_ApplyPreset_Fast+0x170>)
 8004040:	4a36      	ldr	r2, [pc, #216]	; (800411c <GO_ApplyPreset_Fast+0x188>)
 8004042:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004044:	2201      	movs	r2, #1
 8004046:	2101      	movs	r1, #1
 8004048:	4830      	ldr	r0, [pc, #192]	; (800410c <GO_ApplyPreset_Fast+0x178>)
 800404a:	f005 f97b 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800404e:	2201      	movs	r2, #1
 8004050:	2120      	movs	r1, #32
 8004052:	482f      	ldr	r0, [pc, #188]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 8004054:	f005 f976 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004058:	2200      	movs	r2, #0
 800405a:	2110      	movs	r1, #16
 800405c:	482c      	ldr	r0, [pc, #176]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 800405e:	f005 f971 	bl	8009344 <HAL_GPIO_WritePin>
			break;
 8004062:	e04b      	b.n	80040fc <GO_ApplyPreset_Fast+0x168>

		case FOUR_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[4];
 8004064:	4b27      	ldr	r3, [pc, #156]	; (8004104 <GO_ApplyPreset_Fast+0x170>)
 8004066:	4a2e      	ldr	r2, [pc, #184]	; (8004120 <GO_ApplyPreset_Fast+0x18c>)
 8004068:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 800406a:	2200      	movs	r2, #0
 800406c:	2101      	movs	r1, #1
 800406e:	4827      	ldr	r0, [pc, #156]	; (800410c <GO_ApplyPreset_Fast+0x178>)
 8004070:	f005 f968 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004074:	2200      	movs	r2, #0
 8004076:	2120      	movs	r1, #32
 8004078:	4825      	ldr	r0, [pc, #148]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 800407a:	f005 f963 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 800407e:	2201      	movs	r2, #1
 8004080:	2110      	movs	r1, #16
 8004082:	4823      	ldr	r0, [pc, #140]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 8004084:	f005 f95e 	bl	8009344 <HAL_GPIO_WritePin>
			break;
 8004088:	e038      	b.n	80040fc <GO_ApplyPreset_Fast+0x168>

		case FIVE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[5];
 800408a:	4b1e      	ldr	r3, [pc, #120]	; (8004104 <GO_ApplyPreset_Fast+0x170>)
 800408c:	4a25      	ldr	r2, [pc, #148]	; (8004124 <GO_ApplyPreset_Fast+0x190>)
 800408e:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004090:	2201      	movs	r2, #1
 8004092:	2101      	movs	r1, #1
 8004094:	481d      	ldr	r0, [pc, #116]	; (800410c <GO_ApplyPreset_Fast+0x178>)
 8004096:	f005 f955 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800409a:	2200      	movs	r2, #0
 800409c:	2120      	movs	r1, #32
 800409e:	481c      	ldr	r0, [pc, #112]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 80040a0:	f005 f950 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80040a4:	2201      	movs	r2, #1
 80040a6:	2110      	movs	r1, #16
 80040a8:	4819      	ldr	r0, [pc, #100]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 80040aa:	f005 f94b 	bl	8009344 <HAL_GPIO_WritePin>
			break;
 80040ae:	e025      	b.n	80040fc <GO_ApplyPreset_Fast+0x168>

		case SIX_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[6];
 80040b0:	4b14      	ldr	r3, [pc, #80]	; (8004104 <GO_ApplyPreset_Fast+0x170>)
 80040b2:	4a1d      	ldr	r2, [pc, #116]	; (8004128 <GO_ApplyPreset_Fast+0x194>)
 80040b4:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80040b6:	2200      	movs	r2, #0
 80040b8:	2101      	movs	r1, #1
 80040ba:	4814      	ldr	r0, [pc, #80]	; (800410c <GO_ApplyPreset_Fast+0x178>)
 80040bc:	f005 f942 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80040c0:	2201      	movs	r2, #1
 80040c2:	2120      	movs	r1, #32
 80040c4:	4812      	ldr	r0, [pc, #72]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 80040c6:	f005 f93d 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80040ca:	2201      	movs	r2, #1
 80040cc:	2110      	movs	r1, #16
 80040ce:	4810      	ldr	r0, [pc, #64]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 80040d0:	f005 f938 	bl	8009344 <HAL_GPIO_WritePin>
			break;
 80040d4:	e012      	b.n	80040fc <GO_ApplyPreset_Fast+0x168>

		case SEVEN_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[7];
 80040d6:	4b0b      	ldr	r3, [pc, #44]	; (8004104 <GO_ApplyPreset_Fast+0x170>)
 80040d8:	4a14      	ldr	r2, [pc, #80]	; (800412c <GO_ApplyPreset_Fast+0x198>)
 80040da:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80040dc:	2201      	movs	r2, #1
 80040de:	2101      	movs	r1, #1
 80040e0:	480a      	ldr	r0, [pc, #40]	; (800410c <GO_ApplyPreset_Fast+0x178>)
 80040e2:	f005 f92f 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80040e6:	2201      	movs	r2, #1
 80040e8:	2120      	movs	r1, #32
 80040ea:	4809      	ldr	r0, [pc, #36]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 80040ec:	f005 f92a 	bl	8009344 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80040f0:	2201      	movs	r2, #1
 80040f2:	2110      	movs	r1, #16
 80040f4:	4806      	ldr	r0, [pc, #24]	; (8004110 <GO_ApplyPreset_Fast+0x17c>)
 80040f6:	f005 f925 	bl	8009344 <HAL_GPIO_WritePin>
			break;
 80040fa:	bf00      	nop
	}
}
 80040fc:	bf00      	nop
 80040fe:	3708      	adds	r7, #8
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	200001cc 	.word	0x200001cc
 8004108:	200001b4 	.word	0x200001b4
 800410c:	48000400 	.word	0x48000400
 8004110:	48000800 	.word	0x48000800
 8004114:	200001b7 	.word	0x200001b7
 8004118:	200001ba 	.word	0x200001ba
 800411c:	200001bd 	.word	0x200001bd
 8004120:	200001c0 	.word	0x200001c0
 8004124:	200001c3 	.word	0x200001c3
 8004128:	200001c6 	.word	0x200001c6
 800412c:	200001c9 	.word	0x200001c9

08004130 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	71fb      	strb	r3, [r7, #7]
	if(direction)
 800413a:	79fb      	ldrb	r3, [r7, #7]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d008      	beq.n	8004152 <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8004140:	4b08      	ldr	r3, [pc, #32]	; (8004164 <SM_GetEncoderValue+0x34>)
 8004142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004144:	b29a      	uxth	r2, r3
 8004146:	4b07      	ldr	r3, [pc, #28]	; (8004164 <SM_GetEncoderValue+0x34>)
 8004148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414a:	b29b      	uxth	r3, r3
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	b29b      	uxth	r3, r3
 8004150:	e002      	b.n	8004158 <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 8004152:	4b04      	ldr	r3, [pc, #16]	; (8004164 <SM_GetEncoderValue+0x34>)
 8004154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004156:	b29b      	uxth	r3, r3
	}
}
 8004158:	4618      	mov	r0, r3
 800415a:	370c      	adds	r7, #12
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr
 8004164:	40012c00 	.word	0x40012c00

08004168 <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
	volatile float tim8_psc;
	volatile float tim8_arr;

	// safe-guard against divide by zero
	(TIM8->PSC == 0) ? (tim8_psc = 1) : (tim8_psc = TIM8->PSC);
 800416e:	4b1d      	ldr	r3, [pc, #116]	; (80041e4 <SM_GetOutputInHertz+0x7c>)
 8004170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004172:	2b00      	cmp	r3, #0
 8004174:	d103      	bne.n	800417e <SM_GetOutputInHertz+0x16>
 8004176:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800417a:	60bb      	str	r3, [r7, #8]
 800417c:	e007      	b.n	800418e <SM_GetOutputInHertz+0x26>
 800417e:	4b19      	ldr	r3, [pc, #100]	; (80041e4 <SM_GetOutputInHertz+0x7c>)
 8004180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004182:	ee07 3a90 	vmov	s15, r3
 8004186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800418a:	edc7 7a02 	vstr	s15, [r7, #8]
	(TIM8->ARR == 0) ? (tim8_arr = 1) : (tim8_arr = TIM8->ARR);
 800418e:	4b15      	ldr	r3, [pc, #84]	; (80041e4 <SM_GetOutputInHertz+0x7c>)
 8004190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004192:	2b00      	cmp	r3, #0
 8004194:	d103      	bne.n	800419e <SM_GetOutputInHertz+0x36>
 8004196:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800419a:	607b      	str	r3, [r7, #4]
 800419c:	e007      	b.n	80041ae <SM_GetOutputInHertz+0x46>
 800419e:	4b11      	ldr	r3, [pc, #68]	; (80041e4 <SM_GetOutputInHertz+0x7c>)
 80041a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a2:	ee07 3a90 	vmov	s15, r3
 80041a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041aa:	edc7 7a01 	vstr	s15, [r7, #4]

	float tim8_freq = SM_MCLK / (tim8_psc * tim8_arr);
 80041ae:	ed97 7a02 	vldr	s14, [r7, #8]
 80041b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80041b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041ba:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80041e8 <SM_GetOutputInHertz+0x80>
 80041be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041c2:	edc7 7a03 	vstr	s15, [r7, #12]


	return tim8_freq / SM_FSAMP;
 80041c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80041ca:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80041ec <SM_GetOutputInHertz+0x84>
 80041ce:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80041d2:	eef0 7a66 	vmov.f32	s15, s13
}
 80041d6:	eeb0 0a67 	vmov.f32	s0, s15
 80041da:	3714      	adds	r7, #20
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr
 80041e4:	40013400 	.word	0x40013400
 80041e8:	4d2037a0 	.word	0x4d2037a0
 80041ec:	42f00000 	.word	0x42f00000

080041f0 <VPP_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyPresetToSignal(eVppPreset_t pPresetEnum)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	4603      	mov	r3, r0
 80041f8:	71fb      	strb	r3, [r7, #7]
    pSignalVppEncoderPreset = &aVppEncoderPresets[pPresetEnum];
 80041fa:	79fa      	ldrb	r2, [r7, #7]
 80041fc:	4613      	mov	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	1a9b      	subs	r3, r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4a0f      	ldr	r2, [pc, #60]	; (8004244 <VPP_ApplyPresetToSignal+0x54>)
 8004206:	4413      	add	r3, r2
 8004208:	4a0f      	ldr	r2, [pc, #60]	; (8004248 <VPP_ApplyPresetToSignal+0x58>)
 800420a:	6013      	str	r3, [r2, #0]
    //GO_ApplyPreset_Fast((ONE_GAIN));

    // set the gain preset
    GO_ApplyPreset_Fast(pSignalVppEncoderPreset->gain_preset);
 800420c:	4b0e      	ldr	r3, [pc, #56]	; (8004248 <VPP_ApplyPresetToSignal+0x58>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	7a1b      	ldrb	r3, [r3, #8]
 8004212:	4618      	mov	r0, r3
 8004214:	f7ff febe 	bl	8003f94 <GO_ApplyPreset_Fast>

    // set the amplitude
    _ProcessSignalDataTable(pSignalVppEncoderPreset->neg_gain_coeff, pSignalVppEncoderPreset->vpp_offset , pSignalVppEncoderPreset->epos);
 8004218:	4b0b      	ldr	r3, [pc, #44]	; (8004248 <VPP_ApplyPresetToSignal+0x58>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	edd3 7a04 	vldr	s15, [r3, #16]
 8004220:	4b09      	ldr	r3, [pc, #36]	; (8004248 <VPP_ApplyPresetToSignal+0x58>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	ed93 7a05 	vldr	s14, [r3, #20]
 8004228:	4b07      	ldr	r3, [pc, #28]	; (8004248 <VPP_ApplyPresetToSignal+0x58>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	8b1b      	ldrh	r3, [r3, #24]
 800422e:	4618      	mov	r0, r3
 8004230:	eef0 0a47 	vmov.f32	s1, s14
 8004234:	eeb0 0a67 	vmov.f32	s0, s15
 8004238:	f000 f808 	bl	800424c <_ProcessSignalDataTable>
}
 800423c:	bf00      	nop
 800423e:	3708      	adds	r7, #8
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}
 8004244:	200001d0 	.word	0x200001d0
 8004248:	20000c88 	.word	0x20000c88

0800424c <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float vpp_offset, uint16_t _encoder_value)
{
 800424c:	b480      	push	{r7}
 800424e:	b089      	sub	sp, #36	; 0x24
 8004250:	af00      	add	r7, sp, #0
 8004252:	ed87 0a03 	vstr	s0, [r7, #12]
 8004256:	edc7 0a02 	vstr	s1, [r7, #8]
 800425a:	4603      	mov	r3, r0
 800425c:	80fb      	strh	r3, [r7, #6]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800425e:	2300      	movs	r3, #0
 8004260:	61fb      	str	r3, [r7, #28]
 8004262:	e00c      	b.n	800427e <_ProcessSignalDataTable+0x32>
	{
		tmpDataTable[i] = pOriginalSignalDataTable[i];
 8004264:	4b35      	ldr	r3, [pc, #212]	; (800433c <_ProcessSignalDataTable+0xf0>)
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	4413      	add	r3, r2
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	4933      	ldr	r1, [pc, #204]	; (8004340 <_ProcessSignalDataTable+0xf4>)
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	3301      	adds	r3, #1
 800427c:	61fb      	str	r3, [r7, #28]
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	2b77      	cmp	r3, #119	; 0x77
 8004282:	ddef      	ble.n	8004264 <_ProcessSignalDataTable+0x18>
	}

	float pos_offset_coeff = 1;
 8004284:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004288:	61bb      	str	r3, [r7, #24]
	if(_encoder_value)
 800428a:	88fb      	ldrh	r3, [r7, #6]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d008      	beq.n	80042a2 <_ProcessSignalDataTable+0x56>
		pos_offset_coeff = (_encoder_value/4);
 8004290:	88fb      	ldrh	r3, [r7, #6]
 8004292:	089b      	lsrs	r3, r3, #2
 8004294:	b29b      	uxth	r3, r3
 8004296:	ee07 3a90 	vmov	s15, r3
 800429a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800429e:	edc7 7a06 	vstr	s15, [r7, #24]

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80042a2:	2300      	movs	r3, #0
 80042a4:	617b      	str	r3, [r7, #20]
 80042a6:	e02e      	b.n	8004306 <_ProcessSignalDataTable+0xba>
	{

		tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 80042a8:	4a25      	ldr	r2, [pc, #148]	; (8004340 <_ProcessSignalDataTable+0xf4>)
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042b0:	ee07 3a90 	vmov	s15, r3
 80042b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80042b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80042bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042c4:	ee17 1a90 	vmov	r1, s15
 80042c8:	4a1d      	ldr	r2, [pc, #116]	; (8004340 <_ProcessSignalDataTable+0xf4>)
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		tmpDataTable[i] = tmpDataTable[i] + (vpp_offset * pos_offset_coeff);
 80042d0:	4a1b      	ldr	r2, [pc, #108]	; (8004340 <_ProcessSignalDataTable+0xf4>)
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d8:	ee07 3a90 	vmov	s15, r3
 80042dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80042e0:	edd7 6a02 	vldr	s13, [r7, #8]
 80042e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80042e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80042ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042f4:	ee17 1a90 	vmov	r1, s15
 80042f8:	4a11      	ldr	r2, [pc, #68]	; (8004340 <_ProcessSignalDataTable+0xf4>)
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	3301      	adds	r3, #1
 8004304:	617b      	str	r3, [r7, #20]
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	2b77      	cmp	r3, #119	; 0x77
 800430a:	ddcd      	ble.n	80042a8 <_ProcessSignalDataTable+0x5c>
	}
	//HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800430c:	2300      	movs	r3, #0
 800430e:	613b      	str	r3, [r7, #16]
 8004310:	e00a      	b.n	8004328 <_ProcessSignalDataTable+0xdc>
	{
		aProcessedSignalDataTable[i] = tmpDataTable[i];
 8004312:	4a0b      	ldr	r2, [pc, #44]	; (8004340 <_ProcessSignalDataTable+0xf4>)
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800431a:	490a      	ldr	r1, [pc, #40]	; (8004344 <_ProcessSignalDataTable+0xf8>)
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	3301      	adds	r3, #1
 8004326:	613b      	str	r3, [r7, #16]
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	2b77      	cmp	r3, #119	; 0x77
 800432c:	ddf1      	ble.n	8004312 <_ProcessSignalDataTable+0xc6>
	}
	//HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aProcessedSignalDataTable, SINE_DATA_SIZE,  DAC_ALIGN_12B_R);
}
 800432e:	bf00      	nop
 8004330:	3724      	adds	r7, #36	; 0x24
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	200001ac 	.word	0x200001ac
 8004340:	200022ec 	.word	0x200022ec
 8004344:	2000210c 	.word	0x2000210c

08004348 <VPP_ModifySignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ModifySignalOutput(uint16_t pEncoderValue)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	4603      	mov	r3, r0
 8004350:	80fb      	strh	r3, [r7, #6]
	switch(pEncoderValue)
 8004352:	88fb      	ldrh	r3, [r7, #6]
 8004354:	f5b3 7fc3 	cmp.w	r3, #390	; 0x186
 8004358:	f200 849a 	bhi.w	8004c90 <VPP_ModifySignalOutput+0x948>
 800435c:	a201      	add	r2, pc, #4	; (adr r2, 8004364 <VPP_ModifySignalOutput+0x1c>)
 800435e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004362:	bf00      	nop
 8004364:	08004981 	.word	0x08004981
 8004368:	08004981 	.word	0x08004981
 800436c:	08004981 	.word	0x08004981
 8004370:	08004989 	.word	0x08004989
 8004374:	08004989 	.word	0x08004989
 8004378:	08004989 	.word	0x08004989
 800437c:	08004989 	.word	0x08004989
 8004380:	08004991 	.word	0x08004991
 8004384:	08004991 	.word	0x08004991
 8004388:	08004991 	.word	0x08004991
 800438c:	08004991 	.word	0x08004991
 8004390:	08004999 	.word	0x08004999
 8004394:	08004999 	.word	0x08004999
 8004398:	08004999 	.word	0x08004999
 800439c:	08004999 	.word	0x08004999
 80043a0:	080049a1 	.word	0x080049a1
 80043a4:	080049a1 	.word	0x080049a1
 80043a8:	080049a1 	.word	0x080049a1
 80043ac:	080049a1 	.word	0x080049a1
 80043b0:	080049a9 	.word	0x080049a9
 80043b4:	080049a9 	.word	0x080049a9
 80043b8:	080049a9 	.word	0x080049a9
 80043bc:	080049a9 	.word	0x080049a9
 80043c0:	080049b1 	.word	0x080049b1
 80043c4:	080049b1 	.word	0x080049b1
 80043c8:	080049b1 	.word	0x080049b1
 80043cc:	080049b1 	.word	0x080049b1
 80043d0:	080049b9 	.word	0x080049b9
 80043d4:	080049b9 	.word	0x080049b9
 80043d8:	080049b9 	.word	0x080049b9
 80043dc:	080049b9 	.word	0x080049b9
 80043e0:	080049c1 	.word	0x080049c1
 80043e4:	080049c1 	.word	0x080049c1
 80043e8:	080049c1 	.word	0x080049c1
 80043ec:	080049c1 	.word	0x080049c1
 80043f0:	080049c9 	.word	0x080049c9
 80043f4:	080049c9 	.word	0x080049c9
 80043f8:	080049c9 	.word	0x080049c9
 80043fc:	080049c9 	.word	0x080049c9
 8004400:	080049d1 	.word	0x080049d1
 8004404:	080049d1 	.word	0x080049d1
 8004408:	080049d1 	.word	0x080049d1
 800440c:	080049d1 	.word	0x080049d1
 8004410:	080049d9 	.word	0x080049d9
 8004414:	080049d9 	.word	0x080049d9
 8004418:	080049d9 	.word	0x080049d9
 800441c:	080049d9 	.word	0x080049d9
 8004420:	080049e1 	.word	0x080049e1
 8004424:	080049e1 	.word	0x080049e1
 8004428:	080049e1 	.word	0x080049e1
 800442c:	080049e1 	.word	0x080049e1
 8004430:	080049e9 	.word	0x080049e9
 8004434:	080049e9 	.word	0x080049e9
 8004438:	080049e9 	.word	0x080049e9
 800443c:	080049e9 	.word	0x080049e9
 8004440:	080049f1 	.word	0x080049f1
 8004444:	080049f1 	.word	0x080049f1
 8004448:	080049f1 	.word	0x080049f1
 800444c:	080049f1 	.word	0x080049f1
 8004450:	080049f9 	.word	0x080049f9
 8004454:	080049f9 	.word	0x080049f9
 8004458:	080049f9 	.word	0x080049f9
 800445c:	080049f9 	.word	0x080049f9
 8004460:	08004a01 	.word	0x08004a01
 8004464:	08004a01 	.word	0x08004a01
 8004468:	08004a01 	.word	0x08004a01
 800446c:	08004a01 	.word	0x08004a01
 8004470:	08004a09 	.word	0x08004a09
 8004474:	08004a09 	.word	0x08004a09
 8004478:	08004a09 	.word	0x08004a09
 800447c:	08004a09 	.word	0x08004a09
 8004480:	08004a11 	.word	0x08004a11
 8004484:	08004a11 	.word	0x08004a11
 8004488:	08004a11 	.word	0x08004a11
 800448c:	08004a11 	.word	0x08004a11
 8004490:	08004a19 	.word	0x08004a19
 8004494:	08004a19 	.word	0x08004a19
 8004498:	08004a19 	.word	0x08004a19
 800449c:	08004a19 	.word	0x08004a19
 80044a0:	08004a21 	.word	0x08004a21
 80044a4:	08004a21 	.word	0x08004a21
 80044a8:	08004a21 	.word	0x08004a21
 80044ac:	08004a21 	.word	0x08004a21
 80044b0:	08004a29 	.word	0x08004a29
 80044b4:	08004a29 	.word	0x08004a29
 80044b8:	08004a29 	.word	0x08004a29
 80044bc:	08004a29 	.word	0x08004a29
 80044c0:	08004a31 	.word	0x08004a31
 80044c4:	08004a31 	.word	0x08004a31
 80044c8:	08004a31 	.word	0x08004a31
 80044cc:	08004a31 	.word	0x08004a31
 80044d0:	08004a39 	.word	0x08004a39
 80044d4:	08004a39 	.word	0x08004a39
 80044d8:	08004a39 	.word	0x08004a39
 80044dc:	08004a39 	.word	0x08004a39
 80044e0:	08004a41 	.word	0x08004a41
 80044e4:	08004a41 	.word	0x08004a41
 80044e8:	08004a41 	.word	0x08004a41
 80044ec:	08004a41 	.word	0x08004a41
 80044f0:	08004a49 	.word	0x08004a49
 80044f4:	08004a49 	.word	0x08004a49
 80044f8:	08004a49 	.word	0x08004a49
 80044fc:	08004a49 	.word	0x08004a49
 8004500:	08004a51 	.word	0x08004a51
 8004504:	08004a51 	.word	0x08004a51
 8004508:	08004a51 	.word	0x08004a51
 800450c:	08004a51 	.word	0x08004a51
 8004510:	08004a59 	.word	0x08004a59
 8004514:	08004a59 	.word	0x08004a59
 8004518:	08004a59 	.word	0x08004a59
 800451c:	08004a59 	.word	0x08004a59
 8004520:	08004a61 	.word	0x08004a61
 8004524:	08004a61 	.word	0x08004a61
 8004528:	08004a61 	.word	0x08004a61
 800452c:	08004a61 	.word	0x08004a61
 8004530:	08004a69 	.word	0x08004a69
 8004534:	08004a69 	.word	0x08004a69
 8004538:	08004a69 	.word	0x08004a69
 800453c:	08004a69 	.word	0x08004a69
 8004540:	08004a71 	.word	0x08004a71
 8004544:	08004a71 	.word	0x08004a71
 8004548:	08004a71 	.word	0x08004a71
 800454c:	08004a71 	.word	0x08004a71
 8004550:	08004a79 	.word	0x08004a79
 8004554:	08004a79 	.word	0x08004a79
 8004558:	08004a79 	.word	0x08004a79
 800455c:	08004a79 	.word	0x08004a79
 8004560:	08004a81 	.word	0x08004a81
 8004564:	08004a81 	.word	0x08004a81
 8004568:	08004a81 	.word	0x08004a81
 800456c:	08004a81 	.word	0x08004a81
 8004570:	08004a89 	.word	0x08004a89
 8004574:	08004a89 	.word	0x08004a89
 8004578:	08004a89 	.word	0x08004a89
 800457c:	08004a89 	.word	0x08004a89
 8004580:	08004a91 	.word	0x08004a91
 8004584:	08004a91 	.word	0x08004a91
 8004588:	08004a91 	.word	0x08004a91
 800458c:	08004a91 	.word	0x08004a91
 8004590:	08004a99 	.word	0x08004a99
 8004594:	08004a99 	.word	0x08004a99
 8004598:	08004a99 	.word	0x08004a99
 800459c:	08004a99 	.word	0x08004a99
 80045a0:	08004aa1 	.word	0x08004aa1
 80045a4:	08004aa1 	.word	0x08004aa1
 80045a8:	08004aa1 	.word	0x08004aa1
 80045ac:	08004aa1 	.word	0x08004aa1
 80045b0:	08004aa9 	.word	0x08004aa9
 80045b4:	08004aa9 	.word	0x08004aa9
 80045b8:	08004aa9 	.word	0x08004aa9
 80045bc:	08004aa9 	.word	0x08004aa9
 80045c0:	08004ab1 	.word	0x08004ab1
 80045c4:	08004ab1 	.word	0x08004ab1
 80045c8:	08004ab1 	.word	0x08004ab1
 80045cc:	08004ab1 	.word	0x08004ab1
 80045d0:	08004ab9 	.word	0x08004ab9
 80045d4:	08004ab9 	.word	0x08004ab9
 80045d8:	08004ab9 	.word	0x08004ab9
 80045dc:	08004ab9 	.word	0x08004ab9
 80045e0:	08004ac1 	.word	0x08004ac1
 80045e4:	08004ac1 	.word	0x08004ac1
 80045e8:	08004ac1 	.word	0x08004ac1
 80045ec:	08004ac1 	.word	0x08004ac1
 80045f0:	08004ac9 	.word	0x08004ac9
 80045f4:	08004ac9 	.word	0x08004ac9
 80045f8:	08004ac9 	.word	0x08004ac9
 80045fc:	08004ac9 	.word	0x08004ac9
 8004600:	08004ad1 	.word	0x08004ad1
 8004604:	08004ad1 	.word	0x08004ad1
 8004608:	08004ad1 	.word	0x08004ad1
 800460c:	08004ad1 	.word	0x08004ad1
 8004610:	08004ad9 	.word	0x08004ad9
 8004614:	08004ad9 	.word	0x08004ad9
 8004618:	08004ad9 	.word	0x08004ad9
 800461c:	08004ad9 	.word	0x08004ad9
 8004620:	08004ae1 	.word	0x08004ae1
 8004624:	08004ae1 	.word	0x08004ae1
 8004628:	08004ae1 	.word	0x08004ae1
 800462c:	08004ae1 	.word	0x08004ae1
 8004630:	08004ae9 	.word	0x08004ae9
 8004634:	08004ae9 	.word	0x08004ae9
 8004638:	08004ae9 	.word	0x08004ae9
 800463c:	08004ae9 	.word	0x08004ae9
 8004640:	08004af1 	.word	0x08004af1
 8004644:	08004af1 	.word	0x08004af1
 8004648:	08004af1 	.word	0x08004af1
 800464c:	08004af1 	.word	0x08004af1
 8004650:	08004af9 	.word	0x08004af9
 8004654:	08004af9 	.word	0x08004af9
 8004658:	08004af9 	.word	0x08004af9
 800465c:	08004af9 	.word	0x08004af9
 8004660:	08004b01 	.word	0x08004b01
 8004664:	08004b01 	.word	0x08004b01
 8004668:	08004b01 	.word	0x08004b01
 800466c:	08004b01 	.word	0x08004b01
 8004670:	08004b09 	.word	0x08004b09
 8004674:	08004b09 	.word	0x08004b09
 8004678:	08004b09 	.word	0x08004b09
 800467c:	08004b09 	.word	0x08004b09
 8004680:	08004b11 	.word	0x08004b11
 8004684:	08004b11 	.word	0x08004b11
 8004688:	08004b11 	.word	0x08004b11
 800468c:	08004b11 	.word	0x08004b11
 8004690:	08004b19 	.word	0x08004b19
 8004694:	08004b19 	.word	0x08004b19
 8004698:	08004b19 	.word	0x08004b19
 800469c:	08004b19 	.word	0x08004b19
 80046a0:	08004b21 	.word	0x08004b21
 80046a4:	08004b21 	.word	0x08004b21
 80046a8:	08004b21 	.word	0x08004b21
 80046ac:	08004b21 	.word	0x08004b21
 80046b0:	08004b29 	.word	0x08004b29
 80046b4:	08004b29 	.word	0x08004b29
 80046b8:	08004b29 	.word	0x08004b29
 80046bc:	08004b29 	.word	0x08004b29
 80046c0:	08004b31 	.word	0x08004b31
 80046c4:	08004b31 	.word	0x08004b31
 80046c8:	08004b31 	.word	0x08004b31
 80046cc:	08004b31 	.word	0x08004b31
 80046d0:	08004b39 	.word	0x08004b39
 80046d4:	08004b39 	.word	0x08004b39
 80046d8:	08004b39 	.word	0x08004b39
 80046dc:	08004b39 	.word	0x08004b39
 80046e0:	08004b41 	.word	0x08004b41
 80046e4:	08004b41 	.word	0x08004b41
 80046e8:	08004b41 	.word	0x08004b41
 80046ec:	08004b41 	.word	0x08004b41
 80046f0:	08004b49 	.word	0x08004b49
 80046f4:	08004b49 	.word	0x08004b49
 80046f8:	08004b49 	.word	0x08004b49
 80046fc:	08004b49 	.word	0x08004b49
 8004700:	08004b51 	.word	0x08004b51
 8004704:	08004b51 	.word	0x08004b51
 8004708:	08004b51 	.word	0x08004b51
 800470c:	08004b51 	.word	0x08004b51
 8004710:	08004b59 	.word	0x08004b59
 8004714:	08004b59 	.word	0x08004b59
 8004718:	08004b59 	.word	0x08004b59
 800471c:	08004b59 	.word	0x08004b59
 8004720:	08004b61 	.word	0x08004b61
 8004724:	08004b61 	.word	0x08004b61
 8004728:	08004b61 	.word	0x08004b61
 800472c:	08004b61 	.word	0x08004b61
 8004730:	08004b69 	.word	0x08004b69
 8004734:	08004b69 	.word	0x08004b69
 8004738:	08004b69 	.word	0x08004b69
 800473c:	08004b69 	.word	0x08004b69
 8004740:	08004b71 	.word	0x08004b71
 8004744:	08004b71 	.word	0x08004b71
 8004748:	08004b71 	.word	0x08004b71
 800474c:	08004b71 	.word	0x08004b71
 8004750:	08004b79 	.word	0x08004b79
 8004754:	08004b79 	.word	0x08004b79
 8004758:	08004b79 	.word	0x08004b79
 800475c:	08004b79 	.word	0x08004b79
 8004760:	08004b81 	.word	0x08004b81
 8004764:	08004b81 	.word	0x08004b81
 8004768:	08004b81 	.word	0x08004b81
 800476c:	08004b81 	.word	0x08004b81
 8004770:	08004b89 	.word	0x08004b89
 8004774:	08004b89 	.word	0x08004b89
 8004778:	08004b89 	.word	0x08004b89
 800477c:	08004b89 	.word	0x08004b89
 8004780:	08004b91 	.word	0x08004b91
 8004784:	08004b91 	.word	0x08004b91
 8004788:	08004b91 	.word	0x08004b91
 800478c:	08004b91 	.word	0x08004b91
 8004790:	08004b99 	.word	0x08004b99
 8004794:	08004b99 	.word	0x08004b99
 8004798:	08004b99 	.word	0x08004b99
 800479c:	08004b99 	.word	0x08004b99
 80047a0:	08004ba1 	.word	0x08004ba1
 80047a4:	08004ba1 	.word	0x08004ba1
 80047a8:	08004ba1 	.word	0x08004ba1
 80047ac:	08004ba1 	.word	0x08004ba1
 80047b0:	08004ba9 	.word	0x08004ba9
 80047b4:	08004ba9 	.word	0x08004ba9
 80047b8:	08004ba9 	.word	0x08004ba9
 80047bc:	08004ba9 	.word	0x08004ba9
 80047c0:	08004bb1 	.word	0x08004bb1
 80047c4:	08004bb1 	.word	0x08004bb1
 80047c8:	08004bb1 	.word	0x08004bb1
 80047cc:	08004bb1 	.word	0x08004bb1
 80047d0:	08004bb9 	.word	0x08004bb9
 80047d4:	08004bb9 	.word	0x08004bb9
 80047d8:	08004bb9 	.word	0x08004bb9
 80047dc:	08004bb9 	.word	0x08004bb9
 80047e0:	08004bc1 	.word	0x08004bc1
 80047e4:	08004bc1 	.word	0x08004bc1
 80047e8:	08004bc1 	.word	0x08004bc1
 80047ec:	08004bc1 	.word	0x08004bc1
 80047f0:	08004bc9 	.word	0x08004bc9
 80047f4:	08004bc9 	.word	0x08004bc9
 80047f8:	08004bc9 	.word	0x08004bc9
 80047fc:	08004bc9 	.word	0x08004bc9
 8004800:	08004bd1 	.word	0x08004bd1
 8004804:	08004bd1 	.word	0x08004bd1
 8004808:	08004bd1 	.word	0x08004bd1
 800480c:	08004bd1 	.word	0x08004bd1
 8004810:	08004bd9 	.word	0x08004bd9
 8004814:	08004bd9 	.word	0x08004bd9
 8004818:	08004bd9 	.word	0x08004bd9
 800481c:	08004bd9 	.word	0x08004bd9
 8004820:	08004be1 	.word	0x08004be1
 8004824:	08004be1 	.word	0x08004be1
 8004828:	08004be1 	.word	0x08004be1
 800482c:	08004be1 	.word	0x08004be1
 8004830:	08004be9 	.word	0x08004be9
 8004834:	08004be9 	.word	0x08004be9
 8004838:	08004be9 	.word	0x08004be9
 800483c:	08004be9 	.word	0x08004be9
 8004840:	08004bf1 	.word	0x08004bf1
 8004844:	08004bf1 	.word	0x08004bf1
 8004848:	08004bf1 	.word	0x08004bf1
 800484c:	08004bf1 	.word	0x08004bf1
 8004850:	08004bf9 	.word	0x08004bf9
 8004854:	08004bf9 	.word	0x08004bf9
 8004858:	08004bf9 	.word	0x08004bf9
 800485c:	08004bf9 	.word	0x08004bf9
 8004860:	08004c01 	.word	0x08004c01
 8004864:	08004c01 	.word	0x08004c01
 8004868:	08004c01 	.word	0x08004c01
 800486c:	08004c01 	.word	0x08004c01
 8004870:	08004c09 	.word	0x08004c09
 8004874:	08004c09 	.word	0x08004c09
 8004878:	08004c09 	.word	0x08004c09
 800487c:	08004c09 	.word	0x08004c09
 8004880:	08004c11 	.word	0x08004c11
 8004884:	08004c11 	.word	0x08004c11
 8004888:	08004c11 	.word	0x08004c11
 800488c:	08004c11 	.word	0x08004c11
 8004890:	08004c19 	.word	0x08004c19
 8004894:	08004c19 	.word	0x08004c19
 8004898:	08004c19 	.word	0x08004c19
 800489c:	08004c19 	.word	0x08004c19
 80048a0:	08004c21 	.word	0x08004c21
 80048a4:	08004c21 	.word	0x08004c21
 80048a8:	08004c21 	.word	0x08004c21
 80048ac:	08004c21 	.word	0x08004c21
 80048b0:	08004c29 	.word	0x08004c29
 80048b4:	08004c29 	.word	0x08004c29
 80048b8:	08004c29 	.word	0x08004c29
 80048bc:	08004c29 	.word	0x08004c29
 80048c0:	08004c31 	.word	0x08004c31
 80048c4:	08004c31 	.word	0x08004c31
 80048c8:	08004c31 	.word	0x08004c31
 80048cc:	08004c31 	.word	0x08004c31
 80048d0:	08004c39 	.word	0x08004c39
 80048d4:	08004c39 	.word	0x08004c39
 80048d8:	08004c39 	.word	0x08004c39
 80048dc:	08004c39 	.word	0x08004c39
 80048e0:	08004c41 	.word	0x08004c41
 80048e4:	08004c41 	.word	0x08004c41
 80048e8:	08004c41 	.word	0x08004c41
 80048ec:	08004c41 	.word	0x08004c41
 80048f0:	08004c49 	.word	0x08004c49
 80048f4:	08004c49 	.word	0x08004c49
 80048f8:	08004c49 	.word	0x08004c49
 80048fc:	08004c49 	.word	0x08004c49
 8004900:	08004c51 	.word	0x08004c51
 8004904:	08004c51 	.word	0x08004c51
 8004908:	08004c51 	.word	0x08004c51
 800490c:	08004c51 	.word	0x08004c51
 8004910:	08004c59 	.word	0x08004c59
 8004914:	08004c59 	.word	0x08004c59
 8004918:	08004c59 	.word	0x08004c59
 800491c:	08004c59 	.word	0x08004c59
 8004920:	08004c61 	.word	0x08004c61
 8004924:	08004c61 	.word	0x08004c61
 8004928:	08004c61 	.word	0x08004c61
 800492c:	08004c61 	.word	0x08004c61
 8004930:	08004c69 	.word	0x08004c69
 8004934:	08004c69 	.word	0x08004c69
 8004938:	08004c69 	.word	0x08004c69
 800493c:	08004c69 	.word	0x08004c69
 8004940:	08004c71 	.word	0x08004c71
 8004944:	08004c71 	.word	0x08004c71
 8004948:	08004c71 	.word	0x08004c71
 800494c:	08004c71 	.word	0x08004c71
 8004950:	08004c79 	.word	0x08004c79
 8004954:	08004c79 	.word	0x08004c79
 8004958:	08004c79 	.word	0x08004c79
 800495c:	08004c79 	.word	0x08004c79
 8004960:	08004c81 	.word	0x08004c81
 8004964:	08004c81 	.word	0x08004c81
 8004968:	08004c81 	.word	0x08004c81
 800496c:	08004c81 	.word	0x08004c81
 8004970:	08004c89 	.word	0x08004c89
 8004974:	08004c89 	.word	0x08004c89
 8004978:	08004c89 	.word	0x08004c89
 800497c:	08004c89 	.word	0x08004c89
	{
		case 0	:
		case 1	:
		case 2	:
			VPP_ApplyPresetToSignal( VPP01 );
 8004980:	2000      	movs	r0, #0
 8004982:	f7ff fc35 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004986:	e184      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 3	:
		case 4	:
		case 5	:
		case 6	:
			VPP_ApplyPresetToSignal( VPP02	);
 8004988:	2001      	movs	r0, #1
 800498a:	f7ff fc31 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 800498e:	e180      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 7	:
		case 8	:
		case 9	:
		case 10	:
			VPP_ApplyPresetToSignal( VPP03	);
 8004990:	2002      	movs	r0, #2
 8004992:	f7ff fc2d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004996:	e17c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 11	:
		case 12	:
		case 13	:
		case 14	:
			VPP_ApplyPresetToSignal( VPP04	);
 8004998:	2003      	movs	r0, #3
 800499a:	f7ff fc29 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 800499e:	e178      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 15	:
		case 16	:
		case 17	:
		case 18	:
			VPP_ApplyPresetToSignal( VPP05	);
 80049a0:	2004      	movs	r0, #4
 80049a2:	f7ff fc25 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049a6:	e174      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 19	:
		case 20	:
		case 21	:
		case 22	:
			VPP_ApplyPresetToSignal( VPP06	);
 80049a8:	2005      	movs	r0, #5
 80049aa:	f7ff fc21 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049ae:	e170      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 23	:
		case 24	:
		case 25	:
		case 26	:
			VPP_ApplyPresetToSignal( VPP07	);
 80049b0:	2006      	movs	r0, #6
 80049b2:	f7ff fc1d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049b6:	e16c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 27	:
		case 28	:
		case 29	:
		case 30	:
			VPP_ApplyPresetToSignal( VPP08	);
 80049b8:	2007      	movs	r0, #7
 80049ba:	f7ff fc19 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049be:	e168      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 31	:
		case 32	:
		case 33	:
		case 34	:
			VPP_ApplyPresetToSignal( VPP09	);
 80049c0:	2008      	movs	r0, #8
 80049c2:	f7ff fc15 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049c6:	e164      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 35	:
		case 36	:
		case 37	:
		case 38	:
			VPP_ApplyPresetToSignal( VPP10	);
 80049c8:	2009      	movs	r0, #9
 80049ca:	f7ff fc11 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049ce:	e160      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 39	:
		case 40	:
		case 41	:
		case 42	:
			VPP_ApplyPresetToSignal( VPP11	);
 80049d0:	200a      	movs	r0, #10
 80049d2:	f7ff fc0d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049d6:	e15c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 43	:
		case 44	:
		case 45	:
		case 46	:
			VPP_ApplyPresetToSignal( VPP12	);
 80049d8:	200b      	movs	r0, #11
 80049da:	f7ff fc09 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049de:	e158      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 47	:
		case 48	:
		case 49	:
		case 50	:
			VPP_ApplyPresetToSignal( VPP13	);
 80049e0:	200c      	movs	r0, #12
 80049e2:	f7ff fc05 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049e6:	e154      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 51	:
		case 52	:
		case 53	:
		case 54	:
			VPP_ApplyPresetToSignal( VPP14	);
 80049e8:	200d      	movs	r0, #13
 80049ea:	f7ff fc01 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049ee:	e150      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 55	:
		case 56	:
		case 57	:
		case 58	:
			VPP_ApplyPresetToSignal( VPP15	);
 80049f0:	200e      	movs	r0, #14
 80049f2:	f7ff fbfd 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049f6:	e14c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 59	:
		case 60	:
		case 61	:
		case 62	:
			VPP_ApplyPresetToSignal( VPP16	);
 80049f8:	200f      	movs	r0, #15
 80049fa:	f7ff fbf9 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 80049fe:	e148      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 63	:
		case 64	:
		case 65	:
		case 66	:
			VPP_ApplyPresetToSignal( VPP17	);
 8004a00:	2010      	movs	r0, #16
 8004a02:	f7ff fbf5 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a06:	e144      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 67	:
		case 68	:
		case 69	:
		case 70	:
			VPP_ApplyPresetToSignal( VPP18	);
 8004a08:	2011      	movs	r0, #17
 8004a0a:	f7ff fbf1 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a0e:	e140      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 71	:
		case 72	:
		case 73	:
		case 74	:
			VPP_ApplyPresetToSignal( VPP19	);
 8004a10:	2012      	movs	r0, #18
 8004a12:	f7ff fbed 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a16:	e13c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 75	:
		case 76	:
		case 77	:
		case 78	:
			VPP_ApplyPresetToSignal( VPP20	);
 8004a18:	2013      	movs	r0, #19
 8004a1a:	f7ff fbe9 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a1e:	e138      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 79	:
		case 80	:
		case 81	:
		case 82	:
			VPP_ApplyPresetToSignal( VPP21	);
 8004a20:	2014      	movs	r0, #20
 8004a22:	f7ff fbe5 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a26:	e134      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 83	:
		case 84	:
		case 85	:
		case 86	:
			VPP_ApplyPresetToSignal( VPP22	);
 8004a28:	2015      	movs	r0, #21
 8004a2a:	f7ff fbe1 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a2e:	e130      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 87	:
		case 88	:
		case 89	:
		case 90	:
			VPP_ApplyPresetToSignal( VPP23	);
 8004a30:	2016      	movs	r0, #22
 8004a32:	f7ff fbdd 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a36:	e12c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 91	:
		case 92	:
		case 93	:
		case 94	:
			VPP_ApplyPresetToSignal( VPP24	);
 8004a38:	2017      	movs	r0, #23
 8004a3a:	f7ff fbd9 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a3e:	e128      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 95	:
		case 96	:
		case 97	:
		case 98	:
			VPP_ApplyPresetToSignal( VPP25	);
 8004a40:	2018      	movs	r0, #24
 8004a42:	f7ff fbd5 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a46:	e124      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 99		:
		case 100	:
		case 101	:
		case 102	:
			VPP_ApplyPresetToSignal( VPP26	);
 8004a48:	2019      	movs	r0, #25
 8004a4a:	f7ff fbd1 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a4e:	e120      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 103	:
		case 104	:
		case 105	:
		case 106	:
			VPP_ApplyPresetToSignal( VPP27	);
 8004a50:	201a      	movs	r0, #26
 8004a52:	f7ff fbcd 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a56:	e11c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 107	:
		case 108	:
		case 109	:
		case 110	:
			VPP_ApplyPresetToSignal( VPP28	);
 8004a58:	201b      	movs	r0, #27
 8004a5a:	f7ff fbc9 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a5e:	e118      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 111	:
		case 112	:
		case 113	:
		case 114	:
			VPP_ApplyPresetToSignal( VPP29	);
 8004a60:	201c      	movs	r0, #28
 8004a62:	f7ff fbc5 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a66:	e114      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 115	:
		case 116	:
		case 117	:
		case 118	:
			VPP_ApplyPresetToSignal( VPP30	);
 8004a68:	201d      	movs	r0, #29
 8004a6a:	f7ff fbc1 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a6e:	e110      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 119	:
		case 120	:
		case 121	:
		case 122	:
			VPP_ApplyPresetToSignal( VPP31	);
 8004a70:	201e      	movs	r0, #30
 8004a72:	f7ff fbbd 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a76:	e10c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 123	:
		case 124	:
		case 125	:
		case 126	:
			VPP_ApplyPresetToSignal( VPP32	);
 8004a78:	201f      	movs	r0, #31
 8004a7a:	f7ff fbb9 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a7e:	e108      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 127	:
		case 128	:
		case 129	:
		case 130	:
			VPP_ApplyPresetToSignal( VPP33	);
 8004a80:	2020      	movs	r0, #32
 8004a82:	f7ff fbb5 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a86:	e104      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 131	:
		case 132	:
		case 133	:
		case 134	:
			VPP_ApplyPresetToSignal( VPP34	);
 8004a88:	2021      	movs	r0, #33	; 0x21
 8004a8a:	f7ff fbb1 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a8e:	e100      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 135	:
		case 136	:
		case 137	:
		case 138	:
			VPP_ApplyPresetToSignal( VPP35	);
 8004a90:	2022      	movs	r0, #34	; 0x22
 8004a92:	f7ff fbad 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a96:	e0fc      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 139	:
		case 140	:
		case 141	:
		case 142	:
			VPP_ApplyPresetToSignal( VPP36	);
 8004a98:	2023      	movs	r0, #35	; 0x23
 8004a9a:	f7ff fba9 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004a9e:	e0f8      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 143	:
		case 144	:
		case 145	:
		case 146	:
			VPP_ApplyPresetToSignal( VPP37	);
 8004aa0:	2024      	movs	r0, #36	; 0x24
 8004aa2:	f7ff fba5 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004aa6:	e0f4      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 147	:
		case 148	:
		case 149	:
		case 150	:
			VPP_ApplyPresetToSignal( VPP38	);
 8004aa8:	2025      	movs	r0, #37	; 0x25
 8004aaa:	f7ff fba1 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004aae:	e0f0      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 151	:
		case 152	:
		case 153	:
		case 154	:
			VPP_ApplyPresetToSignal( VPP39	);
 8004ab0:	2026      	movs	r0, #38	; 0x26
 8004ab2:	f7ff fb9d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004ab6:	e0ec      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 155	:
		case 156	:
		case 157	:
		case 158	:
			VPP_ApplyPresetToSignal( VPP40	);
 8004ab8:	2027      	movs	r0, #39	; 0x27
 8004aba:	f7ff fb99 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004abe:	e0e8      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 159	:
		case 160	:
		case 161	:
		case 162	:
			VPP_ApplyPresetToSignal( VPP41	);
 8004ac0:	2028      	movs	r0, #40	; 0x28
 8004ac2:	f7ff fb95 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004ac6:	e0e4      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 163	:
		case 164	:
		case 165	:
		case 166	:
			VPP_ApplyPresetToSignal( VPP42	);
 8004ac8:	2029      	movs	r0, #41	; 0x29
 8004aca:	f7ff fb91 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004ace:	e0e0      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 167	:
		case 168	:
		case 169	:
		case 170	:
			VPP_ApplyPresetToSignal( VPP43	);
 8004ad0:	202a      	movs	r0, #42	; 0x2a
 8004ad2:	f7ff fb8d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004ad6:	e0dc      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 171	:
		case 172	:
		case 173	:
		case 174	:
			VPP_ApplyPresetToSignal( VPP44	);
 8004ad8:	202b      	movs	r0, #43	; 0x2b
 8004ada:	f7ff fb89 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004ade:	e0d8      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 175	:
		case 176	:
		case 177	:
		case 178	:
			VPP_ApplyPresetToSignal( VPP45	);
 8004ae0:	202c      	movs	r0, #44	; 0x2c
 8004ae2:	f7ff fb85 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004ae6:	e0d4      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 179	:
		case 180	:
		case 181	:
		case 182	:
			VPP_ApplyPresetToSignal( VPP46	);
 8004ae8:	202d      	movs	r0, #45	; 0x2d
 8004aea:	f7ff fb81 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004aee:	e0d0      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 183	:
		case 184	:
		case 185	:
		case 186	:
			VPP_ApplyPresetToSignal( VPP47	);
 8004af0:	202e      	movs	r0, #46	; 0x2e
 8004af2:	f7ff fb7d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004af6:	e0cc      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 187	:
		case 188	:
		case 189	:
		case 190	:
			VPP_ApplyPresetToSignal( VPP48	);
 8004af8:	202f      	movs	r0, #47	; 0x2f
 8004afa:	f7ff fb79 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004afe:	e0c8      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 191	:
		case 192	:
		case 193	:
		case 194	:
			VPP_ApplyPresetToSignal( VPP49	);
 8004b00:	2030      	movs	r0, #48	; 0x30
 8004b02:	f7ff fb75 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b06:	e0c4      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 195	:
		case 196	:
		case 197	:
		case 198	:
			VPP_ApplyPresetToSignal( VPP50	);
 8004b08:	2031      	movs	r0, #49	; 0x31
 8004b0a:	f7ff fb71 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b0e:	e0c0      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 199	:
		case 200	:
		case 201	:
		case 202	:
			VPP_ApplyPresetToSignal( VPP51	);
 8004b10:	2032      	movs	r0, #50	; 0x32
 8004b12:	f7ff fb6d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b16:	e0bc      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 203	:
		case 204	:
		case 205	:
		case 206	:
			VPP_ApplyPresetToSignal( VPP52	);
 8004b18:	2033      	movs	r0, #51	; 0x33
 8004b1a:	f7ff fb69 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b1e:	e0b8      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 207	:
		case 208	:
		case 209	:
		case 210	:
			VPP_ApplyPresetToSignal( VPP53	);
 8004b20:	2034      	movs	r0, #52	; 0x34
 8004b22:	f7ff fb65 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b26:	e0b4      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 211	:
		case 212	:
		case 213	:
		case 214	:
			VPP_ApplyPresetToSignal( VPP54	);
 8004b28:	2035      	movs	r0, #53	; 0x35
 8004b2a:	f7ff fb61 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b2e:	e0b0      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 215	:
		case 216	:
		case 217	:
		case 218	:
			VPP_ApplyPresetToSignal( VPP55	);
 8004b30:	2036      	movs	r0, #54	; 0x36
 8004b32:	f7ff fb5d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b36:	e0ac      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 219	:
		case 220	:
		case 221	:
		case 222	:
			VPP_ApplyPresetToSignal( VPP56	);
 8004b38:	2037      	movs	r0, #55	; 0x37
 8004b3a:	f7ff fb59 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b3e:	e0a8      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 223	:
		case 224	:
		case 225	:
		case 226	:
			VPP_ApplyPresetToSignal( VPP57	);
 8004b40:	2038      	movs	r0, #56	; 0x38
 8004b42:	f7ff fb55 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b46:	e0a4      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 227	:
		case 228	:
		case 229	:
		case 230	:
			VPP_ApplyPresetToSignal( VPP58	);
 8004b48:	2039      	movs	r0, #57	; 0x39
 8004b4a:	f7ff fb51 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b4e:	e0a0      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 231	:
		case 232	:
		case 233	:
		case 234	:
			VPP_ApplyPresetToSignal( VPP59	);
 8004b50:	203a      	movs	r0, #58	; 0x3a
 8004b52:	f7ff fb4d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b56:	e09c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 235	:
		case 236	:
		case 237	:
		case 238	:
			VPP_ApplyPresetToSignal( VPP60	);
 8004b58:	203b      	movs	r0, #59	; 0x3b
 8004b5a:	f7ff fb49 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b5e:	e098      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 239	:
		case 240	:
		case 241	:
		case 242	:
			VPP_ApplyPresetToSignal( VPP61	);
 8004b60:	203c      	movs	r0, #60	; 0x3c
 8004b62:	f7ff fb45 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b66:	e094      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 243	:
		case 244	:
		case 245	:
		case 246	:
			VPP_ApplyPresetToSignal( VPP62	);
 8004b68:	203d      	movs	r0, #61	; 0x3d
 8004b6a:	f7ff fb41 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b6e:	e090      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 247	:
		case 248	:
		case 249	:
		case 250	:
			VPP_ApplyPresetToSignal( VPP63	);
 8004b70:	203e      	movs	r0, #62	; 0x3e
 8004b72:	f7ff fb3d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b76:	e08c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 251	:
		case 252	:
		case 253	:
		case 254	:
			VPP_ApplyPresetToSignal( VPP64	);
 8004b78:	203f      	movs	r0, #63	; 0x3f
 8004b7a:	f7ff fb39 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b7e:	e088      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 255	:
		case 256	:
		case 257	:
		case 258	:
			VPP_ApplyPresetToSignal( VPP65	);
 8004b80:	2040      	movs	r0, #64	; 0x40
 8004b82:	f7ff fb35 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b86:	e084      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 259	:
		case 260	:
		case 261	:
		case 262	:
			VPP_ApplyPresetToSignal( VPP66	);
 8004b88:	2041      	movs	r0, #65	; 0x41
 8004b8a:	f7ff fb31 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b8e:	e080      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 263	:
		case 264	:
		case 265	:
		case 266	:
			VPP_ApplyPresetToSignal( VPP67	);
 8004b90:	2042      	movs	r0, #66	; 0x42
 8004b92:	f7ff fb2d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b96:	e07c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 267	:
		case 268	:
		case 269	:
		case 270	:
			VPP_ApplyPresetToSignal( VPP68	);
 8004b98:	2043      	movs	r0, #67	; 0x43
 8004b9a:	f7ff fb29 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004b9e:	e078      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 271	:
		case 272	:
		case 273	:
		case 274	:
			VPP_ApplyPresetToSignal( VPP69	);
 8004ba0:	2044      	movs	r0, #68	; 0x44
 8004ba2:	f7ff fb25 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004ba6:	e074      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 275	:
		case 276	:
		case 277	:
		case 278	:
			VPP_ApplyPresetToSignal( VPP70	);
 8004ba8:	2045      	movs	r0, #69	; 0x45
 8004baa:	f7ff fb21 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004bae:	e070      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 279	:
		case 280	:
		case 281	:
		case 282	:
			VPP_ApplyPresetToSignal( VPP71	);
 8004bb0:	2046      	movs	r0, #70	; 0x46
 8004bb2:	f7ff fb1d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004bb6:	e06c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 283	:
		case 284	:
		case 285	:
		case 286	:
			VPP_ApplyPresetToSignal( VPP72	);
 8004bb8:	2047      	movs	r0, #71	; 0x47
 8004bba:	f7ff fb19 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004bbe:	e068      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 287	:
		case 288	:
		case 289	:
		case 290	:
			VPP_ApplyPresetToSignal( VPP73	);
 8004bc0:	2048      	movs	r0, #72	; 0x48
 8004bc2:	f7ff fb15 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004bc6:	e064      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 291	:
		case 292	:
		case 293	:
		case 294	:
			VPP_ApplyPresetToSignal( VPP74	);
 8004bc8:	2049      	movs	r0, #73	; 0x49
 8004bca:	f7ff fb11 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004bce:	e060      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 295	:
		case 296	:
		case 297	:
		case 298	:
			VPP_ApplyPresetToSignal( VPP75	);
 8004bd0:	204a      	movs	r0, #74	; 0x4a
 8004bd2:	f7ff fb0d 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004bd6:	e05c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 299	:
		case 300	:
		case 301	:
		case 302	:
			VPP_ApplyPresetToSignal( VPP76	);
 8004bd8:	204b      	movs	r0, #75	; 0x4b
 8004bda:	f7ff fb09 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004bde:	e058      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 303	:
		case 304	:
		case 305	:
		case 306	:
			VPP_ApplyPresetToSignal( VPP77	);
 8004be0:	204c      	movs	r0, #76	; 0x4c
 8004be2:	f7ff fb05 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004be6:	e054      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 307	:
		case 308	:
		case 309	:
		case 310	:
			VPP_ApplyPresetToSignal( VPP78	);
 8004be8:	204d      	movs	r0, #77	; 0x4d
 8004bea:	f7ff fb01 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004bee:	e050      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 311	:
		case 312	:
		case 313	:
		case 314	:
			VPP_ApplyPresetToSignal( VPP79	);
 8004bf0:	204e      	movs	r0, #78	; 0x4e
 8004bf2:	f7ff fafd 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004bf6:	e04c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 315	:
		case 316	:
		case 317	:
		case 318	:
			VPP_ApplyPresetToSignal( VPP80	);
 8004bf8:	204f      	movs	r0, #79	; 0x4f
 8004bfa:	f7ff faf9 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004bfe:	e048      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 319	:
		case 320	:
		case 321	:
		case 322	:
			VPP_ApplyPresetToSignal( VPP81	);
 8004c00:	2050      	movs	r0, #80	; 0x50
 8004c02:	f7ff faf5 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c06:	e044      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 323	:
		case 324	:
		case 325	:
		case 326	:
			VPP_ApplyPresetToSignal( VPP82	);
 8004c08:	2051      	movs	r0, #81	; 0x51
 8004c0a:	f7ff faf1 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c0e:	e040      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 327	:
		case 328	:
		case 329	:
		case 330	:
			VPP_ApplyPresetToSignal( VPP83	);
 8004c10:	2052      	movs	r0, #82	; 0x52
 8004c12:	f7ff faed 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c16:	e03c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 331	:
		case 332	:
		case 333	:
		case 334	:
			VPP_ApplyPresetToSignal( VPP84	);
 8004c18:	2053      	movs	r0, #83	; 0x53
 8004c1a:	f7ff fae9 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c1e:	e038      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 335	:
		case 336	:
		case 337	:
		case 338	:
			VPP_ApplyPresetToSignal( VPP85	);
 8004c20:	2054      	movs	r0, #84	; 0x54
 8004c22:	f7ff fae5 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c26:	e034      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 339	:
		case 340	:
		case 341	:
		case 342	:
			VPP_ApplyPresetToSignal( VPP86	);
 8004c28:	2055      	movs	r0, #85	; 0x55
 8004c2a:	f7ff fae1 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c2e:	e030      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 343	:
		case 344	:
		case 345	:
		case 346	:
			VPP_ApplyPresetToSignal( VPP87	);
 8004c30:	2056      	movs	r0, #86	; 0x56
 8004c32:	f7ff fadd 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c36:	e02c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 347	:
		case 348	:
		case 349	:
		case 350	:
			VPP_ApplyPresetToSignal( VPP88	);
 8004c38:	2057      	movs	r0, #87	; 0x57
 8004c3a:	f7ff fad9 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c3e:	e028      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 351	:
		case 352	:
		case 353	:
		case 354	:
			VPP_ApplyPresetToSignal( VPP89	);
 8004c40:	2058      	movs	r0, #88	; 0x58
 8004c42:	f7ff fad5 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c46:	e024      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 355	:
		case 356	:
		case 357	:
		case 358	:
			VPP_ApplyPresetToSignal( VPP90	);
 8004c48:	2059      	movs	r0, #89	; 0x59
 8004c4a:	f7ff fad1 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c4e:	e020      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 359	:
		case 360	:
		case 361	:
		case 362	:
			VPP_ApplyPresetToSignal( VPP91	);
 8004c50:	205a      	movs	r0, #90	; 0x5a
 8004c52:	f7ff facd 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c56:	e01c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 363	:
		case 364	:
		case 365	:
		case 366	:
			VPP_ApplyPresetToSignal( VPP92	);
 8004c58:	205b      	movs	r0, #91	; 0x5b
 8004c5a:	f7ff fac9 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c5e:	e018      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 367	:
		case 368	:
		case 369	:
		case 370	:
			VPP_ApplyPresetToSignal( VPP93	);
 8004c60:	205c      	movs	r0, #92	; 0x5c
 8004c62:	f7ff fac5 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c66:	e014      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 371	:
		case 372	:
		case 373	:
		case 374	:
			VPP_ApplyPresetToSignal( VPP94	);
 8004c68:	205d      	movs	r0, #93	; 0x5d
 8004c6a:	f7ff fac1 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c6e:	e010      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 375	:
		case 376	:
		case 377	:
		case 378	:
			VPP_ApplyPresetToSignal( VPP95	);
 8004c70:	205e      	movs	r0, #94	; 0x5e
 8004c72:	f7ff fabd 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c76:	e00c      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 379	:
		case 380	:
		case 381	:
		case 382	:
			VPP_ApplyPresetToSignal( VPP96	);
 8004c78:	205f      	movs	r0, #95	; 0x5f
 8004c7a:	f7ff fab9 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c7e:	e008      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 383	:
		case 384	:
		case 385	:
		case 386	:
			VPP_ApplyPresetToSignal( VPP97	);
 8004c80:	2060      	movs	r0, #96	; 0x60
 8004c82:	f7ff fab5 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c86:	e004      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>
		case 387	:
		case 388	:
		case 389	:
		case 390	:
			VPP_ApplyPresetToSignal( VPP98	);
 8004c88:	2061      	movs	r0, #97	; 0x61
 8004c8a:	f7ff fab1 	bl	80041f0 <VPP_ApplyPresetToSignal>
			break;
 8004c8e:	e000      	b.n	8004c92 <VPP_ModifySignalOutput+0x94a>

		default:
			break;
 8004c90:	bf00      	nop
	}
}
 8004c92:	bf00      	nop
 8004c94:	3708      	adds	r7, #8
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop

08004c9c <VPP_GetVppPresetObject>:
 *	@param None
 *	@retval pointer to VppEncoderPreset_t struct
 *
 */
VppEncoderPreset_t * VPP_GetVppPresetObject(eVppActivePresetSelect_t eVppActivePresetSelect)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	71fb      	strb	r3, [r7, #7]
	if(eVppActivePresetSelect)
 8004ca6:	79fb      	ldrb	r3, [r7, #7]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d002      	beq.n	8004cb2 <VPP_GetVppPresetObject+0x16>
		return pSyncVppEncoderPreset;
 8004cac:	4b05      	ldr	r3, [pc, #20]	; (8004cc4 <VPP_GetVppPresetObject+0x28>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	e001      	b.n	8004cb6 <VPP_GetVppPresetObject+0x1a>
	else
		return pSignalVppEncoderPreset;
 8004cb2:	4b05      	ldr	r3, [pc, #20]	; (8004cc8 <VPP_GetVppPresetObject+0x2c>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	20000c8c 	.word	0x20000c8c
 8004cc8:	20000c88 	.word	0x20000c88

08004ccc <VPP_FindVppPresetObject>:

 *	@retval pointer to VppEncoderPreset_t struct
 *
 */
VppEncoderPreset_t * VPP_FindVppPresetObject(eVppPreset_t pEnum)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	71fb      	strb	r3, [r7, #7]
	for(int i = 0; i < MAX_VPP_PRESETS; i++ )
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	60fb      	str	r3, [r7, #12]
 8004cda:	e015      	b.n	8004d08 <VPP_FindVppPresetObject+0x3c>
	{
		if(aVppEncoderPresets[i].Vpp_literal == pEnum)
 8004cdc:	4910      	ldr	r1, [pc, #64]	; (8004d20 <VPP_FindVppPresetObject+0x54>)
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	1a9b      	subs	r3, r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	440b      	add	r3, r1
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	79fa      	ldrb	r2, [r7, #7]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d107      	bne.n	8004d02 <VPP_FindVppPresetObject+0x36>
		{
			return &aVppEncoderPresets[i];
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	1a9b      	subs	r3, r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	4a08      	ldr	r2, [pc, #32]	; (8004d20 <VPP_FindVppPresetObject+0x54>)
 8004cfe:	4413      	add	r3, r2
 8004d00:	e009      	b.n	8004d16 <VPP_FindVppPresetObject+0x4a>
	for(int i = 0; i < MAX_VPP_PRESETS; i++ )
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	3301      	adds	r3, #1
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2b61      	cmp	r3, #97	; 0x61
 8004d0c:	dde6      	ble.n	8004cdc <VPP_FindVppPresetObject+0x10>
		}
	}
	// error!
	DM_SetErrorDebugMsg("VPP_FindVppPresetObject(): VppEncoderPreset_t obj not found");
 8004d0e:	4805      	ldr	r0, [pc, #20]	; (8004d24 <VPP_FindVppPresetObject+0x58>)
 8004d10:	f7fc faac 	bl	800126c <DM_SetErrorDebugMsg>
	return 0;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3710      	adds	r7, #16
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	200001d0 	.word	0x200001d0
 8004d24:	0800fec8 	.word	0x0800fec8

08004d28 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b08c      	sub	sp, #48	; 0x30
 8004d2c:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8004d2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d32:	2200      	movs	r2, #0
 8004d34:	601a      	str	r2, [r3, #0]
 8004d36:	605a      	str	r2, [r3, #4]
 8004d38:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004d3a:	1d3b      	adds	r3, r7, #4
 8004d3c:	2220      	movs	r2, #32
 8004d3e:	2100      	movs	r1, #0
 8004d40:	4618      	mov	r0, r3
 8004d42:	f007 ff23 	bl	800cb8c <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8004d46:	4b32      	ldr	r3, [pc, #200]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d48:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004d4c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8004d4e:	4b30      	ldr	r3, [pc, #192]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004d54:	4b2e      	ldr	r3, [pc, #184]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004d5a:	4b2d      	ldr	r3, [pc, #180]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004d60:	4b2b      	ldr	r3, [pc, #172]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004d66:	4b2a      	ldr	r3, [pc, #168]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d68:	2200      	movs	r2, #0
 8004d6a:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004d6c:	4b28      	ldr	r3, [pc, #160]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d6e:	2204      	movs	r2, #4
 8004d70:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004d72:	4b27      	ldr	r3, [pc, #156]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d74:	2200      	movs	r2, #0
 8004d76:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004d78:	4b25      	ldr	r3, [pc, #148]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8004d7e:	4b24      	ldr	r3, [pc, #144]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d80:	2201      	movs	r2, #1
 8004d82:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004d84:	4b22      	ldr	r3, [pc, #136]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004d8c:	4b20      	ldr	r3, [pc, #128]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d8e:	2200      	movs	r2, #0
 8004d90:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004d92:	4b1f      	ldr	r3, [pc, #124]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d94:	2200      	movs	r2, #0
 8004d96:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004d98:	4b1d      	ldr	r3, [pc, #116]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004da0:	4b1b      	ldr	r3, [pc, #108]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004da2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004da6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004da8:	4b19      	ldr	r3, [pc, #100]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004db0:	4817      	ldr	r0, [pc, #92]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004db2:	f001 ffd7 	bl	8006d64 <HAL_ADC_Init>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d001      	beq.n	8004dc0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004dbc:	f000 ff2c 	bl	8005c18 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004dc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004dc8:	4619      	mov	r1, r3
 8004dca:	4811      	ldr	r0, [pc, #68]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004dcc:	f002 fd60 	bl	8007890 <HAL_ADCEx_MultiModeConfigChannel>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d001      	beq.n	8004dda <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004dd6:	f000 ff1f 	bl	8005c18 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004dda:	4b0e      	ldr	r3, [pc, #56]	; (8004e14 <MX_ADC1_Init+0xec>)
 8004ddc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004dde:	2306      	movs	r3, #6
 8004de0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004de2:	2300      	movs	r3, #0
 8004de4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004de6:	237f      	movs	r3, #127	; 0x7f
 8004de8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004dea:	2304      	movs	r3, #4
 8004dec:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004dee:	2300      	movs	r3, #0
 8004df0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004df2:	1d3b      	adds	r3, r7, #4
 8004df4:	4619      	mov	r1, r3
 8004df6:	4806      	ldr	r0, [pc, #24]	; (8004e10 <MX_ADC1_Init+0xe8>)
 8004df8:	f002 f974 	bl	80070e4 <HAL_ADC_ConfigChannel>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d001      	beq.n	8004e06 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004e02:	f000 ff09 	bl	8005c18 <Error_Handler>
  }

}
 8004e06:	bf00      	nop
 8004e08:	3730      	adds	r7, #48	; 0x30
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	200024d0 	.word	0x200024d0
 8004e14:	0c900008 	.word	0x0c900008

08004e18 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b08a      	sub	sp, #40	; 0x28
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e20:	f107 0314 	add.w	r3, r7, #20
 8004e24:	2200      	movs	r2, #0
 8004e26:	601a      	str	r2, [r3, #0]
 8004e28:	605a      	str	r2, [r3, #4]
 8004e2a:	609a      	str	r2, [r3, #8]
 8004e2c:	60da      	str	r2, [r3, #12]
 8004e2e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004e38:	d14f      	bne.n	8004eda <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004e3a:	4b2a      	ldr	r3, [pc, #168]	; (8004ee4 <HAL_ADC_MspInit+0xcc>)
 8004e3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e3e:	4a29      	ldr	r2, [pc, #164]	; (8004ee4 <HAL_ADC_MspInit+0xcc>)
 8004e40:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004e44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e46:	4b27      	ldr	r3, [pc, #156]	; (8004ee4 <HAL_ADC_MspInit+0xcc>)
 8004e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e4e:	613b      	str	r3, [r7, #16]
 8004e50:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e52:	4b24      	ldr	r3, [pc, #144]	; (8004ee4 <HAL_ADC_MspInit+0xcc>)
 8004e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e56:	4a23      	ldr	r2, [pc, #140]	; (8004ee4 <HAL_ADC_MspInit+0xcc>)
 8004e58:	f043 0301 	orr.w	r3, r3, #1
 8004e5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e5e:	4b21      	ldr	r3, [pc, #132]	; (8004ee4 <HAL_ADC_MspInit+0xcc>)
 8004e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	60fb      	str	r3, [r7, #12]
 8004e68:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004e6a:	2304      	movs	r3, #4
 8004e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e72:	2300      	movs	r3, #0
 8004e74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e76:	f107 0314 	add.w	r3, r7, #20
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e80:	f004 f8de 	bl	8009040 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004e84:	4b18      	ldr	r3, [pc, #96]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004e86:	4a19      	ldr	r2, [pc, #100]	; (8004eec <HAL_ADC_MspInit+0xd4>)
 8004e88:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004e8a:	4b17      	ldr	r3, [pc, #92]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004e8c:	2205      	movs	r2, #5
 8004e8e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e90:	4b15      	ldr	r3, [pc, #84]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e96:	4b14      	ldr	r3, [pc, #80]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004e9c:	4b12      	ldr	r3, [pc, #72]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004e9e:	2280      	movs	r2, #128	; 0x80
 8004ea0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004ea2:	4b11      	ldr	r3, [pc, #68]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004ea4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ea8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004eaa:	4b0f      	ldr	r3, [pc, #60]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004eac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004eb0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004eb2:	4b0d      	ldr	r3, [pc, #52]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004eb8:	4b0b      	ldr	r3, [pc, #44]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004ebe:	480a      	ldr	r0, [pc, #40]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004ec0:	f003 fdf2 	bl	8008aa8 <HAL_DMA_Init>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8004eca:	f000 fea5 	bl	8005c18 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a05      	ldr	r2, [pc, #20]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004ed2:	655a      	str	r2, [r3, #84]	; 0x54
 8004ed4:	4a04      	ldr	r2, [pc, #16]	; (8004ee8 <HAL_ADC_MspInit+0xd0>)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004eda:	bf00      	nop
 8004edc:	3728      	adds	r7, #40	; 0x28
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	40021000 	.word	0x40021000
 8004ee8:	2000253c 	.word	0x2000253c
 8004eec:	40020008 	.word	0x40020008

08004ef0 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8004ef4:	4b0f      	ldr	r3, [pc, #60]	; (8004f34 <MX_COMP1_Init+0x44>)
 8004ef6:	4a10      	ldr	r2, [pc, #64]	; (8004f38 <MX_COMP1_Init+0x48>)
 8004ef8:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8004efa:	4b0e      	ldr	r3, [pc, #56]	; (8004f34 <MX_COMP1_Init+0x44>)
 8004efc:	2200      	movs	r2, #0
 8004efe:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8004f00:	4b0c      	ldr	r3, [pc, #48]	; (8004f34 <MX_COMP1_Init+0x44>)
 8004f02:	4a0e      	ldr	r2, [pc, #56]	; (8004f3c <MX_COMP1_Init+0x4c>)
 8004f04:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8004f06:	4b0b      	ldr	r3, [pc, #44]	; (8004f34 <MX_COMP1_Init+0x44>)
 8004f08:	2200      	movs	r2, #0
 8004f0a:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8004f0c:	4b09      	ldr	r3, [pc, #36]	; (8004f34 <MX_COMP1_Init+0x44>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8004f12:	4b08      	ldr	r3, [pc, #32]	; (8004f34 <MX_COMP1_Init+0x44>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8004f18:	4b06      	ldr	r3, [pc, #24]	; (8004f34 <MX_COMP1_Init+0x44>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8004f1e:	4805      	ldr	r0, [pc, #20]	; (8004f34 <MX_COMP1_Init+0x44>)
 8004f20:	f002 ff0a 	bl	8007d38 <HAL_COMP_Init>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d001      	beq.n	8004f2e <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8004f2a:	f000 fe75 	bl	8005c18 <Error_Handler>
  }

}
 8004f2e:	bf00      	nop
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	2000259c 	.word	0x2000259c
 8004f38:	40010200 	.word	0x40010200
 8004f3c:	00800030 	.word	0x00800030

08004f40 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b088      	sub	sp, #32
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f48:	f107 030c 	add.w	r3, r7, #12
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	601a      	str	r2, [r3, #0]
 8004f50:	605a      	str	r2, [r3, #4]
 8004f52:	609a      	str	r2, [r3, #8]
 8004f54:	60da      	str	r2, [r3, #12]
 8004f56:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a0f      	ldr	r2, [pc, #60]	; (8004f9c <HAL_COMP_MspInit+0x5c>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d118      	bne.n	8004f94 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f62:	4b0f      	ldr	r3, [pc, #60]	; (8004fa0 <HAL_COMP_MspInit+0x60>)
 8004f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f66:	4a0e      	ldr	r2, [pc, #56]	; (8004fa0 <HAL_COMP_MspInit+0x60>)
 8004f68:	f043 0301 	orr.w	r3, r3, #1
 8004f6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f6e:	4b0c      	ldr	r3, [pc, #48]	; (8004fa0 <HAL_COMP_MspInit+0x60>)
 8004f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	60bb      	str	r3, [r7, #8]
 8004f78:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004f7a:	2302      	movs	r3, #2
 8004f7c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f82:	2300      	movs	r3, #0
 8004f84:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f86:	f107 030c 	add.w	r3, r7, #12
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f90:	f004 f856 	bl	8009040 <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8004f94:	bf00      	nop
 8004f96:	3720      	adds	r7, #32
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	40010200 	.word	0x40010200
 8004fa0:	40021000 	.word	0x40021000

08004fa4 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b08c      	sub	sp, #48	; 0x30
 8004fa8:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8004faa:	463b      	mov	r3, r7
 8004fac:	2230      	movs	r2, #48	; 0x30
 8004fae:	2100      	movs	r1, #0
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f007 fdeb 	bl	800cb8c <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8004fb6:	4b1e      	ldr	r3, [pc, #120]	; (8005030 <MX_DAC1_Init+0x8c>)
 8004fb8:	4a1e      	ldr	r2, [pc, #120]	; (8005034 <MX_DAC1_Init+0x90>)
 8004fba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004fbc:	481c      	ldr	r0, [pc, #112]	; (8005030 <MX_DAC1_Init+0x8c>)
 8004fbe:	f003 f95e 	bl	800827e <HAL_DAC_Init>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d001      	beq.n	8004fcc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004fc8:	f000 fe26 	bl	8005c18 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004fcc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004fd0:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8004fde:	2306      	movs	r3, #6
 8004fe0:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8004fea:	2301      	movs	r3, #1
 8004fec:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004ff2:	463b      	mov	r3, r7
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	480d      	ldr	r0, [pc, #52]	; (8005030 <MX_DAC1_Init+0x8c>)
 8004ffa:	f003 fb1f 	bl	800863c <HAL_DAC_ConfigChannel>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d001      	beq.n	8005008 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8005004:	f000 fe08 	bl	8005c18 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8005008:	2300      	movs	r3, #0
 800500a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800500c:	2301      	movs	r3, #1
 800500e:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8005010:	463b      	mov	r3, r7
 8005012:	2210      	movs	r2, #16
 8005014:	4619      	mov	r1, r3
 8005016:	4806      	ldr	r0, [pc, #24]	; (8005030 <MX_DAC1_Init+0x8c>)
 8005018:	f003 fb10 	bl	800863c <HAL_DAC_ConfigChannel>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d001      	beq.n	8005026 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 8005022:	f000 fdf9 	bl	8005c18 <Error_Handler>
  }

}
 8005026:	bf00      	nop
 8005028:	3730      	adds	r7, #48	; 0x30
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	200025d4 	.word	0x200025d4
 8005034:	50000800 	.word	0x50000800

08005038 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b08c      	sub	sp, #48	; 0x30
 800503c:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800503e:	463b      	mov	r3, r7
 8005040:	2230      	movs	r2, #48	; 0x30
 8005042:	2100      	movs	r1, #0
 8005044:	4618      	mov	r0, r3
 8005046:	f007 fda1 	bl	800cb8c <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 800504a:	4b16      	ldr	r3, [pc, #88]	; (80050a4 <MX_DAC2_Init+0x6c>)
 800504c:	4a16      	ldr	r2, [pc, #88]	; (80050a8 <MX_DAC2_Init+0x70>)
 800504e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8005050:	4814      	ldr	r0, [pc, #80]	; (80050a4 <MX_DAC2_Init+0x6c>)
 8005052:	f003 f914 	bl	800827e <HAL_DAC_Init>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d001      	beq.n	8005060 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 800505c:	f000 fddc 	bl	8005c18 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005060:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005064:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8005066:	2300      	movs	r3, #0
 8005068:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800506a:	2300      	movs	r3, #0
 800506c:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800506e:	2300      	movs	r3, #0
 8005070:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8005072:	2306      	movs	r3, #6
 8005074:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8005076:	2300      	movs	r3, #0
 8005078:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800507a:	2300      	movs	r3, #0
 800507c:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800507e:	2301      	movs	r3, #1
 8005080:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8005082:	2300      	movs	r3, #0
 8005084:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005086:	463b      	mov	r3, r7
 8005088:	2200      	movs	r2, #0
 800508a:	4619      	mov	r1, r3
 800508c:	4805      	ldr	r0, [pc, #20]	; (80050a4 <MX_DAC2_Init+0x6c>)
 800508e:	f003 fad5 	bl	800863c <HAL_DAC_ConfigChannel>
 8005092:	4603      	mov	r3, r0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d001      	beq.n	800509c <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8005098:	f000 fdbe 	bl	8005c18 <Error_Handler>
  }

}
 800509c:	bf00      	nop
 800509e:	3730      	adds	r7, #48	; 0x30
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	200025c0 	.word	0x200025c0
 80050a8:	50000c00 	.word	0x50000c00

080050ac <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b08c      	sub	sp, #48	; 0x30
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050b4:	f107 031c 	add.w	r3, r7, #28
 80050b8:	2200      	movs	r2, #0
 80050ba:	601a      	str	r2, [r3, #0]
 80050bc:	605a      	str	r2, [r3, #4]
 80050be:	609a      	str	r2, [r3, #8]
 80050c0:	60da      	str	r2, [r3, #12]
 80050c2:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a56      	ldr	r2, [pc, #344]	; (8005224 <HAL_DAC_MspInit+0x178>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d150      	bne.n	8005170 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80050ce:	4b56      	ldr	r3, [pc, #344]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 80050d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050d2:	4a55      	ldr	r2, [pc, #340]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 80050d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80050da:	4b53      	ldr	r3, [pc, #332]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 80050dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050e2:	61bb      	str	r3, [r7, #24]
 80050e4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050e6:	4b50      	ldr	r3, [pc, #320]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 80050e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050ea:	4a4f      	ldr	r2, [pc, #316]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 80050ec:	f043 0301 	orr.w	r3, r3, #1
 80050f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80050f2:	4b4d      	ldr	r3, [pc, #308]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 80050f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	617b      	str	r3, [r7, #20]
 80050fc:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80050fe:	2330      	movs	r3, #48	; 0x30
 8005100:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005102:	2303      	movs	r3, #3
 8005104:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005106:	2300      	movs	r3, #0
 8005108:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800510a:	f107 031c 	add.w	r3, r7, #28
 800510e:	4619      	mov	r1, r3
 8005110:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005114:	f003 ff94 	bl	8009040 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8005118:	4b44      	ldr	r3, [pc, #272]	; (800522c <HAL_DAC_MspInit+0x180>)
 800511a:	4a45      	ldr	r2, [pc, #276]	; (8005230 <HAL_DAC_MspInit+0x184>)
 800511c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800511e:	4b43      	ldr	r3, [pc, #268]	; (800522c <HAL_DAC_MspInit+0x180>)
 8005120:	2206      	movs	r2, #6
 8005122:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005124:	4b41      	ldr	r3, [pc, #260]	; (800522c <HAL_DAC_MspInit+0x180>)
 8005126:	2210      	movs	r2, #16
 8005128:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800512a:	4b40      	ldr	r3, [pc, #256]	; (800522c <HAL_DAC_MspInit+0x180>)
 800512c:	2200      	movs	r2, #0
 800512e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005130:	4b3e      	ldr	r3, [pc, #248]	; (800522c <HAL_DAC_MspInit+0x180>)
 8005132:	2280      	movs	r2, #128	; 0x80
 8005134:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005136:	4b3d      	ldr	r3, [pc, #244]	; (800522c <HAL_DAC_MspInit+0x180>)
 8005138:	f44f 7200 	mov.w	r2, #512	; 0x200
 800513c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800513e:	4b3b      	ldr	r3, [pc, #236]	; (800522c <HAL_DAC_MspInit+0x180>)
 8005140:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005144:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8005146:	4b39      	ldr	r3, [pc, #228]	; (800522c <HAL_DAC_MspInit+0x180>)
 8005148:	2220      	movs	r2, #32
 800514a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800514c:	4b37      	ldr	r3, [pc, #220]	; (800522c <HAL_DAC_MspInit+0x180>)
 800514e:	2200      	movs	r2, #0
 8005150:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8005152:	4836      	ldr	r0, [pc, #216]	; (800522c <HAL_DAC_MspInit+0x180>)
 8005154:	f003 fca8 	bl	8008aa8 <HAL_DMA_Init>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d001      	beq.n	8005162 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800515e:	f000 fd5b 	bl	8005c18 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a31      	ldr	r2, [pc, #196]	; (800522c <HAL_DAC_MspInit+0x180>)
 8005166:	609a      	str	r2, [r3, #8]
 8005168:	4a30      	ldr	r2, [pc, #192]	; (800522c <HAL_DAC_MspInit+0x180>)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 800516e:	e054      	b.n	800521a <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a2f      	ldr	r2, [pc, #188]	; (8005234 <HAL_DAC_MspInit+0x188>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d14f      	bne.n	800521a <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 800517a:	4b2b      	ldr	r3, [pc, #172]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 800517c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800517e:	4a2a      	ldr	r2, [pc, #168]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 8005180:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005184:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005186:	4b28      	ldr	r3, [pc, #160]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 8005188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800518a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800518e:	613b      	str	r3, [r7, #16]
 8005190:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005192:	4b25      	ldr	r3, [pc, #148]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 8005194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005196:	4a24      	ldr	r2, [pc, #144]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 8005198:	f043 0301 	orr.w	r3, r3, #1
 800519c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800519e:	4b22      	ldr	r3, [pc, #136]	; (8005228 <HAL_DAC_MspInit+0x17c>)
 80051a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051a2:	f003 0301 	and.w	r3, r3, #1
 80051a6:	60fb      	str	r3, [r7, #12]
 80051a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80051aa:	2340      	movs	r3, #64	; 0x40
 80051ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80051ae:	2303      	movs	r3, #3
 80051b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051b2:	2300      	movs	r3, #0
 80051b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051b6:	f107 031c 	add.w	r3, r7, #28
 80051ba:	4619      	mov	r1, r3
 80051bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80051c0:	f003 ff3e 	bl	8009040 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 80051c4:	4b1c      	ldr	r3, [pc, #112]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 80051c6:	4a1d      	ldr	r2, [pc, #116]	; (800523c <HAL_DAC_MspInit+0x190>)
 80051c8:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 80051ca:	4b1b      	ldr	r3, [pc, #108]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 80051cc:	2229      	movs	r2, #41	; 0x29
 80051ce:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80051d0:	4b19      	ldr	r3, [pc, #100]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 80051d2:	2210      	movs	r2, #16
 80051d4:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80051d6:	4b18      	ldr	r3, [pc, #96]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 80051d8:	2200      	movs	r2, #0
 80051da:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80051dc:	4b16      	ldr	r3, [pc, #88]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 80051de:	2280      	movs	r2, #128	; 0x80
 80051e0:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80051e2:	4b15      	ldr	r3, [pc, #84]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 80051e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051e8:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80051ea:	4b13      	ldr	r3, [pc, #76]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 80051ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80051f0:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80051f2:	4b11      	ldr	r3, [pc, #68]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 80051f4:	2220      	movs	r2, #32
 80051f6:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80051f8:	4b0f      	ldr	r3, [pc, #60]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 80051fa:	2200      	movs	r2, #0
 80051fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80051fe:	480e      	ldr	r0, [pc, #56]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 8005200:	f003 fc52 	bl	8008aa8 <HAL_DMA_Init>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <HAL_DAC_MspInit+0x162>
      Error_Handler();
 800520a:	f000 fd05 	bl	8005c18 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a09      	ldr	r2, [pc, #36]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 8005212:	609a      	str	r2, [r3, #8]
 8005214:	4a08      	ldr	r2, [pc, #32]	; (8005238 <HAL_DAC_MspInit+0x18c>)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6293      	str	r3, [r2, #40]	; 0x28
}
 800521a:	bf00      	nop
 800521c:	3730      	adds	r7, #48	; 0x30
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	50000800 	.word	0x50000800
 8005228:	40021000 	.word	0x40021000
 800522c:	200025e8 	.word	0x200025e8
 8005230:	4002001c 	.word	0x4002001c
 8005234:	50000c00 	.word	0x50000c00
 8005238:	20002648 	.word	0x20002648
 800523c:	40020030 	.word	0x40020030

08005240 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8005246:	4b1a      	ldr	r3, [pc, #104]	; (80052b0 <MX_DMA_Init+0x70>)
 8005248:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800524a:	4a19      	ldr	r2, [pc, #100]	; (80052b0 <MX_DMA_Init+0x70>)
 800524c:	f043 0304 	orr.w	r3, r3, #4
 8005250:	6493      	str	r3, [r2, #72]	; 0x48
 8005252:	4b17      	ldr	r3, [pc, #92]	; (80052b0 <MX_DMA_Init+0x70>)
 8005254:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005256:	f003 0304 	and.w	r3, r3, #4
 800525a:	607b      	str	r3, [r7, #4]
 800525c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800525e:	4b14      	ldr	r3, [pc, #80]	; (80052b0 <MX_DMA_Init+0x70>)
 8005260:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005262:	4a13      	ldr	r2, [pc, #76]	; (80052b0 <MX_DMA_Init+0x70>)
 8005264:	f043 0301 	orr.w	r3, r3, #1
 8005268:	6493      	str	r3, [r2, #72]	; 0x48
 800526a:	4b11      	ldr	r3, [pc, #68]	; (80052b0 <MX_DMA_Init+0x70>)
 800526c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	603b      	str	r3, [r7, #0]
 8005274:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8005276:	2200      	movs	r2, #0
 8005278:	2101      	movs	r1, #1
 800527a:	200b      	movs	r0, #11
 800527c:	f002 ffcb 	bl	8008216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005280:	200b      	movs	r0, #11
 8005282:	f002 ffe2 	bl	800824a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8005286:	2200      	movs	r2, #0
 8005288:	2100      	movs	r1, #0
 800528a:	200c      	movs	r0, #12
 800528c:	f002 ffc3 	bl	8008216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8005290:	200c      	movs	r0, #12
 8005292:	f002 ffda 	bl	800824a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8005296:	2200      	movs	r2, #0
 8005298:	2100      	movs	r1, #0
 800529a:	200d      	movs	r0, #13
 800529c:	f002 ffbb 	bl	8008216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80052a0:	200d      	movs	r0, #13
 80052a2:	f002 ffd2 	bl	800824a <HAL_NVIC_EnableIRQ>

}
 80052a6:	bf00      	nop
 80052a8:	3708      	adds	r7, #8
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	40021000 	.word	0x40021000

080052b4 <update_dc_bias_sweep>:
uint16_t dcbias = 0;
int dcbias_dir = 1;
int dcinverted = 0;

void update_dc_bias_sweep()
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	af00      	add	r7, sp, #0
	  // up=1, down=0
	  (dcbias_dir) ? (dcbias++) : (dcbias--);
 80052b8:	4b20      	ldr	r3, [pc, #128]	; (800533c <update_dc_bias_sweep+0x88>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d006      	beq.n	80052ce <update_dc_bias_sweep+0x1a>
 80052c0:	4b1f      	ldr	r3, [pc, #124]	; (8005340 <update_dc_bias_sweep+0x8c>)
 80052c2:	881b      	ldrh	r3, [r3, #0]
 80052c4:	3301      	adds	r3, #1
 80052c6:	b29a      	uxth	r2, r3
 80052c8:	4b1d      	ldr	r3, [pc, #116]	; (8005340 <update_dc_bias_sweep+0x8c>)
 80052ca:	801a      	strh	r2, [r3, #0]
 80052cc:	e005      	b.n	80052da <update_dc_bias_sweep+0x26>
 80052ce:	4b1c      	ldr	r3, [pc, #112]	; (8005340 <update_dc_bias_sweep+0x8c>)
 80052d0:	881b      	ldrh	r3, [r3, #0]
 80052d2:	3b01      	subs	r3, #1
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	4b1a      	ldr	r3, [pc, #104]	; (8005340 <update_dc_bias_sweep+0x8c>)
 80052d8:	801a      	strh	r2, [r3, #0]

	  // invert the bias signal at zero crossing
	  if(dcbias < 1) {
 80052da:	4b19      	ldr	r3, [pc, #100]	; (8005340 <update_dc_bias_sweep+0x8c>)
 80052dc:	881b      	ldrh	r3, [r3, #0]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10a      	bne.n	80052f8 <update_dc_bias_sweep+0x44>
		(dcinverted) ? (dcinverted=0) : (dcinverted=1);
 80052e2:	4b18      	ldr	r3, [pc, #96]	; (8005344 <update_dc_bias_sweep+0x90>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <update_dc_bias_sweep+0x3e>
 80052ea:	4b16      	ldr	r3, [pc, #88]	; (8005344 <update_dc_bias_sweep+0x90>)
 80052ec:	2200      	movs	r2, #0
 80052ee:	601a      	str	r2, [r3, #0]
 80052f0:	e002      	b.n	80052f8 <update_dc_bias_sweep+0x44>
 80052f2:	4b14      	ldr	r3, [pc, #80]	; (8005344 <update_dc_bias_sweep+0x90>)
 80052f4:	2201      	movs	r2, #1
 80052f6:	601a      	str	r2, [r3, #0]
	  }

	  // change direction if dac limits are reached
	  if(dcbias < 1) 	{ dcbias_dir = 1; }
 80052f8:	4b11      	ldr	r3, [pc, #68]	; (8005340 <update_dc_bias_sweep+0x8c>)
 80052fa:	881b      	ldrh	r3, [r3, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d102      	bne.n	8005306 <update_dc_bias_sweep+0x52>
 8005300:	4b0e      	ldr	r3, [pc, #56]	; (800533c <update_dc_bias_sweep+0x88>)
 8005302:	2201      	movs	r2, #1
 8005304:	601a      	str	r2, [r3, #0]
	  if(dcbias > 4095) { dcbias_dir = 0; }
 8005306:	4b0e      	ldr	r3, [pc, #56]	; (8005340 <update_dc_bias_sweep+0x8c>)
 8005308:	881b      	ldrh	r3, [r3, #0]
 800530a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800530e:	d302      	bcc.n	8005316 <update_dc_bias_sweep+0x62>
 8005310:	4b0a      	ldr	r3, [pc, #40]	; (800533c <update_dc_bias_sweep+0x88>)
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]


	  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, dcinverted);
 8005316:	4b0b      	ldr	r3, [pc, #44]	; (8005344 <update_dc_bias_sweep+0x90>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	b2db      	uxtb	r3, r3
 800531c:	461a      	mov	r2, r3
 800531e:	2108      	movs	r1, #8
 8005320:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005324:	f004 f80e 	bl	8009344 <HAL_GPIO_WritePin>
	  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, dcbias);
 8005328:	4b05      	ldr	r3, [pc, #20]	; (8005340 <update_dc_bias_sweep+0x8c>)
 800532a:	881b      	ldrh	r3, [r3, #0]
 800532c:	2200      	movs	r2, #0
 800532e:	2110      	movs	r1, #16
 8005330:	4805      	ldr	r0, [pc, #20]	; (8005348 <update_dc_bias_sweep+0x94>)
 8005332:	f003 f931 	bl	8008598 <HAL_DAC_SetValue>
}
 8005336:	bf00      	nop
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	20000c90 	.word	0x20000c90
 8005340:	20001f08 	.word	0x20001f08
 8005344:	20001f0c 	.word	0x20001f0c
 8005348:	200025d4 	.word	0x200025d4

0800534c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800534c:	b480      	push	{r7}
 800534e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005350:	4b04      	ldr	r3, [pc, #16]	; (8005364 <__NVIC_GetPriorityGrouping+0x18>)
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	0a1b      	lsrs	r3, r3, #8
 8005356:	f003 0307 	and.w	r3, r3, #7
}
 800535a:	4618      	mov	r0, r3
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr
 8005364:	e000ed00 	.word	0xe000ed00

08005368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	4603      	mov	r3, r0
 8005370:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005376:	2b00      	cmp	r3, #0
 8005378:	db0b      	blt.n	8005392 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800537a:	79fb      	ldrb	r3, [r7, #7]
 800537c:	f003 021f 	and.w	r2, r3, #31
 8005380:	4907      	ldr	r1, [pc, #28]	; (80053a0 <__NVIC_EnableIRQ+0x38>)
 8005382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005386:	095b      	lsrs	r3, r3, #5
 8005388:	2001      	movs	r0, #1
 800538a:	fa00 f202 	lsl.w	r2, r0, r2
 800538e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005392:	bf00      	nop
 8005394:	370c      	adds	r7, #12
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	e000e100 	.word	0xe000e100

080053a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	4603      	mov	r3, r0
 80053ac:	6039      	str	r1, [r7, #0]
 80053ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	db0a      	blt.n	80053ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	b2da      	uxtb	r2, r3
 80053bc:	490c      	ldr	r1, [pc, #48]	; (80053f0 <__NVIC_SetPriority+0x4c>)
 80053be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053c2:	0112      	lsls	r2, r2, #4
 80053c4:	b2d2      	uxtb	r2, r2
 80053c6:	440b      	add	r3, r1
 80053c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80053cc:	e00a      	b.n	80053e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	b2da      	uxtb	r2, r3
 80053d2:	4908      	ldr	r1, [pc, #32]	; (80053f4 <__NVIC_SetPriority+0x50>)
 80053d4:	79fb      	ldrb	r3, [r7, #7]
 80053d6:	f003 030f 	and.w	r3, r3, #15
 80053da:	3b04      	subs	r3, #4
 80053dc:	0112      	lsls	r2, r2, #4
 80053de:	b2d2      	uxtb	r2, r2
 80053e0:	440b      	add	r3, r1
 80053e2:	761a      	strb	r2, [r3, #24]
}
 80053e4:	bf00      	nop
 80053e6:	370c      	adds	r7, #12
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr
 80053f0:	e000e100 	.word	0xe000e100
 80053f4:	e000ed00 	.word	0xe000ed00

080053f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b089      	sub	sp, #36	; 0x24
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f003 0307 	and.w	r3, r3, #7
 800540a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	f1c3 0307 	rsb	r3, r3, #7
 8005412:	2b04      	cmp	r3, #4
 8005414:	bf28      	it	cs
 8005416:	2304      	movcs	r3, #4
 8005418:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	3304      	adds	r3, #4
 800541e:	2b06      	cmp	r3, #6
 8005420:	d902      	bls.n	8005428 <NVIC_EncodePriority+0x30>
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	3b03      	subs	r3, #3
 8005426:	e000      	b.n	800542a <NVIC_EncodePriority+0x32>
 8005428:	2300      	movs	r3, #0
 800542a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800542c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	fa02 f303 	lsl.w	r3, r2, r3
 8005436:	43da      	mvns	r2, r3
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	401a      	ands	r2, r3
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005440:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	fa01 f303 	lsl.w	r3, r1, r3
 800544a:	43d9      	mvns	r1, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005450:	4313      	orrs	r3, r2
         );
}
 8005452:	4618      	mov	r0, r3
 8005454:	3724      	adds	r7, #36	; 0x24
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr
	...

08005460 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 800546a:	4a14      	ldr	r2, [pc, #80]	; (80054bc <LL_SYSCFG_SetEXTISource+0x5c>)
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	f003 0303 	and.w	r3, r3, #3
 8005472:	3302      	adds	r3, #2
 8005474:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	0c1b      	lsrs	r3, r3, #16
 800547c:	43db      	mvns	r3, r3
 800547e:	ea02 0103 	and.w	r1, r2, r3
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	0c1b      	lsrs	r3, r3, #16
 8005486:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	fa93 f3a3 	rbit	r3, r3
 800548e:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	fab3 f383 	clz	r3, r3
 8005496:	b2db      	uxtb	r3, r3
 8005498:	f003 031f 	and.w	r3, r3, #31
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	409a      	lsls	r2, r3
 80054a0:	4806      	ldr	r0, [pc, #24]	; (80054bc <LL_SYSCFG_SetEXTISource+0x5c>)
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	f003 0303 	and.w	r3, r3, #3
 80054a8:	430a      	orrs	r2, r1
 80054aa:	3302      	adds	r3, #2
 80054ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80054b0:	bf00      	nop
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr
 80054bc:	40010000 	.word	0x40010000

080054c0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b089      	sub	sp, #36	; 0x24
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	fa93 f3a3 	rbit	r3, r3
 80054da:	613b      	str	r3, [r7, #16]
  return result;
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	fab3 f383 	clz	r3, r3
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	005b      	lsls	r3, r3, #1
 80054e6:	2103      	movs	r1, #3
 80054e8:	fa01 f303 	lsl.w	r3, r1, r3
 80054ec:	43db      	mvns	r3, r3
 80054ee:	401a      	ands	r2, r3
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	fa93 f3a3 	rbit	r3, r3
 80054fa:	61bb      	str	r3, [r7, #24]
  return result;
 80054fc:	69bb      	ldr	r3, [r7, #24]
 80054fe:	fab3 f383 	clz	r3, r3
 8005502:	b2db      	uxtb	r3, r3
 8005504:	005b      	lsls	r3, r3, #1
 8005506:	6879      	ldr	r1, [r7, #4]
 8005508:	fa01 f303 	lsl.w	r3, r1, r3
 800550c:	431a      	orrs	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	601a      	str	r2, [r3, #0]
}
 8005512:	bf00      	nop
 8005514:	3724      	adds	r7, #36	; 0x24
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr

0800551e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800551e:	b480      	push	{r7}
 8005520:	b089      	sub	sp, #36	; 0x24
 8005522:	af00      	add	r7, sp, #0
 8005524:	60f8      	str	r0, [r7, #12]
 8005526:	60b9      	str	r1, [r7, #8]
 8005528:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	68da      	ldr	r2, [r3, #12]
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	fa93 f3a3 	rbit	r3, r3
 8005538:	613b      	str	r3, [r7, #16]
  return result;
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	fab3 f383 	clz	r3, r3
 8005540:	b2db      	uxtb	r3, r3
 8005542:	005b      	lsls	r3, r3, #1
 8005544:	2103      	movs	r1, #3
 8005546:	fa01 f303 	lsl.w	r3, r1, r3
 800554a:	43db      	mvns	r3, r3
 800554c:	401a      	ands	r2, r3
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	fa93 f3a3 	rbit	r3, r3
 8005558:	61bb      	str	r3, [r7, #24]
  return result;
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	fab3 f383 	clz	r3, r3
 8005560:	b2db      	uxtb	r3, r3
 8005562:	005b      	lsls	r3, r3, #1
 8005564:	6879      	ldr	r1, [r7, #4]
 8005566:	fa01 f303 	lsl.w	r3, r1, r3
 800556a:	431a      	orrs	r2, r3
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	60da      	str	r2, [r3, #12]
}
 8005570:	bf00      	nop
 8005572:	3724      	adds	r7, #36	; 0x24
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	683a      	ldr	r2, [r7, #0]
 800558a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80055a0:	4b08      	ldr	r3, [pc, #32]	; (80055c4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80055a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055a4:	4907      	ldr	r1, [pc, #28]	; (80055c4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80055ac:	4b05      	ldr	r3, [pc, #20]	; (80055c4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80055ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4013      	ands	r3, r2
 80055b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80055b6:	68fb      	ldr	r3, [r7, #12]
}
 80055b8:	bf00      	nop
 80055ba:	3714      	adds	r7, #20
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr
 80055c4:	40021000 	.word	0x40021000

080055c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b08a      	sub	sp, #40	; 0x28
 80055cc:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80055ce:	f107 031c 	add.w	r3, r7, #28
 80055d2:	2200      	movs	r2, #0
 80055d4:	601a      	str	r2, [r3, #0]
 80055d6:	605a      	str	r2, [r3, #4]
 80055d8:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055da:	1d3b      	adds	r3, r7, #4
 80055dc:	2200      	movs	r2, #0
 80055de:	601a      	str	r2, [r3, #0]
 80055e0:	605a      	str	r2, [r3, #4]
 80055e2:	609a      	str	r2, [r3, #8]
 80055e4:	60da      	str	r2, [r3, #12]
 80055e6:	611a      	str	r2, [r3, #16]
 80055e8:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80055ea:	2004      	movs	r0, #4
 80055ec:	f7ff ffd4 	bl	8005598 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 80055f0:	2020      	movs	r0, #32
 80055f2:	f7ff ffd1 	bl	8005598 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80055f6:	2001      	movs	r0, #1
 80055f8:	f7ff ffce 	bl	8005598 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80055fc:	2002      	movs	r0, #2
 80055fe:	f7ff ffcb 	bl	8005598 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8005602:	2108      	movs	r1, #8
 8005604:	48d3      	ldr	r0, [pc, #844]	; (8005954 <MX_GPIO_Init+0x38c>)
 8005606:	f7ff ffb9 	bl	800557c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 800560a:	2108      	movs	r1, #8
 800560c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005610:	f7ff ffb4 	bl	800557c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8005614:	2110      	movs	r1, #16
 8005616:	48cf      	ldr	r0, [pc, #828]	; (8005954 <MX_GPIO_Init+0x38c>)
 8005618:	f7ff ffb0 	bl	800557c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 800561c:	2120      	movs	r1, #32
 800561e:	48cd      	ldr	r0, [pc, #820]	; (8005954 <MX_GPIO_Init+0x38c>)
 8005620:	f7ff ffac 	bl	800557c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8005624:	2101      	movs	r1, #1
 8005626:	48cc      	ldr	r0, [pc, #816]	; (8005958 <MX_GPIO_Init+0x390>)
 8005628:	f7ff ffa8 	bl	800557c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 800562c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005630:	48c8      	ldr	r0, [pc, #800]	; (8005954 <MX_GPIO_Init+0x38c>)
 8005632:	f7ff ffa3 	bl	800557c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8005636:	f44f 7100 	mov.w	r1, #512	; 0x200
 800563a:	48c6      	ldr	r0, [pc, #792]	; (8005954 <MX_GPIO_Init+0x38c>)
 800563c:	f7ff ff9e 	bl	800557c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8005640:	2140      	movs	r1, #64	; 0x40
 8005642:	48c5      	ldr	r0, [pc, #788]	; (8005958 <MX_GPIO_Init+0x390>)
 8005644:	f7ff ff9a 	bl	800557c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8005648:	2180      	movs	r1, #128	; 0x80
 800564a:	48c3      	ldr	r0, [pc, #780]	; (8005958 <MX_GPIO_Init+0x390>)
 800564c:	f7ff ff96 	bl	800557c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8005650:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005654:	48c0      	ldr	r0, [pc, #768]	; (8005958 <MX_GPIO_Init+0x390>)
 8005656:	f7ff ff91 	bl	800557c <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 800565a:	49c0      	ldr	r1, [pc, #768]	; (800595c <MX_GPIO_Init+0x394>)
 800565c:	2002      	movs	r0, #2
 800565e:	f7ff feff 	bl	8005460 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8005662:	49bf      	ldr	r1, [pc, #764]	; (8005960 <MX_GPIO_Init+0x398>)
 8005664:	2002      	movs	r0, #2
 8005666:	f7ff fefb 	bl	8005460 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 800566a:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800566e:	2005      	movs	r0, #5
 8005670:	f7ff fef6 	bl	8005460 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8005674:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8005678:	2005      	movs	r0, #5
 800567a:	f7ff fef1 	bl	8005460 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 800567e:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8005682:	2002      	movs	r0, #2
 8005684:	f7ff feec 	bl	8005460 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8005688:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800568c:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 800568e:	2301      	movs	r3, #1
 8005690:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8005694:	2300      	movs	r3, #0
 8005696:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800569a:	2302      	movs	r3, #2
 800569c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80056a0:	f107 031c 	add.w	r3, r7, #28
 80056a4:	4618      	mov	r0, r3
 80056a6:	f006 f821 	bl	800b6ec <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 80056aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056ae:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80056b0:	2301      	movs	r3, #1
 80056b2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80056b6:	2300      	movs	r3, #0
 80056b8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80056bc:	2302      	movs	r3, #2
 80056be:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80056c2:	f107 031c 	add.w	r3, r7, #28
 80056c6:	4618      	mov	r0, r3
 80056c8:	f006 f810 	bl	800b6ec <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 80056cc:	2301      	movs	r3, #1
 80056ce:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80056d0:	2301      	movs	r3, #1
 80056d2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80056d6:	2300      	movs	r3, #0
 80056d8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80056dc:	2302      	movs	r3, #2
 80056de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80056e2:	f107 031c 	add.w	r3, r7, #28
 80056e6:	4618      	mov	r0, r3
 80056e8:	f006 f800 	bl	800b6ec <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 80056ec:	2302      	movs	r3, #2
 80056ee:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80056f0:	2301      	movs	r3, #1
 80056f2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80056f6:	2300      	movs	r3, #0
 80056f8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80056fc:	2302      	movs	r3, #2
 80056fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8005702:	f107 031c 	add.w	r3, r7, #28
 8005706:	4618      	mov	r0, r3
 8005708:	f005 fff0 	bl	800b6ec <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 800570c:	2304      	movs	r3, #4
 800570e:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005710:	2301      	movs	r3, #1
 8005712:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8005716:	2300      	movs	r3, #0
 8005718:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800571c:	2302      	movs	r3, #2
 800571e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8005722:	f107 031c 	add.w	r3, r7, #28
 8005726:	4618      	mov	r0, r3
 8005728:	f005 ffe0 	bl	800b6ec <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 800572c:	2201      	movs	r2, #1
 800572e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005732:	4888      	ldr	r0, [pc, #544]	; (8005954 <MX_GPIO_Init+0x38c>)
 8005734:	f7ff fef3 	bl	800551e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8005738:	2201      	movs	r2, #1
 800573a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800573e:	4885      	ldr	r0, [pc, #532]	; (8005954 <MX_GPIO_Init+0x38c>)
 8005740:	f7ff feed 	bl	800551e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8005744:	2201      	movs	r2, #1
 8005746:	2101      	movs	r1, #1
 8005748:	4886      	ldr	r0, [pc, #536]	; (8005964 <MX_GPIO_Init+0x39c>)
 800574a:	f7ff fee8 	bl	800551e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 800574e:	2201      	movs	r2, #1
 8005750:	2102      	movs	r1, #2
 8005752:	4884      	ldr	r0, [pc, #528]	; (8005964 <MX_GPIO_Init+0x39c>)
 8005754:	f7ff fee3 	bl	800551e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8005758:	2201      	movs	r2, #1
 800575a:	2104      	movs	r1, #4
 800575c:	487d      	ldr	r0, [pc, #500]	; (8005954 <MX_GPIO_Init+0x38c>)
 800575e:	f7ff fede 	bl	800551e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8005762:	2200      	movs	r2, #0
 8005764:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005768:	487a      	ldr	r0, [pc, #488]	; (8005954 <MX_GPIO_Init+0x38c>)
 800576a:	f7ff fea9 	bl	80054c0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 800576e:	2200      	movs	r2, #0
 8005770:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005774:	4877      	ldr	r0, [pc, #476]	; (8005954 <MX_GPIO_Init+0x38c>)
 8005776:	f7ff fea3 	bl	80054c0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 800577a:	2200      	movs	r2, #0
 800577c:	2101      	movs	r1, #1
 800577e:	4879      	ldr	r0, [pc, #484]	; (8005964 <MX_GPIO_Init+0x39c>)
 8005780:	f7ff fe9e 	bl	80054c0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8005784:	2200      	movs	r2, #0
 8005786:	2102      	movs	r1, #2
 8005788:	4876      	ldr	r0, [pc, #472]	; (8005964 <MX_GPIO_Init+0x39c>)
 800578a:	f7ff fe99 	bl	80054c0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 800578e:	2200      	movs	r2, #0
 8005790:	2104      	movs	r1, #4
 8005792:	4870      	ldr	r0, [pc, #448]	; (8005954 <MX_GPIO_Init+0x38c>)
 8005794:	f7ff fe94 	bl	80054c0 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8005798:	2308      	movs	r3, #8
 800579a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800579c:	2301      	movs	r3, #1
 800579e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80057a0:	2300      	movs	r3, #0
 80057a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80057a4:	2300      	movs	r3, #0
 80057a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80057a8:	2302      	movs	r3, #2
 80057aa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 80057ac:	1d3b      	adds	r3, r7, #4
 80057ae:	4619      	mov	r1, r3
 80057b0:	4868      	ldr	r0, [pc, #416]	; (8005954 <MX_GPIO_Init+0x38c>)
 80057b2:	f006 f98e 	bl	800bad2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 80057b6:	2308      	movs	r3, #8
 80057b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80057ba:	2301      	movs	r3, #1
 80057bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80057be:	2300      	movs	r3, #0
 80057c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80057c2:	2300      	movs	r3, #0
 80057c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80057c6:	2300      	movs	r3, #0
 80057c8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 80057ca:	1d3b      	adds	r3, r7, #4
 80057cc:	4619      	mov	r1, r3
 80057ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80057d2:	f006 f97e 	bl	800bad2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 80057d6:	2310      	movs	r3, #16
 80057d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80057da:	2301      	movs	r3, #1
 80057dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80057de:	2300      	movs	r3, #0
 80057e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80057e2:	2300      	movs	r3, #0
 80057e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80057e6:	2300      	movs	r3, #0
 80057e8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 80057ea:	1d3b      	adds	r3, r7, #4
 80057ec:	4619      	mov	r1, r3
 80057ee:	4859      	ldr	r0, [pc, #356]	; (8005954 <MX_GPIO_Init+0x38c>)
 80057f0:	f006 f96f 	bl	800bad2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 80057f4:	2320      	movs	r3, #32
 80057f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80057f8:	2301      	movs	r3, #1
 80057fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80057fc:	2300      	movs	r3, #0
 80057fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005800:	2300      	movs	r3, #0
 8005802:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005804:	2300      	movs	r3, #0
 8005806:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8005808:	1d3b      	adds	r3, r7, #4
 800580a:	4619      	mov	r1, r3
 800580c:	4851      	ldr	r0, [pc, #324]	; (8005954 <MX_GPIO_Init+0x38c>)
 800580e:	f006 f960 	bl	800bad2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 8005812:	2301      	movs	r3, #1
 8005814:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005816:	2301      	movs	r3, #1
 8005818:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800581a:	2300      	movs	r3, #0
 800581c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800581e:	2300      	movs	r3, #0
 8005820:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005822:	2300      	movs	r3, #0
 8005824:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 8005826:	1d3b      	adds	r3, r7, #4
 8005828:	4619      	mov	r1, r3
 800582a:	484b      	ldr	r0, [pc, #300]	; (8005958 <MX_GPIO_Init+0x390>)
 800582c:	f006 f951 	bl	800bad2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8005830:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005834:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005836:	2301      	movs	r3, #1
 8005838:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800583a:	2300      	movs	r3, #0
 800583c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800583e:	2300      	movs	r3, #0
 8005840:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005842:	2300      	movs	r3, #0
 8005844:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8005846:	1d3b      	adds	r3, r7, #4
 8005848:	4619      	mov	r1, r3
 800584a:	4842      	ldr	r0, [pc, #264]	; (8005954 <MX_GPIO_Init+0x38c>)
 800584c:	f006 f941 	bl	800bad2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8005850:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005854:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005856:	2301      	movs	r3, #1
 8005858:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800585a:	2300      	movs	r3, #0
 800585c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800585e:	2300      	movs	r3, #0
 8005860:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005862:	2300      	movs	r3, #0
 8005864:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8005866:	1d3b      	adds	r3, r7, #4
 8005868:	4619      	mov	r1, r3
 800586a:	483a      	ldr	r0, [pc, #232]	; (8005954 <MX_GPIO_Init+0x38c>)
 800586c:	f006 f931 	bl	800bad2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8005870:	2340      	movs	r3, #64	; 0x40
 8005872:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005874:	2301      	movs	r3, #1
 8005876:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8005878:	2303      	movs	r3, #3
 800587a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800587c:	2300      	movs	r3, #0
 800587e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005880:	2300      	movs	r3, #0
 8005882:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8005884:	1d3b      	adds	r3, r7, #4
 8005886:	4619      	mov	r1, r3
 8005888:	4833      	ldr	r0, [pc, #204]	; (8005958 <MX_GPIO_Init+0x390>)
 800588a:	f006 f922 	bl	800bad2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 800588e:	2380      	movs	r3, #128	; 0x80
 8005890:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005892:	2301      	movs	r3, #1
 8005894:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8005896:	2303      	movs	r3, #3
 8005898:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800589a:	2300      	movs	r3, #0
 800589c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800589e:	2300      	movs	r3, #0
 80058a0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 80058a2:	1d3b      	adds	r3, r7, #4
 80058a4:	4619      	mov	r1, r3
 80058a6:	482c      	ldr	r0, [pc, #176]	; (8005958 <MX_GPIO_Init+0x390>)
 80058a8:	f006 f913 	bl	800bad2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 80058ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80058b2:	2301      	movs	r3, #1
 80058b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80058b6:	2303      	movs	r3, #3
 80058b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80058ba:	2300      	movs	r3, #0
 80058bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80058be:	2300      	movs	r3, #0
 80058c0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80058c2:	1d3b      	adds	r3, r7, #4
 80058c4:	4619      	mov	r1, r3
 80058c6:	4824      	ldr	r0, [pc, #144]	; (8005958 <MX_GPIO_Init+0x390>)
 80058c8:	f006 f903 	bl	800bad2 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80058cc:	f7ff fd3e 	bl	800534c <__NVIC_GetPriorityGrouping>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2200      	movs	r2, #0
 80058d4:	2100      	movs	r1, #0
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7ff fd8e 	bl	80053f8 <NVIC_EncodePriority>
 80058dc:	4603      	mov	r3, r0
 80058de:	4619      	mov	r1, r3
 80058e0:	2006      	movs	r0, #6
 80058e2:	f7ff fd5f 	bl	80053a4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 80058e6:	2006      	movs	r0, #6
 80058e8:	f7ff fd3e 	bl	8005368 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80058ec:	f7ff fd2e 	bl	800534c <__NVIC_GetPriorityGrouping>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2200      	movs	r2, #0
 80058f4:	2100      	movs	r1, #0
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7ff fd7e 	bl	80053f8 <NVIC_EncodePriority>
 80058fc:	4603      	mov	r3, r0
 80058fe:	4619      	mov	r1, r3
 8005900:	2007      	movs	r0, #7
 8005902:	f7ff fd4f 	bl	80053a4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 8005906:	2007      	movs	r0, #7
 8005908:	f7ff fd2e 	bl	8005368 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800590c:	f7ff fd1e 	bl	800534c <__NVIC_GetPriorityGrouping>
 8005910:	4603      	mov	r3, r0
 8005912:	2200      	movs	r2, #0
 8005914:	2100      	movs	r1, #0
 8005916:	4618      	mov	r0, r3
 8005918:	f7ff fd6e 	bl	80053f8 <NVIC_EncodePriority>
 800591c:	4603      	mov	r3, r0
 800591e:	4619      	mov	r1, r3
 8005920:	2008      	movs	r0, #8
 8005922:	f7ff fd3f 	bl	80053a4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8005926:	2008      	movs	r0, #8
 8005928:	f7ff fd1e 	bl	8005368 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800592c:	f7ff fd0e 	bl	800534c <__NVIC_GetPriorityGrouping>
 8005930:	4603      	mov	r3, r0
 8005932:	2200      	movs	r2, #0
 8005934:	2100      	movs	r1, #0
 8005936:	4618      	mov	r0, r3
 8005938:	f7ff fd5e 	bl	80053f8 <NVIC_EncodePriority>
 800593c:	4603      	mov	r3, r0
 800593e:	4619      	mov	r1, r3
 8005940:	2028      	movs	r0, #40	; 0x28
 8005942:	f7ff fd2f 	bl	80053a4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005946:	2028      	movs	r0, #40	; 0x28
 8005948:	f7ff fd0e 	bl	8005368 <__NVIC_EnableIRQ>

}
 800594c:	bf00      	nop
 800594e:	3728      	adds	r7, #40	; 0x28
 8005950:	46bd      	mov	sp, r7
 8005952:	e009      	b.n	8005968 <MX_GPIO_Init+0x3a0>
 8005954:	48000800 	.word	0x48000800
 8005958:	48000400 	.word	0x48000400
 800595c:	0f000003 	.word	0x0f000003
 8005960:	f0000003 	.word	0xf0000003
 8005964:	48001400 	.word	0x48001400
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop

0800596c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005974:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005978:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800597c:	f003 0301 	and.w	r3, r3, #1
 8005980:	2b00      	cmp	r3, #0
 8005982:	d013      	beq.n	80059ac <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8005984:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005988:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800598c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005990:	2b00      	cmp	r3, #0
 8005992:	d00b      	beq.n	80059ac <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8005994:	e000      	b.n	8005998 <ITM_SendChar+0x2c>
    {
      __NOP();
 8005996:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8005998:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d0f9      	beq.n	8005996 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80059a2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	b2d2      	uxtb	r2, r2
 80059aa:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80059ac:	687b      	ldr	r3, [r7, #4]
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80059ba:	b580      	push	{r7, lr}
 80059bc:	b086      	sub	sp, #24
 80059be:	af00      	add	r7, sp, #0
 80059c0:	60f8      	str	r0, [r7, #12]
 80059c2:	60b9      	str	r1, [r7, #8]
 80059c4:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 80059c6:	2300      	movs	r3, #0
 80059c8:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80059ca:	2300      	movs	r3, #0
 80059cc:	617b      	str	r3, [r7, #20]
 80059ce:	e009      	b.n	80059e4 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	1c5a      	adds	r2, r3, #1
 80059d4:	60ba      	str	r2, [r7, #8]
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	4618      	mov	r0, r3
 80059da:	f7ff ffc7 	bl	800596c <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	3301      	adds	r3, #1
 80059e2:	617b      	str	r3, [r7, #20]
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	dbf1      	blt.n	80059d0 <_write+0x16>
  return len;
 80059ec:	687b      	ldr	r3, [r7, #4]
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3718      	adds	r7, #24
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <HAL_DAC_ErrorCallbackCh1>:

void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
	// do something
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
	...

08005a0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b082      	sub	sp, #8
 8005a10:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005a12:	f000 ff52 	bl	80068ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005a16:	f000 f891 	bl	8005b3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005a1a:	f7ff fdd5 	bl	80055c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8005a1e:	f7ff fc0f 	bl	8005240 <MX_DMA_Init>
  MX_DAC1_Init();
 8005a22:	f7ff fabf 	bl	8004fa4 <MX_DAC1_Init>
  MX_DAC2_Init();
 8005a26:	f7ff fb07 	bl	8005038 <MX_DAC2_Init>
  MX_ADC1_Init();
 8005a2a:	f7ff f97d 	bl	8004d28 <MX_ADC1_Init>
  MX_COMP1_Init();
 8005a2e:	f7ff fa5f 	bl	8004ef0 <MX_COMP1_Init>
  MX_TIM2_Init();
 8005a32:	f000 fc37 	bl	80062a4 <MX_TIM2_Init>
  MX_TIM17_Init();
 8005a36:	f000 fdd1 	bl	80065dc <MX_TIM17_Init>
  MX_SPI3_Init();
 8005a3a:	f000 f92b 	bl	8005c94 <MX_SPI3_Init>
  MX_RNG_Init();
 8005a3e:	f000 f91b 	bl	8005c78 <MX_RNG_Init>
  MX_TIM1_Init();
 8005a42:	f000 fbbf 	bl	80061c4 <MX_TIM1_Init>
  MX_TIM8_Init();
 8005a46:	f000 fce7 	bl	8006418 <MX_TIM8_Init>
  MX_TIM16_Init();
 8005a4a:	f000 fd9f 	bl	800658c <MX_TIM16_Init>
  MX_TIM15_Init();
 8005a4e:	f000 fd4b 	bl	80064e8 <MX_TIM15_Init>
  MX_TIM5_Init();
 8005a52:	f000 fc91 	bl	8006378 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  DT_InitRegister();
 8005a56:	f7fd ff29 	bl	80038ac <DT_InitRegister>

  // main signal function output (external)
  //DAC_InitDevices();
  FuncO_Init();
 8005a5a:	f7fe f91b 	bl	8003c94 <FuncO_Init>
  FuncO_ApplyPresetToSignal(eDefaultFuncPreset);
 8005a5e:	2000      	movs	r0, #0
 8005a60:	f7fe f9a2 	bl	8003da8 <FuncO_ApplyPresetToSignal>

  //TIM8->ARR = sin1_max_arr;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8005a64:	2110      	movs	r1, #16
 8005a66:	482b      	ldr	r0, [pc, #172]	; (8005b14 <main+0x108>)
 8005a68:	f002 fc2b 	bl	80082c2 <HAL_DAC_Start>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
  HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, triangle_data_table_3600, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	9300      	str	r3, [sp, #0]
 8005a70:	2378      	movs	r3, #120	; 0x78
 8005a72:	4a29      	ldr	r2, [pc, #164]	; (8005b18 <main+0x10c>)
 8005a74:	2100      	movs	r1, #0
 8005a76:	4829      	ldr	r0, [pc, #164]	; (8005b1c <main+0x110>)
 8005a78:	f002 fc76 	bl	8008368 <HAL_DAC_Start_DMA>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);

#ifndef DISABLE_ALL_TIMERS

  // single clock to run all DAC channels. TODO add independent clocks
  HAL_TIM_Base_Start(&htim8);
 8005a7c:	4828      	ldr	r0, [pc, #160]	; (8005b20 <main+0x114>)
 8005a7e:	f004 fd5b 	bl	800a538 <HAL_TIM_Base_Start>
  FreqO_ApplyPreset(eDefaultFreqPreset);
 8005a82:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005a86:	f7fe f88f 	bl	8003ba8 <FreqO_ApplyPreset>

#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	2108      	movs	r1, #8
 8005a8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005a92:	f003 fc57 	bl	8009344 <HAL_GPIO_WritePin>

  // PGA gain
  //GO_ApplyPreset_Fast(eDefaultGainPreset);
  VPP_ApplyPresetToSignal(eDefaultVppPreset);
 8005a96:	2059      	movs	r0, #89	; 0x59
 8005a98:	f7fe fbaa 	bl	80041f0 <VPP_ApplyPresetToSignal>
  //HAL_TIM_Base_Start_IT(&htim17);
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005aa2:	4820      	ldr	r0, [pc, #128]	; (8005b24 <main+0x118>)
 8005aa4:	f003 fc4e 	bl	8009344 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005aae:	481d      	ldr	r0, [pc, #116]	; (8005b24 <main+0x118>)
 8005ab0:	f003 fc48 	bl	8009344 <HAL_GPIO_WritePin>

#ifdef TIM_TRIGGER_MODE
  // input capture on in TIM2 slave-mode TF1FP1

  // set HW switch to direct ext. trigger input to TIM pin
  HAL_GPIO_WritePin(TRIGMODE_GPIO_Port, TRIGMODE_Pin, GPIO_PIN_SET);
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	2108      	movs	r1, #8
 8005ab8:	481a      	ldr	r0, [pc, #104]	; (8005b24 <main+0x118>)
 8005aba:	f003 fc43 	bl	8009344 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);	// TS5A3357 Pin6
  //HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); // TS5A3357 Pin5

  // clear slave mode select reg
  TIM2->SMCR &= ~(TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2);
 8005abe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005ac8:	f023 0307 	bic.w	r3, r3, #7
 8005acc:	6093      	str	r3, [r2, #8]

  // slave mode
  //TIM2->SMCR |= TIM_SMCR_SMS_2;						// SLAVE MODE: RESET
  TIM2->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_2;	// SLAVE MODE: GATED
 8005ace:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005ad8:	f043 0305 	orr.w	r3, r3, #5
 8005adc:	6093      	str	r3, [r2, #8]
  //TIM2->SMCR |= TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2;	// SLAVE MODE: TRIGGER

#ifndef DISABLE_ALL_TIMERS
  HAL_TIM_Base_Start_IT(&htim2);
 8005ade:	4812      	ldr	r0, [pc, #72]	; (8005b28 <main+0x11c>)
 8005ae0:	f004 fd58 	bl	800a594 <HAL_TIM_Base_Start_IT>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 8005ae4:	4811      	ldr	r0, [pc, #68]	; (8005b2c <main+0x120>)
 8005ae6:	f004 fd27 	bl	800a538 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8005aea:	4b11      	ldr	r3, [pc, #68]	; (8005b30 <main+0x124>)
 8005aec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005af0:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8005af2:	4b0f      	ldr	r3, [pc, #60]	; (8005b30 <main+0x124>)
 8005af4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005af8:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8005afa:	f7fb f8a1 	bl	8000c40 <DM_Init>
  DM_PostInit();
 8005afe:	f7fb f8ad 	bl	8000c5c <DM_PostInit>

  // DM_UpdateDisplay()
  HAL_TIM_Base_Start_IT(&htim15);
 8005b02:	480c      	ldr	r0, [pc, #48]	; (8005b34 <main+0x128>)
 8005b04:	f004 fd46 	bl	800a594 <HAL_TIM_Base_Start_IT>

  //HAL_TIM_Base_Start_IT(&htim16);

  // debounce timer
  HAL_TIM_Base_Start(&htim5);
 8005b08:	480b      	ldr	r0, [pc, #44]	; (8005b38 <main+0x12c>)
 8005b0a:	f004 fd15 	bl	800a538 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 8005b0e:	f7fd f9fb 	bl	8002f08 <EM_ProcessEvent>
 8005b12:	e7fc      	b.n	8005b0e <main+0x102>
 8005b14:	200025d4 	.word	0x200025d4
 8005b18:	20001928 	.word	0x20001928
 8005b1c:	200025c0 	.word	0x200025c0
 8005b20:	2000270c 	.word	0x2000270c
 8005b24:	48000800 	.word	0x48000800
 8005b28:	20002888 	.word	0x20002888
 8005b2c:	2000283c 	.word	0x2000283c
 8005b30:	40001000 	.word	0x40001000
 8005b34:	20002758 	.word	0x20002758
 8005b38:	200027f0 	.word	0x200027f0

08005b3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b0a8      	sub	sp, #160	; 0xa0
 8005b40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005b42:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005b46:	2238      	movs	r2, #56	; 0x38
 8005b48:	2100      	movs	r1, #0
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f007 f81e 	bl	800cb8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005b50:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005b54:	2200      	movs	r2, #0
 8005b56:	601a      	str	r2, [r3, #0]
 8005b58:	605a      	str	r2, [r3, #4]
 8005b5a:	609a      	str	r2, [r3, #8]
 8005b5c:	60da      	str	r2, [r3, #12]
 8005b5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005b60:	463b      	mov	r3, r7
 8005b62:	2254      	movs	r2, #84	; 0x54
 8005b64:	2100      	movs	r1, #0
 8005b66:	4618      	mov	r0, r3
 8005b68:	f007 f810 	bl	800cb8c <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8005b6c:	2000      	movs	r0, #0
 8005b6e:	f003 fc01 	bl	8009374 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8005b72:	2322      	movs	r3, #34	; 0x22
 8005b74:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005b76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b7a:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005b7c:	2340      	movs	r3, #64	; 0x40
 8005b7e:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8005b80:	2301      	movs	r3, #1
 8005b82:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005b86:	2302      	movs	r3, #2
 8005b88:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8005b92:	2302      	movs	r3, #2
 8005b94:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8005b98:	232a      	movs	r3, #42	; 0x2a
 8005b9a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8005ba4:	2304      	movs	r3, #4
 8005ba6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005baa:	2302      	movs	r3, #2
 8005bac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005bb0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f003 fc81 	bl	80094bc <HAL_RCC_OscConfig>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d001      	beq.n	8005bc4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8005bc0:	f000 f82a 	bl	8005c18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005bc4:	230f      	movs	r3, #15
 8005bc6:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8005bd8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005bdc:	2108      	movs	r1, #8
 8005bde:	4618      	mov	r0, r3
 8005be0:	f003 ff84 	bl	8009aec <HAL_RCC_ClockConfig>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8005bea:	f000 f815 	bl	8005c18 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8005bee:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005bf2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005bf8:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005bfc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005bfe:	463b      	mov	r3, r7
 8005c00:	4618      	mov	r0, r3
 8005c02:	f004 f963 	bl	8009ecc <HAL_RCCEx_PeriphCLKConfig>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d001      	beq.n	8005c10 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8005c0c:	f000 f804 	bl	8005c18 <Error_Handler>
  }
}
 8005c10:	bf00      	nop
 8005c12:	37a0      	adds	r7, #160	; 0xa0
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005c1c:	bf00      	nop
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr

08005c26 <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 8005c26:	b480      	push	{r7}
 8005c28:	b083      	sub	sp, #12
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f043 0204 	orr.w	r2, r3, #4
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	601a      	str	r2, [r3, #0]
}
 8005c3a:	bf00      	nop
 8005c3c:	370c      	adds	r7, #12
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
	...

08005c48 <LL_AHB2_GRP1_EnableClock>:
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b085      	sub	sp, #20
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005c50:	4b08      	ldr	r3, [pc, #32]	; (8005c74 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005c52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c54:	4907      	ldr	r1, [pc, #28]	; (8005c74 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005c5c:	4b05      	ldr	r3, [pc, #20]	; (8005c74 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005c5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4013      	ands	r3, r2
 8005c64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005c66:	68fb      	ldr	r3, [r7, #12]
}
 8005c68:	bf00      	nop
 8005c6a:	3714      	adds	r7, #20
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr
 8005c74:	40021000 	.word	0x40021000

08005c78 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 8005c7c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8005c80:	f7ff ffe2 	bl	8005c48 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 8005c84:	4802      	ldr	r0, [pc, #8]	; (8005c90 <MX_RNG_Init+0x18>)
 8005c86:	f7ff ffce 	bl	8005c26 <LL_RNG_Enable>

}
 8005c8a:	bf00      	nop
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	50060800 	.word	0x50060800

08005c94 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8005c98:	4b1b      	ldr	r3, [pc, #108]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005c9a:	4a1c      	ldr	r2, [pc, #112]	; (8005d0c <MX_SPI3_Init+0x78>)
 8005c9c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005c9e:	4b1a      	ldr	r3, [pc, #104]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005ca0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005ca4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005ca6:	4b18      	ldr	r3, [pc, #96]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005ca8:	2200      	movs	r2, #0
 8005caa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005cac:	4b16      	ldr	r3, [pc, #88]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005cae:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005cb2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cb4:	4b14      	ldr	r3, [pc, #80]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005cba:	4b13      	ldr	r3, [pc, #76]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005cc0:	4b11      	ldr	r3, [pc, #68]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005cc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cc6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005cc8:	4b0f      	ldr	r3, [pc, #60]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005cca:	2210      	movs	r2, #16
 8005ccc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005cce:	4b0e      	ldr	r3, [pc, #56]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005cd4:	4b0c      	ldr	r3, [pc, #48]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cda:	4b0b      	ldr	r3, [pc, #44]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005cdc:	2200      	movs	r2, #0
 8005cde:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8005ce0:	4b09      	ldr	r3, [pc, #36]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005ce2:	2207      	movs	r2, #7
 8005ce4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005ce6:	4b08      	ldr	r3, [pc, #32]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005ce8:	2200      	movs	r2, #0
 8005cea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005cec:	4b06      	ldr	r3, [pc, #24]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005cee:	2208      	movs	r2, #8
 8005cf0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005cf2:	4805      	ldr	r0, [pc, #20]	; (8005d08 <MX_SPI3_Init+0x74>)
 8005cf4:	f004 fb36 	bl	800a364 <HAL_SPI_Init>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d001      	beq.n	8005d02 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8005cfe:	f7ff ff8b 	bl	8005c18 <Error_Handler>
  }

}
 8005d02:	bf00      	nop
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	200026a8 	.word	0x200026a8
 8005d0c:	40003c00 	.word	0x40003c00

08005d10 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b08a      	sub	sp, #40	; 0x28
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d18:	f107 0314 	add.w	r3, r7, #20
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	601a      	str	r2, [r3, #0]
 8005d20:	605a      	str	r2, [r3, #4]
 8005d22:	609a      	str	r2, [r3, #8]
 8005d24:	60da      	str	r2, [r3, #12]
 8005d26:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a17      	ldr	r2, [pc, #92]	; (8005d8c <HAL_SPI_MspInit+0x7c>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d128      	bne.n	8005d84 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005d32:	4b17      	ldr	r3, [pc, #92]	; (8005d90 <HAL_SPI_MspInit+0x80>)
 8005d34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d36:	4a16      	ldr	r2, [pc, #88]	; (8005d90 <HAL_SPI_MspInit+0x80>)
 8005d38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d3c:	6593      	str	r3, [r2, #88]	; 0x58
 8005d3e:	4b14      	ldr	r3, [pc, #80]	; (8005d90 <HAL_SPI_MspInit+0x80>)
 8005d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d46:	613b      	str	r3, [r7, #16]
 8005d48:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d4a:	4b11      	ldr	r3, [pc, #68]	; (8005d90 <HAL_SPI_MspInit+0x80>)
 8005d4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d4e:	4a10      	ldr	r2, [pc, #64]	; (8005d90 <HAL_SPI_MspInit+0x80>)
 8005d50:	f043 0304 	orr.w	r3, r3, #4
 8005d54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d56:	4b0e      	ldr	r3, [pc, #56]	; (8005d90 <HAL_SPI_MspInit+0x80>)
 8005d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d5a:	f003 0304 	and.w	r3, r3, #4
 8005d5e:	60fb      	str	r3, [r7, #12]
 8005d60:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005d62:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005d66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d68:	2302      	movs	r3, #2
 8005d6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d70:	2300      	movs	r3, #0
 8005d72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005d74:	2306      	movs	r3, #6
 8005d76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d78:	f107 0314 	add.w	r3, r7, #20
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	4805      	ldr	r0, [pc, #20]	; (8005d94 <HAL_SPI_MspInit+0x84>)
 8005d80:	f003 f95e 	bl	8009040 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005d84:	bf00      	nop
 8005d86:	3728      	adds	r7, #40	; 0x28
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}
 8005d8c:	40003c00 	.word	0x40003c00
 8005d90:	40021000 	.word	0x40021000
 8005d94:	48000800 	.word	0x48000800

08005d98 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005d9c:	4b05      	ldr	r3, [pc, #20]	; (8005db4 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	4a04      	ldr	r2, [pc, #16]	; (8005db4 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8005da2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005da6:	6093      	str	r3, [r2, #8]
}
 8005da8:	bf00      	nop
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	40007000 	.word	0x40007000

08005db8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005dbe:	4b0f      	ldr	r3, [pc, #60]	; (8005dfc <HAL_MspInit+0x44>)
 8005dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dc2:	4a0e      	ldr	r2, [pc, #56]	; (8005dfc <HAL_MspInit+0x44>)
 8005dc4:	f043 0301 	orr.w	r3, r3, #1
 8005dc8:	6613      	str	r3, [r2, #96]	; 0x60
 8005dca:	4b0c      	ldr	r3, [pc, #48]	; (8005dfc <HAL_MspInit+0x44>)
 8005dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dce:	f003 0301 	and.w	r3, r3, #1
 8005dd2:	607b      	str	r3, [r7, #4]
 8005dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005dd6:	4b09      	ldr	r3, [pc, #36]	; (8005dfc <HAL_MspInit+0x44>)
 8005dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dda:	4a08      	ldr	r2, [pc, #32]	; (8005dfc <HAL_MspInit+0x44>)
 8005ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005de0:	6593      	str	r3, [r2, #88]	; 0x58
 8005de2:	4b06      	ldr	r3, [pc, #24]	; (8005dfc <HAL_MspInit+0x44>)
 8005de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dea:	603b      	str	r3, [r7, #0]
 8005dec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8005dee:	f7ff ffd3 	bl	8005d98 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005df2:	bf00      	nop
 8005df4:	3708      	adds	r7, #8
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	40021000 	.word	0x40021000

08005e00 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8005e08:	4b07      	ldr	r3, [pc, #28]	; (8005e28 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8005e0a:	695a      	ldr	r2, [r3, #20]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4013      	ands	r3, r2
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d101      	bne.n	8005e1a <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8005e16:	2301      	movs	r3, #1
 8005e18:	e000      	b.n	8005e1c <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr
 8005e28:	40010400 	.word	0x40010400

08005e2c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005e34:	4a04      	ldr	r2, [pc, #16]	; (8005e48 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6153      	str	r3, [r2, #20]
}
 8005e3a:	bf00      	nop
 8005e3c:	370c      	adds	r7, #12
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	40010400 	.word	0x40010400

08005e4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005e50:	bf00      	nop
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr

08005e5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005e5a:	b480      	push	{r7}
 8005e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005e5e:	e7fe      	b.n	8005e5e <HardFault_Handler+0x4>

08005e60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005e60:	b480      	push	{r7}
 8005e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005e64:	e7fe      	b.n	8005e64 <MemManage_Handler+0x4>

08005e66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005e66:	b480      	push	{r7}
 8005e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005e6a:	e7fe      	b.n	8005e6a <BusFault_Handler+0x4>

08005e6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005e70:	e7fe      	b.n	8005e70 <UsageFault_Handler+0x4>

08005e72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005e72:	b480      	push	{r7}
 8005e74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005e76:	bf00      	nop
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005e80:	b480      	push	{r7}
 8005e82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005e84:	bf00      	nop
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr

08005e8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005e8e:	b480      	push	{r7}
 8005e90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005e92:	bf00      	nop
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005ea0:	f000 fd5e 	bl	8006960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005ea4:	bf00      	nop
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8005eac:	2001      	movs	r0, #1
 8005eae:	f7ff ffa7 	bl	8005e00 <LL_EXTI_IsActiveFlag_0_31>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d005      	beq.n	8005ec4 <EXTI0_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evRedBtn);
 8005eb8:	2004      	movs	r0, #4
 8005eba:	f7fd f99d 	bl	80031f8 <EM_SetNewEvent>
		printf("'Red' BTN3_EXTI0_Pin\n");
 8005ebe:	4807      	ldr	r0, [pc, #28]	; (8005edc <EXTI0_IRQHandler+0x34>)
 8005ec0:	f007 fb24 	bl	800d50c <puts>
	}

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8005ec4:	2001      	movs	r0, #1
 8005ec6:	f7ff ff9b 	bl	8005e00 <LL_EXTI_IsActiveFlag_0_31>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d002      	beq.n	8005ed6 <EXTI0_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8005ed0:	2001      	movs	r0, #1
 8005ed2:	f7ff ffab 	bl	8005e2c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005ed6:	bf00      	nop
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	0800ff04 	.word	0x0800ff04

08005ee0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 8005ee4:	2002      	movs	r0, #2
 8005ee6:	f7ff ff8b 	bl	8005e00 <LL_EXTI_IsActiveFlag_0_31>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d005      	beq.n	8005efc <EXTI1_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evGreenBtn);
 8005ef0:	2002      	movs	r0, #2
 8005ef2:	f7fd f981 	bl	80031f8 <EM_SetNewEvent>
		printf("'Green' BTN4_EXTI1_Pin\n");
 8005ef6:	4807      	ldr	r0, [pc, #28]	; (8005f14 <EXTI1_IRQHandler+0x34>)
 8005ef8:	f007 fb08 	bl	800d50c <puts>
	}


  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8005efc:	2002      	movs	r0, #2
 8005efe:	f7ff ff7f 	bl	8005e00 <LL_EXTI_IsActiveFlag_0_31>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d002      	beq.n	8005f0e <EXTI1_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8005f08:	2002      	movs	r0, #2
 8005f0a:	f7ff ff8f 	bl	8005e2c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005f0e:	bf00      	nop
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	0800ff1c 	.word	0x0800ff1c

08005f18 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 8005f1c:	2004      	movs	r0, #4
 8005f1e:	f7ff ff6f 	bl	8005e00 <LL_EXTI_IsActiveFlag_0_31>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d005      	beq.n	8005f34 <EXTI2_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evEncoderPush);
 8005f28:	2006      	movs	r0, #6
 8005f2a:	f7fd f965 	bl	80031f8 <EM_SetNewEvent>
		printf("'EncoderPush' ENC_EXTI2_Pin\n");
 8005f2e:	4807      	ldr	r0, [pc, #28]	; (8005f4c <EXTI2_IRQHandler+0x34>)
 8005f30:	f007 faec 	bl	800d50c <puts>
	}


  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8005f34:	2004      	movs	r0, #4
 8005f36:	f7ff ff63 	bl	8005e00 <LL_EXTI_IsActiveFlag_0_31>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d002      	beq.n	8005f46 <EXTI2_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8005f40:	2004      	movs	r0, #4
 8005f42:	f7ff ff73 	bl	8005e2c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8005f46:	bf00      	nop
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	0800ff34 	.word	0x0800ff34

08005f50 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	//printf("Test\n");
	//printf("%lu\n", trigger_input[0]);
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005f54:	4802      	ldr	r0, [pc, #8]	; (8005f60 <DMA1_Channel1_IRQHandler+0x10>)
 8005f56:	f002 ff23 	bl	8008da0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005f5a:	bf00      	nop
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	2000253c 	.word	0x2000253c

08005f64 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8005f68:	4802      	ldr	r0, [pc, #8]	; (8005f74 <DMA1_Channel2_IRQHandler+0x10>)
 8005f6a:	f002 ff19 	bl	8008da0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005f6e:	bf00      	nop
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop
 8005f74:	200025e8 	.word	0x200025e8

08005f78 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8005f7c:	4802      	ldr	r0, [pc, #8]	; (8005f88 <DMA1_Channel3_IRQHandler+0x10>)
 8005f7e:	f002 ff0f 	bl	8008da0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8005f82:	bf00      	nop
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	20002648 	.word	0x20002648

08005f8c <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	DM_UpdateDisplay();
 8005f90:	f7fa ff88 	bl	8000ea4 <DM_UpdateDisplay>
	{
		printf("Encoder turned\n");
		TIM1->SR &= ~(TIM_SR_IDXF);
	}
*/
	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 8005f94:	4b0d      	ldr	r3, [pc, #52]	; (8005fcc <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f9c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005fa0:	d10b      	bne.n	8005fba <TIM1_BRK_TIM15_IRQHandler+0x2e>
	{
		EM_SetNewEvent(evEncoderSet);
 8005fa2:	2005      	movs	r0, #5
 8005fa4:	f7fd f928 	bl	80031f8 <EM_SetNewEvent>
		printf("Encoder new direction\n");
 8005fa8:	4809      	ldr	r0, [pc, #36]	; (8005fd0 <TIM1_BRK_TIM15_IRQHandler+0x44>)
 8005faa:	f007 faaf 	bl	800d50c <puts>
		TIM1->SR &= ~(TIM_SR_DIRF);
 8005fae:	4b07      	ldr	r3, [pc, #28]	; (8005fcc <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8005fb0:	691b      	ldr	r3, [r3, #16]
 8005fb2:	4a06      	ldr	r2, [pc, #24]	; (8005fcc <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8005fb4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005fb8:	6113      	str	r3, [r2, #16]

	}
  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005fba:	4806      	ldr	r0, [pc, #24]	; (8005fd4 <TIM1_BRK_TIM15_IRQHandler+0x48>)
 8005fbc:	f004 fbf5 	bl	800a7aa <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8005fc0:	4805      	ldr	r0, [pc, #20]	; (8005fd8 <TIM1_BRK_TIM15_IRQHandler+0x4c>)
 8005fc2:	f004 fbf2 	bl	800a7aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8005fc6:	bf00      	nop
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	bf00      	nop
 8005fcc:	40012c00 	.word	0x40012c00
 8005fd0:	0800ff50 	.word	0x0800ff50
 8005fd4:	2000283c 	.word	0x2000283c
 8005fd8:	20002758 	.word	0x20002758

08005fdc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	//snprintf(control_pressed, sizeof(control_pressed), " ");
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005fe0:	4803      	ldr	r0, [pc, #12]	; (8005ff0 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8005fe2:	f004 fbe2 	bl	800a7aa <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8005fe6:	4803      	ldr	r0, [pc, #12]	; (8005ff4 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8005fe8:	f004 fbdf 	bl	800a7aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005fec:	bf00      	nop
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	2000283c 	.word	0x2000283c
 8005ff4:	200028d4 	.word	0x200028d4

08005ff8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	update_dc_bias_sweep();
 8005ffc:	f7ff f95a 	bl	80052b4 <update_dc_bias_sweep>




  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006000:	4803      	ldr	r0, [pc, #12]	; (8006010 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8006002:	f004 fbd2 	bl	800a7aa <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8006006:	4803      	ldr	r0, [pc, #12]	; (8006014 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8006008:	f004 fbcf 	bl	800a7aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 800600c:	bf00      	nop
 800600e:	bd80      	pop	{r7, pc}
 8006010:	2000283c 	.word	0x2000283c
 8006014:	200027a4 	.word	0x200027a4

08006018 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800601c:	4802      	ldr	r0, [pc, #8]	; (8006028 <TIM2_IRQHandler+0x10>)
 800601e:	f004 fbc4 	bl	800a7aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006022:	bf00      	nop
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	20002888 	.word	0x20002888

0800602c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */


	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8006030:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006034:	f7ff fee4 	bl	8005e00 <LL_EXTI_IsActiveFlag_0_31>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d005      	beq.n	800604a <EXTI15_10_IRQHandler+0x1e>
	{

		EM_SetNewEvent(evBlueBtn);
 800603e:	2001      	movs	r0, #1
 8006040:	f7fd f8da 	bl	80031f8 <EM_SetNewEvent>
		printf("'Blue' BTN1_EXTI14_Pin\n");
 8006044:	4813      	ldr	r0, [pc, #76]	; (8006094 <EXTI15_10_IRQHandler+0x68>)
 8006046:	f007 fa61 	bl	800d50c <puts>
	}
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 800604a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800604e:	f7ff fed7 	bl	8005e00 <LL_EXTI_IsActiveFlag_0_31>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d005      	beq.n	8006064 <EXTI15_10_IRQHandler+0x38>
	{
		EM_SetNewEvent(evYellowBtn);
 8006058:	2003      	movs	r0, #3
 800605a:	f7fd f8cd 	bl	80031f8 <EM_SetNewEvent>
		printf("'Yellow' BTN2_EXTI15_Pin\n");
 800605e:	480e      	ldr	r0, [pc, #56]	; (8006098 <EXTI15_10_IRQHandler+0x6c>)
 8006060:	f007 fa54 	bl	800d50c <puts>
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8006064:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006068:	f7ff feca 	bl	8005e00 <LL_EXTI_IsActiveFlag_0_31>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d003      	beq.n	800607a <EXTI15_10_IRQHandler+0x4e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8006072:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006076:	f7ff fed9 	bl	8005e2c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 800607a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800607e:	f7ff febf 	bl	8005e00 <LL_EXTI_IsActiveFlag_0_31>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d003      	beq.n	8006090 <EXTI15_10_IRQHandler+0x64>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8006088:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800608c:	f7ff fece 	bl	8005e2c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006090:	bf00      	nop
 8006092:	bd80      	pop	{r7, pc}
 8006094:	0800ff68 	.word	0x0800ff68
 8006098:	0800ff80 	.word	0x0800ff80

0800609c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b086      	sub	sp, #24
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80060a8:	2300      	movs	r3, #0
 80060aa:	617b      	str	r3, [r7, #20]
 80060ac:	e00a      	b.n	80060c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80060ae:	f3af 8000 	nop.w
 80060b2:	4601      	mov	r1, r0
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	1c5a      	adds	r2, r3, #1
 80060b8:	60ba      	str	r2, [r7, #8]
 80060ba:	b2ca      	uxtb	r2, r1
 80060bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	3301      	adds	r3, #1
 80060c2:	617b      	str	r3, [r7, #20]
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	429a      	cmp	r2, r3
 80060ca:	dbf0      	blt.n	80060ae <_read+0x12>
	}

return len;
 80060cc:	687b      	ldr	r3, [r7, #4]
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3718      	adds	r7, #24
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}

080060d6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80060d6:	b480      	push	{r7}
 80060d8:	b083      	sub	sp, #12
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
	return -1;
 80060de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	370c      	adds	r7, #12
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr

080060ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80060ee:	b480      	push	{r7}
 80060f0:	b083      	sub	sp, #12
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
 80060f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80060fe:	605a      	str	r2, [r3, #4]
	return 0;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	370c      	adds	r7, #12
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr

0800610e <_isatty>:

int _isatty(int file)
{
 800610e:	b480      	push	{r7}
 8006110:	b083      	sub	sp, #12
 8006112:	af00      	add	r7, sp, #0
 8006114:	6078      	str	r0, [r7, #4]
	return 1;
 8006116:	2301      	movs	r3, #1
}
 8006118:	4618      	mov	r0, r3
 800611a:	370c      	adds	r7, #12
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006124:	b480      	push	{r7}
 8006126:	b085      	sub	sp, #20
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	607a      	str	r2, [r7, #4]
	return 0;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3714      	adds	r7, #20
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr
	...

08006140 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006148:	4b11      	ldr	r3, [pc, #68]	; (8006190 <_sbrk+0x50>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d102      	bne.n	8006156 <_sbrk+0x16>
		heap_end = &end;
 8006150:	4b0f      	ldr	r3, [pc, #60]	; (8006190 <_sbrk+0x50>)
 8006152:	4a10      	ldr	r2, [pc, #64]	; (8006194 <_sbrk+0x54>)
 8006154:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006156:	4b0e      	ldr	r3, [pc, #56]	; (8006190 <_sbrk+0x50>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800615c:	4b0c      	ldr	r3, [pc, #48]	; (8006190 <_sbrk+0x50>)
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4413      	add	r3, r2
 8006164:	466a      	mov	r2, sp
 8006166:	4293      	cmp	r3, r2
 8006168:	d907      	bls.n	800617a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800616a:	f006 fce5 	bl	800cb38 <__errno>
 800616e:	4602      	mov	r2, r0
 8006170:	230c      	movs	r3, #12
 8006172:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8006174:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006178:	e006      	b.n	8006188 <_sbrk+0x48>
	}

	heap_end += incr;
 800617a:	4b05      	ldr	r3, [pc, #20]	; (8006190 <_sbrk+0x50>)
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4413      	add	r3, r2
 8006182:	4a03      	ldr	r2, [pc, #12]	; (8006190 <_sbrk+0x50>)
 8006184:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006186:	68fb      	ldr	r3, [r7, #12]
}
 8006188:	4618      	mov	r0, r3
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}
 8006190:	20001f10 	.word	0x20001f10
 8006194:	20002928 	.word	0x20002928

08006198 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006198:	b480      	push	{r7}
 800619a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800619c:	4b08      	ldr	r3, [pc, #32]	; (80061c0 <SystemInit+0x28>)
 800619e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061a2:	4a07      	ldr	r2, [pc, #28]	; (80061c0 <SystemInit+0x28>)
 80061a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80061a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80061ac:	4b04      	ldr	r3, [pc, #16]	; (80061c0 <SystemInit+0x28>)
 80061ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80061b2:	609a      	str	r2, [r3, #8]
#endif
}
 80061b4:	bf00      	nop
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	e000ed00 	.word	0xe000ed00

080061c4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b09a      	sub	sp, #104	; 0x68
 80061c8:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80061ca:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80061ce:	2224      	movs	r2, #36	; 0x24
 80061d0:	2100      	movs	r1, #0
 80061d2:	4618      	mov	r0, r3
 80061d4:	f006 fcda 	bl	800cb8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80061d8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80061dc:	2200      	movs	r2, #0
 80061de:	601a      	str	r2, [r3, #0]
 80061e0:	605a      	str	r2, [r3, #4]
 80061e2:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80061e4:	1d3b      	adds	r3, r7, #4
 80061e6:	2234      	movs	r2, #52	; 0x34
 80061e8:	2100      	movs	r1, #0
 80061ea:	4618      	mov	r0, r3
 80061ec:	f006 fcce 	bl	800cb8c <memset>

  htim1.Instance = TIM1;
 80061f0:	4b2a      	ldr	r3, [pc, #168]	; (800629c <MX_TIM1_Init+0xd8>)
 80061f2:	4a2b      	ldr	r2, [pc, #172]	; (80062a0 <MX_TIM1_Init+0xdc>)
 80061f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80061f6:	4b29      	ldr	r3, [pc, #164]	; (800629c <MX_TIM1_Init+0xd8>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80061fc:	4b27      	ldr	r3, [pc, #156]	; (800629c <MX_TIM1_Init+0xd8>)
 80061fe:	2240      	movs	r2, #64	; 0x40
 8006200:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 8006202:	4b26      	ldr	r3, [pc, #152]	; (800629c <MX_TIM1_Init+0xd8>)
 8006204:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006208:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800620a:	4b24      	ldr	r3, [pc, #144]	; (800629c <MX_TIM1_Init+0xd8>)
 800620c:	2200      	movs	r2, #0
 800620e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8006210:	4b22      	ldr	r3, [pc, #136]	; (800629c <MX_TIM1_Init+0xd8>)
 8006212:	2200      	movs	r2, #0
 8006214:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006216:	4b21      	ldr	r3, [pc, #132]	; (800629c <MX_TIM1_Init+0xd8>)
 8006218:	2200      	movs	r2, #0
 800621a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800621c:	2303      	movs	r3, #3
 800621e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006220:	2300      	movs	r3, #0
 8006222:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006224:	2301      	movs	r3, #1
 8006226:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006228:	2300      	movs	r3, #0
 800622a:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 800622c:	2300      	movs	r3, #0
 800622e:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006230:	2300      	movs	r3, #0
 8006232:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006234:	2301      	movs	r3, #1
 8006236:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006238:	2300      	movs	r3, #0
 800623a:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 800623c:	2300      	movs	r3, #0
 800623e:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8006240:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006244:	4619      	mov	r1, r3
 8006246:	4815      	ldr	r0, [pc, #84]	; (800629c <MX_TIM1_Init+0xd8>)
 8006248:	f004 fa09 	bl	800a65e <HAL_TIM_Encoder_Init>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d001      	beq.n	8006256 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8006252:	f7ff fce1 	bl	8005c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006256:	2320      	movs	r3, #32
 8006258:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800625a:	2300      	movs	r3, #0
 800625c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800625e:	2300      	movs	r3, #0
 8006260:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006262:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006266:	4619      	mov	r1, r3
 8006268:	480c      	ldr	r0, [pc, #48]	; (800629c <MX_TIM1_Init+0xd8>)
 800626a:	f004 ff81 	bl	800b170 <HAL_TIMEx_MasterConfigSynchronization>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d001      	beq.n	8006278 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8006274:	f7ff fcd0 	bl	8005c18 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8006278:	2300      	movs	r3, #0
 800627a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800627c:	2300      	movs	r3, #0
 800627e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006280:	1d3b      	adds	r3, r7, #4
 8006282:	4619      	mov	r1, r3
 8006284:	4805      	ldr	r0, [pc, #20]	; (800629c <MX_TIM1_Init+0xd8>)
 8006286:	f005 f809 	bl	800b29c <HAL_TIMEx_ConfigBreakDeadTime>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d001      	beq.n	8006294 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8006290:	f7ff fcc2 	bl	8005c18 <Error_Handler>
  }

}
 8006294:	bf00      	nop
 8006296:	3768      	adds	r7, #104	; 0x68
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}
 800629c:	2000283c 	.word	0x2000283c
 80062a0:	40012c00 	.word	0x40012c00

080062a4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b08c      	sub	sp, #48	; 0x30
 80062a8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80062aa:	f107 0320 	add.w	r3, r7, #32
 80062ae:	2200      	movs	r2, #0
 80062b0:	601a      	str	r2, [r3, #0]
 80062b2:	605a      	str	r2, [r3, #4]
 80062b4:	609a      	str	r2, [r3, #8]
 80062b6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80062b8:	f107 030c 	add.w	r3, r7, #12
 80062bc:	2200      	movs	r2, #0
 80062be:	601a      	str	r2, [r3, #0]
 80062c0:	605a      	str	r2, [r3, #4]
 80062c2:	609a      	str	r2, [r3, #8]
 80062c4:	60da      	str	r2, [r3, #12]
 80062c6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80062c8:	463b      	mov	r3, r7
 80062ca:	2200      	movs	r2, #0
 80062cc:	601a      	str	r2, [r3, #0]
 80062ce:	605a      	str	r2, [r3, #4]
 80062d0:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 80062d2:	4b28      	ldr	r3, [pc, #160]	; (8006374 <MX_TIM2_Init+0xd0>)
 80062d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80062d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2047;
 80062da:	4b26      	ldr	r3, [pc, #152]	; (8006374 <MX_TIM2_Init+0xd0>)
 80062dc:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80062e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80062e2:	4b24      	ldr	r3, [pc, #144]	; (8006374 <MX_TIM2_Init+0xd0>)
 80062e4:	2200      	movs	r2, #0
 80062e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024;
 80062e8:	4b22      	ldr	r3, [pc, #136]	; (8006374 <MX_TIM2_Init+0xd0>)
 80062ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80062ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80062f0:	4b20      	ldr	r3, [pc, #128]	; (8006374 <MX_TIM2_Init+0xd0>)
 80062f2:	2200      	movs	r2, #0
 80062f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80062f6:	4b1f      	ldr	r3, [pc, #124]	; (8006374 <MX_TIM2_Init+0xd0>)
 80062f8:	2200      	movs	r2, #0
 80062fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80062fc:	481d      	ldr	r0, [pc, #116]	; (8006374 <MX_TIM2_Init+0xd0>)
 80062fe:	f004 f8c3 	bl	800a488 <HAL_TIM_Base_Init>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d001      	beq.n	800630c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8006308:	f7ff fc86 	bl	8005c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800630c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006310:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006312:	f107 0320 	add.w	r3, r7, #32
 8006316:	4619      	mov	r1, r3
 8006318:	4816      	ldr	r0, [pc, #88]	; (8006374 <MX_TIM2_Init+0xd0>)
 800631a:	f004 fbc5 	bl	800aaa8 <HAL_TIM_ConfigClockSource>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d001      	beq.n	8006328 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8006324:	f7ff fc78 	bl	8005c18 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8006328:	2305      	movs	r3, #5
 800632a:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800632c:	2350      	movs	r3, #80	; 0x50
 800632e:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8006330:	2300      	movs	r3, #0
 8006332:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8006334:	2300      	movs	r3, #0
 8006336:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8006338:	f107 030c 	add.w	r3, r7, #12
 800633c:	4619      	mov	r1, r3
 800633e:	480d      	ldr	r0, [pc, #52]	; (8006374 <MX_TIM2_Init+0xd0>)
 8006340:	f004 fca2 	bl	800ac88 <HAL_TIM_SlaveConfigSynchro>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d001      	beq.n	800634e <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 800634a:	f7ff fc65 	bl	8005c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800634e:	2300      	movs	r3, #0
 8006350:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006352:	2300      	movs	r3, #0
 8006354:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006356:	463b      	mov	r3, r7
 8006358:	4619      	mov	r1, r3
 800635a:	4806      	ldr	r0, [pc, #24]	; (8006374 <MX_TIM2_Init+0xd0>)
 800635c:	f004 ff08 	bl	800b170 <HAL_TIMEx_MasterConfigSynchronization>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d001      	beq.n	800636a <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8006366:	f7ff fc57 	bl	8005c18 <Error_Handler>
  }

}
 800636a:	bf00      	nop
 800636c:	3730      	adds	r7, #48	; 0x30
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	20002888 	.word	0x20002888

08006378 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b088      	sub	sp, #32
 800637c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800637e:	f107 0310 	add.w	r3, r7, #16
 8006382:	2200      	movs	r2, #0
 8006384:	601a      	str	r2, [r3, #0]
 8006386:	605a      	str	r2, [r3, #4]
 8006388:	609a      	str	r2, [r3, #8]
 800638a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800638c:	1d3b      	adds	r3, r7, #4
 800638e:	2200      	movs	r2, #0
 8006390:	601a      	str	r2, [r3, #0]
 8006392:	605a      	str	r2, [r3, #4]
 8006394:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8006396:	4b1e      	ldr	r3, [pc, #120]	; (8006410 <MX_TIM5_Init+0x98>)
 8006398:	4a1e      	ldr	r2, [pc, #120]	; (8006414 <MX_TIM5_Init+0x9c>)
 800639a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 65535;
 800639c:	4b1c      	ldr	r3, [pc, #112]	; (8006410 <MX_TIM5_Init+0x98>)
 800639e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80063a2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063a4:	4b1a      	ldr	r3, [pc, #104]	; (8006410 <MX_TIM5_Init+0x98>)
 80063a6:	2200      	movs	r2, #0
 80063a8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 80063aa:	4b19      	ldr	r3, [pc, #100]	; (8006410 <MX_TIM5_Init+0x98>)
 80063ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80063b0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80063b2:	4b17      	ldr	r3, [pc, #92]	; (8006410 <MX_TIM5_Init+0x98>)
 80063b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063b8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063ba:	4b15      	ldr	r3, [pc, #84]	; (8006410 <MX_TIM5_Init+0x98>)
 80063bc:	2200      	movs	r2, #0
 80063be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80063c0:	4813      	ldr	r0, [pc, #76]	; (8006410 <MX_TIM5_Init+0x98>)
 80063c2:	f004 f861 	bl	800a488 <HAL_TIM_Base_Init>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d001      	beq.n	80063d0 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 80063cc:	f7ff fc24 	bl	8005c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80063d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80063d4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80063d6:	f107 0310 	add.w	r3, r7, #16
 80063da:	4619      	mov	r1, r3
 80063dc:	480c      	ldr	r0, [pc, #48]	; (8006410 <MX_TIM5_Init+0x98>)
 80063de:	f004 fb63 	bl	800aaa8 <HAL_TIM_ConfigClockSource>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d001      	beq.n	80063ec <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 80063e8:	f7ff fc16 	bl	8005c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80063ec:	2300      	movs	r3, #0
 80063ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80063f0:	2300      	movs	r3, #0
 80063f2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80063f4:	1d3b      	adds	r3, r7, #4
 80063f6:	4619      	mov	r1, r3
 80063f8:	4805      	ldr	r0, [pc, #20]	; (8006410 <MX_TIM5_Init+0x98>)
 80063fa:	f004 feb9 	bl	800b170 <HAL_TIMEx_MasterConfigSynchronization>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d001      	beq.n	8006408 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8006404:	f7ff fc08 	bl	8005c18 <Error_Handler>
  }

}
 8006408:	bf00      	nop
 800640a:	3720      	adds	r7, #32
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}
 8006410:	200027f0 	.word	0x200027f0
 8006414:	40000c00 	.word	0x40000c00

08006418 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b094      	sub	sp, #80	; 0x50
 800641c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800641e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006422:	2200      	movs	r2, #0
 8006424:	601a      	str	r2, [r3, #0]
 8006426:	605a      	str	r2, [r3, #4]
 8006428:	609a      	str	r2, [r3, #8]
 800642a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800642c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8006430:	2200      	movs	r2, #0
 8006432:	601a      	str	r2, [r3, #0]
 8006434:	605a      	str	r2, [r3, #4]
 8006436:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006438:	463b      	mov	r3, r7
 800643a:	2234      	movs	r2, #52	; 0x34
 800643c:	2100      	movs	r1, #0
 800643e:	4618      	mov	r0, r3
 8006440:	f006 fba4 	bl	800cb8c <memset>

  htim8.Instance = TIM8;
 8006444:	4b26      	ldr	r3, [pc, #152]	; (80064e0 <MX_TIM8_Init+0xc8>)
 8006446:	4a27      	ldr	r2, [pc, #156]	; (80064e4 <MX_TIM8_Init+0xcc>)
 8006448:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800644a:	4b25      	ldr	r3, [pc, #148]	; (80064e0 <MX_TIM8_Init+0xc8>)
 800644c:	2200      	movs	r2, #0
 800644e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006450:	4b23      	ldr	r3, [pc, #140]	; (80064e0 <MX_TIM8_Init+0xc8>)
 8006452:	2200      	movs	r2, #0
 8006454:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8006456:	4b22      	ldr	r3, [pc, #136]	; (80064e0 <MX_TIM8_Init+0xc8>)
 8006458:	2201      	movs	r2, #1
 800645a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800645c:	4b20      	ldr	r3, [pc, #128]	; (80064e0 <MX_TIM8_Init+0xc8>)
 800645e:	2200      	movs	r2, #0
 8006460:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006462:	4b1f      	ldr	r3, [pc, #124]	; (80064e0 <MX_TIM8_Init+0xc8>)
 8006464:	2200      	movs	r2, #0
 8006466:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006468:	4b1d      	ldr	r3, [pc, #116]	; (80064e0 <MX_TIM8_Init+0xc8>)
 800646a:	2200      	movs	r2, #0
 800646c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800646e:	481c      	ldr	r0, [pc, #112]	; (80064e0 <MX_TIM8_Init+0xc8>)
 8006470:	f004 f80a 	bl	800a488 <HAL_TIM_Base_Init>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d001      	beq.n	800647e <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 800647a:	f7ff fbcd 	bl	8005c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800647e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006482:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8006484:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006488:	4619      	mov	r1, r3
 800648a:	4815      	ldr	r0, [pc, #84]	; (80064e0 <MX_TIM8_Init+0xc8>)
 800648c:	f004 fb0c 	bl	800aaa8 <HAL_TIM_ConfigClockSource>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d001      	beq.n	800649a <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8006496:	f7ff fbbf 	bl	8005c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800649a:	2320      	movs	r3, #32
 800649c:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800649e:	2300      	movs	r3, #0
 80064a0:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80064a2:	2300      	movs	r3, #0
 80064a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80064a6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80064aa:	4619      	mov	r1, r3
 80064ac:	480c      	ldr	r0, [pc, #48]	; (80064e0 <MX_TIM8_Init+0xc8>)
 80064ae:	f004 fe5f 	bl	800b170 <HAL_TIMEx_MasterConfigSynchronization>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d001      	beq.n	80064bc <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80064b8:	f7ff fbae 	bl	8005c18 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80064bc:	2300      	movs	r3, #0
 80064be:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80064c0:	2300      	movs	r3, #0
 80064c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80064c4:	463b      	mov	r3, r7
 80064c6:	4619      	mov	r1, r3
 80064c8:	4805      	ldr	r0, [pc, #20]	; (80064e0 <MX_TIM8_Init+0xc8>)
 80064ca:	f004 fee7 	bl	800b29c <HAL_TIMEx_ConfigBreakDeadTime>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 80064d4:	f7ff fba0 	bl	8005c18 <Error_Handler>
  }

}
 80064d8:	bf00      	nop
 80064da:	3750      	adds	r7, #80	; 0x50
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}
 80064e0:	2000270c 	.word	0x2000270c
 80064e4:	40013400 	.word	0x40013400

080064e8 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b088      	sub	sp, #32
 80064ec:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80064ee:	f107 0310 	add.w	r3, r7, #16
 80064f2:	2200      	movs	r2, #0
 80064f4:	601a      	str	r2, [r3, #0]
 80064f6:	605a      	str	r2, [r3, #4]
 80064f8:	609a      	str	r2, [r3, #8]
 80064fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80064fc:	1d3b      	adds	r3, r7, #4
 80064fe:	2200      	movs	r2, #0
 8006500:	601a      	str	r2, [r3, #0]
 8006502:	605a      	str	r2, [r3, #4]
 8006504:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8006506:	4b1f      	ldr	r3, [pc, #124]	; (8006584 <MX_TIM15_Init+0x9c>)
 8006508:	4a1f      	ldr	r2, [pc, #124]	; (8006588 <MX_TIM15_Init+0xa0>)
 800650a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 800650c:	4b1d      	ldr	r3, [pc, #116]	; (8006584 <MX_TIM15_Init+0x9c>)
 800650e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006512:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006514:	4b1b      	ldr	r3, [pc, #108]	; (8006584 <MX_TIM15_Init+0x9c>)
 8006516:	2200      	movs	r2, #0
 8006518:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 800651a:	4b1a      	ldr	r3, [pc, #104]	; (8006584 <MX_TIM15_Init+0x9c>)
 800651c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006520:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006522:	4b18      	ldr	r3, [pc, #96]	; (8006584 <MX_TIM15_Init+0x9c>)
 8006524:	2200      	movs	r2, #0
 8006526:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8006528:	4b16      	ldr	r3, [pc, #88]	; (8006584 <MX_TIM15_Init+0x9c>)
 800652a:	2200      	movs	r2, #0
 800652c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800652e:	4b15      	ldr	r3, [pc, #84]	; (8006584 <MX_TIM15_Init+0x9c>)
 8006530:	2200      	movs	r2, #0
 8006532:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8006534:	4813      	ldr	r0, [pc, #76]	; (8006584 <MX_TIM15_Init+0x9c>)
 8006536:	f003 ffa7 	bl	800a488 <HAL_TIM_Base_Init>
 800653a:	4603      	mov	r3, r0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d001      	beq.n	8006544 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8006540:	f7ff fb6a 	bl	8005c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006544:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006548:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800654a:	f107 0310 	add.w	r3, r7, #16
 800654e:	4619      	mov	r1, r3
 8006550:	480c      	ldr	r0, [pc, #48]	; (8006584 <MX_TIM15_Init+0x9c>)
 8006552:	f004 faa9 	bl	800aaa8 <HAL_TIM_ConfigClockSource>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d001      	beq.n	8006560 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 800655c:	f7ff fb5c 	bl	8005c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006560:	2300      	movs	r3, #0
 8006562:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006564:	2300      	movs	r3, #0
 8006566:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8006568:	1d3b      	adds	r3, r7, #4
 800656a:	4619      	mov	r1, r3
 800656c:	4805      	ldr	r0, [pc, #20]	; (8006584 <MX_TIM15_Init+0x9c>)
 800656e:	f004 fdff 	bl	800b170 <HAL_TIMEx_MasterConfigSynchronization>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d001      	beq.n	800657c <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8006578:	f7ff fb4e 	bl	8005c18 <Error_Handler>
  }

}
 800657c:	bf00      	nop
 800657e:	3720      	adds	r7, #32
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}
 8006584:	20002758 	.word	0x20002758
 8006588:	40014000 	.word	0x40014000

0800658c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8006590:	4b10      	ldr	r3, [pc, #64]	; (80065d4 <MX_TIM16_Init+0x48>)
 8006592:	4a11      	ldr	r2, [pc, #68]	; (80065d8 <MX_TIM16_Init+0x4c>)
 8006594:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1024;
 8006596:	4b0f      	ldr	r3, [pc, #60]	; (80065d4 <MX_TIM16_Init+0x48>)
 8006598:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800659c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800659e:	4b0d      	ldr	r3, [pc, #52]	; (80065d4 <MX_TIM16_Init+0x48>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1024;
 80065a4:	4b0b      	ldr	r3, [pc, #44]	; (80065d4 <MX_TIM16_Init+0x48>)
 80065a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80065aa:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80065ac:	4b09      	ldr	r3, [pc, #36]	; (80065d4 <MX_TIM16_Init+0x48>)
 80065ae:	2200      	movs	r2, #0
 80065b0:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80065b2:	4b08      	ldr	r3, [pc, #32]	; (80065d4 <MX_TIM16_Init+0x48>)
 80065b4:	2200      	movs	r2, #0
 80065b6:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80065b8:	4b06      	ldr	r3, [pc, #24]	; (80065d4 <MX_TIM16_Init+0x48>)
 80065ba:	2200      	movs	r2, #0
 80065bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80065be:	4805      	ldr	r0, [pc, #20]	; (80065d4 <MX_TIM16_Init+0x48>)
 80065c0:	f003 ff62 	bl	800a488 <HAL_TIM_Base_Init>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80065ca:	f7ff fb25 	bl	8005c18 <Error_Handler>
  }

}
 80065ce:	bf00      	nop
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	200028d4 	.word	0x200028d4
 80065d8:	40014400 	.word	0x40014400

080065dc <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 80065e0:	4b0f      	ldr	r3, [pc, #60]	; (8006620 <MX_TIM17_Init+0x44>)
 80065e2:	4a10      	ldr	r2, [pc, #64]	; (8006624 <MX_TIM17_Init+0x48>)
 80065e4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1023;
 80065e6:	4b0e      	ldr	r3, [pc, #56]	; (8006620 <MX_TIM17_Init+0x44>)
 80065e8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80065ec:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80065ee:	4b0c      	ldr	r3, [pc, #48]	; (8006620 <MX_TIM17_Init+0x44>)
 80065f0:	2200      	movs	r2, #0
 80065f2:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 64;
 80065f4:	4b0a      	ldr	r3, [pc, #40]	; (8006620 <MX_TIM17_Init+0x44>)
 80065f6:	2240      	movs	r2, #64	; 0x40
 80065f8:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80065fa:	4b09      	ldr	r3, [pc, #36]	; (8006620 <MX_TIM17_Init+0x44>)
 80065fc:	2200      	movs	r2, #0
 80065fe:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8006600:	4b07      	ldr	r3, [pc, #28]	; (8006620 <MX_TIM17_Init+0x44>)
 8006602:	2200      	movs	r2, #0
 8006604:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006606:	4b06      	ldr	r3, [pc, #24]	; (8006620 <MX_TIM17_Init+0x44>)
 8006608:	2200      	movs	r2, #0
 800660a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800660c:	4804      	ldr	r0, [pc, #16]	; (8006620 <MX_TIM17_Init+0x44>)
 800660e:	f003 ff3b 	bl	800a488 <HAL_TIM_Base_Init>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d001      	beq.n	800661c <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8006618:	f7ff fafe 	bl	8005c18 <Error_Handler>
  }

}
 800661c:	bf00      	nop
 800661e:	bd80      	pop	{r7, pc}
 8006620:	200027a4 	.word	0x200027a4
 8006624:	40014800 	.word	0x40014800

08006628 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b08a      	sub	sp, #40	; 0x28
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006630:	f107 0314 	add.w	r3, r7, #20
 8006634:	2200      	movs	r2, #0
 8006636:	601a      	str	r2, [r3, #0]
 8006638:	605a      	str	r2, [r3, #4]
 800663a:	609a      	str	r2, [r3, #8]
 800663c:	60da      	str	r2, [r3, #12]
 800663e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a23      	ldr	r2, [pc, #140]	; (80066d4 <HAL_TIM_Encoder_MspInit+0xac>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d13f      	bne.n	80066ca <HAL_TIM_Encoder_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800664a:	4b23      	ldr	r3, [pc, #140]	; (80066d8 <HAL_TIM_Encoder_MspInit+0xb0>)
 800664c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800664e:	4a22      	ldr	r2, [pc, #136]	; (80066d8 <HAL_TIM_Encoder_MspInit+0xb0>)
 8006650:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006654:	6613      	str	r3, [r2, #96]	; 0x60
 8006656:	4b20      	ldr	r3, [pc, #128]	; (80066d8 <HAL_TIM_Encoder_MspInit+0xb0>)
 8006658:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800665a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800665e:	613b      	str	r3, [r7, #16]
 8006660:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006662:	4b1d      	ldr	r3, [pc, #116]	; (80066d8 <HAL_TIM_Encoder_MspInit+0xb0>)
 8006664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006666:	4a1c      	ldr	r2, [pc, #112]	; (80066d8 <HAL_TIM_Encoder_MspInit+0xb0>)
 8006668:	f043 0304 	orr.w	r3, r3, #4
 800666c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800666e:	4b1a      	ldr	r3, [pc, #104]	; (80066d8 <HAL_TIM_Encoder_MspInit+0xb0>)
 8006670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006672:	f003 0304 	and.w	r3, r3, #4
 8006676:	60fb      	str	r3, [r7, #12]
 8006678:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800667a:	2303      	movs	r3, #3
 800667c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800667e:	2302      	movs	r3, #2
 8006680:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006682:	2300      	movs	r3, #0
 8006684:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006686:	2300      	movs	r3, #0
 8006688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800668a:	2302      	movs	r3, #2
 800668c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800668e:	f107 0314 	add.w	r3, r7, #20
 8006692:	4619      	mov	r1, r3
 8006694:	4811      	ldr	r0, [pc, #68]	; (80066dc <HAL_TIM_Encoder_MspInit+0xb4>)
 8006696:	f002 fcd3 	bl	8009040 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800669a:	2200      	movs	r2, #0
 800669c:	2100      	movs	r1, #0
 800669e:	2018      	movs	r0, #24
 80066a0:	f001 fdb9 	bl	8008216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80066a4:	2018      	movs	r0, #24
 80066a6:	f001 fdd0 	bl	800824a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80066aa:	2200      	movs	r2, #0
 80066ac:	2101      	movs	r1, #1
 80066ae:	2019      	movs	r0, #25
 80066b0:	f001 fdb1 	bl	8008216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80066b4:	2019      	movs	r0, #25
 80066b6:	f001 fdc8 	bl	800824a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 80066ba:	2200      	movs	r2, #0
 80066bc:	2101      	movs	r1, #1
 80066be:	201a      	movs	r0, #26
 80066c0:	f001 fda9 	bl	8008216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80066c4:	201a      	movs	r0, #26
 80066c6:	f001 fdc0 	bl	800824a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80066ca:	bf00      	nop
 80066cc:	3728      	adds	r7, #40	; 0x28
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	bf00      	nop
 80066d4:	40012c00 	.word	0x40012c00
 80066d8:	40021000 	.word	0x40021000
 80066dc:	48000800 	.word	0x48000800

080066e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b08e      	sub	sp, #56	; 0x38
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80066ec:	2200      	movs	r2, #0
 80066ee:	601a      	str	r2, [r3, #0]
 80066f0:	605a      	str	r2, [r3, #4]
 80066f2:	609a      	str	r2, [r3, #8]
 80066f4:	60da      	str	r2, [r3, #12]
 80066f6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006700:	d131      	bne.n	8006766 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006702:	4b53      	ldr	r3, [pc, #332]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 8006704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006706:	4a52      	ldr	r2, [pc, #328]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 8006708:	f043 0301 	orr.w	r3, r3, #1
 800670c:	6593      	str	r3, [r2, #88]	; 0x58
 800670e:	4b50      	ldr	r3, [pc, #320]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 8006710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	623b      	str	r3, [r7, #32]
 8006718:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800671a:	4b4d      	ldr	r3, [pc, #308]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 800671c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800671e:	4a4c      	ldr	r2, [pc, #304]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 8006720:	f043 0301 	orr.w	r3, r3, #1
 8006724:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006726:	4b4a      	ldr	r3, [pc, #296]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 8006728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800672a:	f003 0301 	and.w	r3, r3, #1
 800672e:	61fb      	str	r3, [r7, #28]
 8006730:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006732:	2301      	movs	r3, #1
 8006734:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006736:	2302      	movs	r3, #2
 8006738:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800673a:	2300      	movs	r3, #0
 800673c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800673e:	2300      	movs	r3, #0
 8006740:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006742:	2301      	movs	r3, #1
 8006744:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006746:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800674a:	4619      	mov	r1, r3
 800674c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006750:	f002 fc76 	bl	8009040 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8006754:	2200      	movs	r2, #0
 8006756:	2101      	movs	r1, #1
 8006758:	201c      	movs	r0, #28
 800675a:	f001 fd5c 	bl	8008216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800675e:	201c      	movs	r0, #28
 8006760:	f001 fd73 	bl	800824a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8006764:	e070      	b.n	8006848 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM5)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a3a      	ldr	r2, [pc, #232]	; (8006854 <HAL_TIM_Base_MspInit+0x174>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d10c      	bne.n	800678a <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8006770:	4b37      	ldr	r3, [pc, #220]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 8006772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006774:	4a36      	ldr	r2, [pc, #216]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 8006776:	f043 0308 	orr.w	r3, r3, #8
 800677a:	6593      	str	r3, [r2, #88]	; 0x58
 800677c:	4b34      	ldr	r3, [pc, #208]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 800677e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006780:	f003 0308 	and.w	r3, r3, #8
 8006784:	61bb      	str	r3, [r7, #24]
 8006786:	69bb      	ldr	r3, [r7, #24]
}
 8006788:	e05e      	b.n	8006848 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM8)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a32      	ldr	r2, [pc, #200]	; (8006858 <HAL_TIM_Base_MspInit+0x178>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d10c      	bne.n	80067ae <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8006794:	4b2e      	ldr	r3, [pc, #184]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 8006796:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006798:	4a2d      	ldr	r2, [pc, #180]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 800679a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800679e:	6613      	str	r3, [r2, #96]	; 0x60
 80067a0:	4b2b      	ldr	r3, [pc, #172]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 80067a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80067a8:	617b      	str	r3, [r7, #20]
 80067aa:	697b      	ldr	r3, [r7, #20]
}
 80067ac:	e04c      	b.n	8006848 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM15)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a2a      	ldr	r2, [pc, #168]	; (800685c <HAL_TIM_Base_MspInit+0x17c>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d114      	bne.n	80067e2 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80067b8:	4b25      	ldr	r3, [pc, #148]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 80067ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067bc:	4a24      	ldr	r2, [pc, #144]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 80067be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067c2:	6613      	str	r3, [r2, #96]	; 0x60
 80067c4:	4b22      	ldr	r3, [pc, #136]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 80067c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067cc:	613b      	str	r3, [r7, #16]
 80067ce:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80067d0:	2200      	movs	r2, #0
 80067d2:	2100      	movs	r1, #0
 80067d4:	2018      	movs	r0, #24
 80067d6:	f001 fd1e 	bl	8008216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80067da:	2018      	movs	r0, #24
 80067dc:	f001 fd35 	bl	800824a <HAL_NVIC_EnableIRQ>
}
 80067e0:	e032      	b.n	8006848 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM16)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a1e      	ldr	r2, [pc, #120]	; (8006860 <HAL_TIM_Base_MspInit+0x180>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d114      	bne.n	8006816 <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80067ec:	4b18      	ldr	r3, [pc, #96]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 80067ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067f0:	4a17      	ldr	r2, [pc, #92]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 80067f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067f6:	6613      	str	r3, [r2, #96]	; 0x60
 80067f8:	4b15      	ldr	r3, [pc, #84]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 80067fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006800:	60fb      	str	r3, [r7, #12]
 8006802:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8006804:	2200      	movs	r2, #0
 8006806:	2101      	movs	r1, #1
 8006808:	2019      	movs	r0, #25
 800680a:	f001 fd04 	bl	8008216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800680e:	2019      	movs	r0, #25
 8006810:	f001 fd1b 	bl	800824a <HAL_NVIC_EnableIRQ>
}
 8006814:	e018      	b.n	8006848 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM17)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a12      	ldr	r2, [pc, #72]	; (8006864 <HAL_TIM_Base_MspInit+0x184>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d113      	bne.n	8006848 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8006820:	4b0b      	ldr	r3, [pc, #44]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 8006822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006824:	4a0a      	ldr	r2, [pc, #40]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 8006826:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800682a:	6613      	str	r3, [r2, #96]	; 0x60
 800682c:	4b08      	ldr	r3, [pc, #32]	; (8006850 <HAL_TIM_Base_MspInit+0x170>)
 800682e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006830:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006834:	60bb      	str	r3, [r7, #8]
 8006836:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8006838:	2200      	movs	r2, #0
 800683a:	2101      	movs	r1, #1
 800683c:	201a      	movs	r0, #26
 800683e:	f001 fcea 	bl	8008216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8006842:	201a      	movs	r0, #26
 8006844:	f001 fd01 	bl	800824a <HAL_NVIC_EnableIRQ>
}
 8006848:	bf00      	nop
 800684a:	3738      	adds	r7, #56	; 0x38
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}
 8006850:	40021000 	.word	0x40021000
 8006854:	40000c00 	.word	0x40000c00
 8006858:	40013400 	.word	0x40013400
 800685c:	40014000 	.word	0x40014000
 8006860:	40014400 	.word	0x40014400
 8006864:	40014800 	.word	0x40014800

08006868 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006868:	480d      	ldr	r0, [pc, #52]	; (80068a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800686a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800686c:	480d      	ldr	r0, [pc, #52]	; (80068a4 <LoopForever+0x6>)
  ldr r1, =_edata
 800686e:	490e      	ldr	r1, [pc, #56]	; (80068a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006870:	4a0e      	ldr	r2, [pc, #56]	; (80068ac <LoopForever+0xe>)
  movs r3, #0
 8006872:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006874:	e002      	b.n	800687c <LoopCopyDataInit>

08006876 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006876:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006878:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800687a:	3304      	adds	r3, #4

0800687c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800687c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800687e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006880:	d3f9      	bcc.n	8006876 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006882:	4a0b      	ldr	r2, [pc, #44]	; (80068b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006884:	4c0b      	ldr	r4, [pc, #44]	; (80068b4 <LoopForever+0x16>)
  movs r3, #0
 8006886:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006888:	e001      	b.n	800688e <LoopFillZerobss>

0800688a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800688a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800688c:	3204      	adds	r2, #4

0800688e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800688e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006890:	d3fb      	bcc.n	800688a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006892:	f7ff fc81 	bl	8006198 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006896:	f006 f955 	bl	800cb44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800689a:	f7ff f8b7 	bl	8005a0c <main>

0800689e <LoopForever>:

LoopForever:
    b LoopForever
 800689e:	e7fe      	b.n	800689e <LoopForever>
  ldr   r0, =_estack
 80068a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80068a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80068a8:	20001eb8 	.word	0x20001eb8
  ldr r2, =_sidata
 80068ac:	080104b8 	.word	0x080104b8
  ldr r2, =_sbss
 80068b0:	20001eb8 	.word	0x20001eb8
  ldr r4, =_ebss
 80068b4:	20002928 	.word	0x20002928

080068b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80068b8:	e7fe      	b.n	80068b8 <ADC1_2_IRQHandler>

080068ba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80068ba:	b580      	push	{r7, lr}
 80068bc:	b082      	sub	sp, #8
 80068be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80068c0:	2300      	movs	r3, #0
 80068c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80068c4:	2003      	movs	r0, #3
 80068c6:	f001 fc9b 	bl	8008200 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80068ca:	2000      	movs	r0, #0
 80068cc:	f000 f80e 	bl	80068ec <HAL_InitTick>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d002      	beq.n	80068dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	71fb      	strb	r3, [r7, #7]
 80068da:	e001      	b.n	80068e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80068dc:	f7ff fa6c 	bl	8005db8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80068e0:	79fb      	ldrb	r3, [r7, #7]

}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3708      	adds	r7, #8
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
	...

080068ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80068f4:	2300      	movs	r3, #0
 80068f6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80068f8:	4b16      	ldr	r3, [pc, #88]	; (8006954 <HAL_InitTick+0x68>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d022      	beq.n	8006946 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006900:	4b15      	ldr	r3, [pc, #84]	; (8006958 <HAL_InitTick+0x6c>)
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	4b13      	ldr	r3, [pc, #76]	; (8006954 <HAL_InitTick+0x68>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800690c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006910:	fbb2 f3f3 	udiv	r3, r2, r3
 8006914:	4618      	mov	r0, r3
 8006916:	f001 fca6 	bl	8008266 <HAL_SYSTICK_Config>
 800691a:	4603      	mov	r3, r0
 800691c:	2b00      	cmp	r3, #0
 800691e:	d10f      	bne.n	8006940 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2b0f      	cmp	r3, #15
 8006924:	d809      	bhi.n	800693a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006926:	2200      	movs	r2, #0
 8006928:	6879      	ldr	r1, [r7, #4]
 800692a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800692e:	f001 fc72 	bl	8008216 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006932:	4a0a      	ldr	r2, [pc, #40]	; (800695c <HAL_InitTick+0x70>)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6013      	str	r3, [r2, #0]
 8006938:	e007      	b.n	800694a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	73fb      	strb	r3, [r7, #15]
 800693e:	e004      	b.n	800694a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	73fb      	strb	r3, [r7, #15]
 8006944:	e001      	b.n	800694a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800694a:	7bfb      	ldrb	r3, [r7, #15]
}
 800694c:	4618      	mov	r0, r3
 800694e:	3710      	adds	r7, #16
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}
 8006954:	20000c9c 	.word	0x20000c9c
 8006958:	20000c94 	.word	0x20000c94
 800695c:	20000c98 	.word	0x20000c98

08006960 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006960:	b480      	push	{r7}
 8006962:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006964:	4b05      	ldr	r3, [pc, #20]	; (800697c <HAL_IncTick+0x1c>)
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	4b05      	ldr	r3, [pc, #20]	; (8006980 <HAL_IncTick+0x20>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4413      	add	r3, r2
 800696e:	4a03      	ldr	r2, [pc, #12]	; (800697c <HAL_IncTick+0x1c>)
 8006970:	6013      	str	r3, [r2, #0]
}
 8006972:	bf00      	nop
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr
 800697c:	20002920 	.word	0x20002920
 8006980:	20000c9c 	.word	0x20000c9c

08006984 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006984:	b480      	push	{r7}
 8006986:	af00      	add	r7, sp, #0
  return uwTick;
 8006988:	4b03      	ldr	r3, [pc, #12]	; (8006998 <HAL_GetTick+0x14>)
 800698a:	681b      	ldr	r3, [r3, #0]
}
 800698c:	4618      	mov	r0, r3
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
 8006996:	bf00      	nop
 8006998:	20002920 	.word	0x20002920

0800699c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80069a4:	f7ff ffee 	bl	8006984 <HAL_GetTick>
 80069a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069b4:	d004      	beq.n	80069c0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80069b6:	4b09      	ldr	r3, [pc, #36]	; (80069dc <HAL_Delay+0x40>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	4413      	add	r3, r2
 80069be:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80069c0:	bf00      	nop
 80069c2:	f7ff ffdf 	bl	8006984 <HAL_GetTick>
 80069c6:	4602      	mov	r2, r0
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	1ad3      	subs	r3, r2, r3
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d8f7      	bhi.n	80069c2 <HAL_Delay+0x26>
  {
  }
}
 80069d2:	bf00      	nop
 80069d4:	3710      	adds	r7, #16
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	20000c9c 	.word	0x20000c9c

080069e0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	431a      	orrs	r2, r3
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	609a      	str	r2, [r3, #8]
}
 80069fa:	bf00      	nop
 80069fc:	370c      	adds	r7, #12
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006a06:	b480      	push	{r7}
 8006a08:	b083      	sub	sp, #12
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
 8006a0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	431a      	orrs	r2, r3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	609a      	str	r2, [r3, #8]
}
 8006a20:	bf00      	nop
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	370c      	adds	r7, #12
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr

08006a48 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006a48:	b490      	push	{r4, r7}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	60f8      	str	r0, [r7, #12]
 8006a50:	60b9      	str	r1, [r7, #8]
 8006a52:	607a      	str	r2, [r7, #4]
 8006a54:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	3360      	adds	r3, #96	; 0x60
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	009b      	lsls	r3, r3, #2
 8006a60:	4413      	add	r3, r2
 8006a62:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006a64:	6822      	ldr	r2, [r4, #0]
 8006a66:	4b08      	ldr	r3, [pc, #32]	; (8006a88 <LL_ADC_SetOffset+0x40>)
 8006a68:	4013      	ands	r3, r2
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8006a70:	683a      	ldr	r2, [r7, #0]
 8006a72:	430a      	orrs	r2, r1
 8006a74:	4313      	orrs	r3, r2
 8006a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a7a:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006a7c:	bf00      	nop
 8006a7e:	3710      	adds	r7, #16
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bc90      	pop	{r4, r7}
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop
 8006a88:	03fff000 	.word	0x03fff000

08006a8c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006a8c:	b490      	push	{r4, r7}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	3360      	adds	r3, #96	; 0x60
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	4413      	add	r3, r2
 8006aa2:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006aa4:	6823      	ldr	r3, [r4, #0]
 8006aa6:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3708      	adds	r7, #8
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bc90      	pop	{r4, r7}
 8006ab2:	4770      	bx	lr

08006ab4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006ab4:	b490      	push	{r4, r7}
 8006ab6:	b084      	sub	sp, #16
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	3360      	adds	r3, #96	; 0x60
 8006ac4:	461a      	mov	r2, r3
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	4413      	add	r3, r2
 8006acc:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006ace:	6823      	ldr	r3, [r4, #0]
 8006ad0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006ada:	bf00      	nop
 8006adc:	3710      	adds	r7, #16
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bc90      	pop	{r4, r7}
 8006ae2:	4770      	bx	lr

08006ae4 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006ae4:	b490      	push	{r4, r7}
 8006ae6:	b084      	sub	sp, #16
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	60f8      	str	r0, [r7, #12]
 8006aec:	60b9      	str	r1, [r7, #8]
 8006aee:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	3360      	adds	r3, #96	; 0x60
 8006af4:	461a      	mov	r2, r3
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	4413      	add	r3, r2
 8006afc:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006afe:	6823      	ldr	r3, [r4, #0]
 8006b00:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006b0a:	bf00      	nop
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bc90      	pop	{r4, r7}
 8006b12:	4770      	bx	lr

08006b14 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006b14:	b490      	push	{r4, r7}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	3360      	adds	r3, #96	; 0x60
 8006b24:	461a      	mov	r2, r3
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	4413      	add	r3, r2
 8006b2c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006b2e:	6823      	ldr	r3, [r4, #0]
 8006b30:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006b3a:	bf00      	nop
 8006b3c:	3710      	adds	r7, #16
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bc90      	pop	{r4, r7}
 8006b42:	4770      	bx	lr

08006b44 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	695b      	ldr	r3, [r3, #20]
 8006b52:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	431a      	orrs	r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	615a      	str	r2, [r3, #20]
}
 8006b5e:	bf00      	nop
 8006b60:	370c      	adds	r7, #12
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr

08006b6a <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006b6a:	b490      	push	{r4, r7}
 8006b6c:	b084      	sub	sp, #16
 8006b6e:	af00      	add	r7, sp, #0
 8006b70:	60f8      	str	r0, [r7, #12]
 8006b72:	60b9      	str	r1, [r7, #8]
 8006b74:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	3330      	adds	r3, #48	; 0x30
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	0a1b      	lsrs	r3, r3, #8
 8006b80:	009b      	lsls	r3, r3, #2
 8006b82:	f003 030c 	and.w	r3, r3, #12
 8006b86:	4413      	add	r3, r2
 8006b88:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006b8a:	6822      	ldr	r2, [r4, #0]
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	f003 031f 	and.w	r3, r3, #31
 8006b92:	211f      	movs	r1, #31
 8006b94:	fa01 f303 	lsl.w	r3, r1, r3
 8006b98:	43db      	mvns	r3, r3
 8006b9a:	401a      	ands	r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	0e9b      	lsrs	r3, r3, #26
 8006ba0:	f003 011f 	and.w	r1, r3, #31
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	f003 031f 	and.w	r3, r3, #31
 8006baa:	fa01 f303 	lsl.w	r3, r1, r3
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006bb2:	bf00      	nop
 8006bb4:	3710      	adds	r7, #16
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bc90      	pop	{r4, r7}
 8006bba:	4770      	bx	lr

08006bbc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006bbc:	b490      	push	{r4, r7}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	3314      	adds	r3, #20
 8006bcc:	461a      	mov	r2, r3
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	0e5b      	lsrs	r3, r3, #25
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	f003 0304 	and.w	r3, r3, #4
 8006bd8:	4413      	add	r3, r2
 8006bda:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006bdc:	6822      	ldr	r2, [r4, #0]
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	0d1b      	lsrs	r3, r3, #20
 8006be2:	f003 031f 	and.w	r3, r3, #31
 8006be6:	2107      	movs	r1, #7
 8006be8:	fa01 f303 	lsl.w	r3, r1, r3
 8006bec:	43db      	mvns	r3, r3
 8006bee:	401a      	ands	r2, r3
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	0d1b      	lsrs	r3, r3, #20
 8006bf4:	f003 031f 	and.w	r3, r3, #31
 8006bf8:	6879      	ldr	r1, [r7, #4]
 8006bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006c02:	bf00      	nop
 8006c04:	3710      	adds	r7, #16
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bc90      	pop	{r4, r7}
 8006c0a:	4770      	bx	lr

08006c0c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b085      	sub	sp, #20
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c24:	43db      	mvns	r3, r3
 8006c26:	401a      	ands	r2, r3
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f003 0318 	and.w	r3, r3, #24
 8006c2e:	4908      	ldr	r1, [pc, #32]	; (8006c50 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006c30:	40d9      	lsrs	r1, r3
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	400b      	ands	r3, r1
 8006c36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c3a:	431a      	orrs	r2, r3
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006c42:	bf00      	nop
 8006c44:	3714      	adds	r7, #20
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop
 8006c50:	0007ffff 	.word	0x0007ffff

08006c54 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8006c64:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	6093      	str	r3, [r2, #8]
}
 8006c6c:	bf00      	nop
 8006c6e:	370c      	adds	r7, #12
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr

08006c78 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b083      	sub	sp, #12
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c8c:	d101      	bne.n	8006c92 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e000      	b.n	8006c94 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006c92:	2300      	movs	r3, #0
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	370c      	adds	r7, #12
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006cb0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006cb4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006cbc:	bf00      	nop
 8006cbe:	370c      	adds	r7, #12
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	689b      	ldr	r3, [r3, #8]
 8006cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cd8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006cdc:	d101      	bne.n	8006ce2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e000      	b.n	8006ce4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006ce2:	2300      	movs	r3, #0
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	370c      	adds	r7, #12
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr

08006cf0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b083      	sub	sp, #12
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	f003 0301 	and.w	r3, r3, #1
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d101      	bne.n	8006d08 <LL_ADC_IsEnabled+0x18>
 8006d04:	2301      	movs	r3, #1
 8006d06:	e000      	b.n	8006d0a <LL_ADC_IsEnabled+0x1a>
 8006d08:	2300      	movs	r3, #0
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	370c      	adds	r7, #12
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b083      	sub	sp, #12
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	f003 0304 	and.w	r3, r3, #4
 8006d26:	2b04      	cmp	r3, #4
 8006d28:	d101      	bne.n	8006d2e <LL_ADC_REG_IsConversionOngoing+0x18>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e000      	b.n	8006d30 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	370c      	adds	r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	f003 0308 	and.w	r3, r3, #8
 8006d4c:	2b08      	cmp	r3, #8
 8006d4e:	d101      	bne.n	8006d54 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006d50:	2301      	movs	r3, #1
 8006d52:	e000      	b.n	8006d56 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	370c      	adds	r7, #12
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr
	...

08006d64 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006d64:	b590      	push	{r4, r7, lr}
 8006d66:	b089      	sub	sp, #36	; 0x24
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006d70:	2300      	movs	r3, #0
 8006d72:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d101      	bne.n	8006d7e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e1ad      	b.n	80070da <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	695b      	ldr	r3, [r3, #20]
 8006d82:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d109      	bne.n	8006da0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f7fe f843 	bl	8004e18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4618      	mov	r0, r3
 8006da6:	f7ff ff67 	bl	8006c78 <LL_ADC_IsDeepPowerDownEnabled>
 8006daa:	4603      	mov	r3, r0
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d004      	beq.n	8006dba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4618      	mov	r0, r3
 8006db6:	f7ff ff4d 	bl	8006c54 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f7ff ff82 	bl	8006cc8 <LL_ADC_IsInternalRegulatorEnabled>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d113      	bne.n	8006df2 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff ff66 	bl	8006ca0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8006dd4:	4b9e      	ldr	r3, [pc, #632]	; (8007050 <HAL_ADC_Init+0x2ec>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	099b      	lsrs	r3, r3, #6
 8006dda:	4a9e      	ldr	r2, [pc, #632]	; (8007054 <HAL_ADC_Init+0x2f0>)
 8006ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8006de0:	099b      	lsrs	r3, r3, #6
 8006de2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006de4:	e002      	b.n	8006dec <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	3b01      	subs	r3, #1
 8006dea:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d1f9      	bne.n	8006de6 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7ff ff66 	bl	8006cc8 <LL_ADC_IsInternalRegulatorEnabled>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d10d      	bne.n	8006e1e <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e06:	f043 0210 	orr.w	r2, r3, #16
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e12:	f043 0201 	orr.w	r2, r3, #1
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7ff ff77 	bl	8006d16 <LL_ADC_REG_IsConversionOngoing>
 8006e28:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e2e:	f003 0310 	and.w	r3, r3, #16
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	f040 8148 	bne.w	80070c8 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	f040 8144 	bne.w	80070c8 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e44:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006e48:	f043 0202 	orr.w	r2, r3, #2
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4618      	mov	r0, r3
 8006e56:	f7ff ff4b 	bl	8006cf0 <LL_ADC_IsEnabled>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d141      	bne.n	8006ee4 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e68:	d004      	beq.n	8006e74 <HAL_ADC_Init+0x110>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a7a      	ldr	r2, [pc, #488]	; (8007058 <HAL_ADC_Init+0x2f4>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d10f      	bne.n	8006e94 <HAL_ADC_Init+0x130>
 8006e74:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006e78:	f7ff ff3a 	bl	8006cf0 <LL_ADC_IsEnabled>
 8006e7c:	4604      	mov	r4, r0
 8006e7e:	4876      	ldr	r0, [pc, #472]	; (8007058 <HAL_ADC_Init+0x2f4>)
 8006e80:	f7ff ff36 	bl	8006cf0 <LL_ADC_IsEnabled>
 8006e84:	4603      	mov	r3, r0
 8006e86:	4323      	orrs	r3, r4
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	bf0c      	ite	eq
 8006e8c:	2301      	moveq	r3, #1
 8006e8e:	2300      	movne	r3, #0
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	e012      	b.n	8006eba <HAL_ADC_Init+0x156>
 8006e94:	4871      	ldr	r0, [pc, #452]	; (800705c <HAL_ADC_Init+0x2f8>)
 8006e96:	f7ff ff2b 	bl	8006cf0 <LL_ADC_IsEnabled>
 8006e9a:	4604      	mov	r4, r0
 8006e9c:	4870      	ldr	r0, [pc, #448]	; (8007060 <HAL_ADC_Init+0x2fc>)
 8006e9e:	f7ff ff27 	bl	8006cf0 <LL_ADC_IsEnabled>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	431c      	orrs	r4, r3
 8006ea6:	486f      	ldr	r0, [pc, #444]	; (8007064 <HAL_ADC_Init+0x300>)
 8006ea8:	f7ff ff22 	bl	8006cf0 <LL_ADC_IsEnabled>
 8006eac:	4603      	mov	r3, r0
 8006eae:	4323      	orrs	r3, r4
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	bf0c      	ite	eq
 8006eb4:	2301      	moveq	r3, #1
 8006eb6:	2300      	movne	r3, #0
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d012      	beq.n	8006ee4 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006ec6:	d004      	beq.n	8006ed2 <HAL_ADC_Init+0x16e>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a62      	ldr	r2, [pc, #392]	; (8007058 <HAL_ADC_Init+0x2f4>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d101      	bne.n	8006ed6 <HAL_ADC_Init+0x172>
 8006ed2:	4a65      	ldr	r2, [pc, #404]	; (8007068 <HAL_ADC_Init+0x304>)
 8006ed4:	e000      	b.n	8006ed8 <HAL_ADC_Init+0x174>
 8006ed6:	4a65      	ldr	r2, [pc, #404]	; (800706c <HAL_ADC_Init+0x308>)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	4619      	mov	r1, r3
 8006ede:	4610      	mov	r0, r2
 8006ee0:	f7ff fd7e 	bl	80069e0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	7f5b      	ldrb	r3, [r3, #29]
 8006ee8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006eee:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8006ef4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8006efa:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006f02:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006f04:	4313      	orrs	r3, r2
 8006f06:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d106      	bne.n	8006f20 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f16:	3b01      	subs	r3, #1
 8006f18:	045b      	lsls	r3, r3, #17
 8006f1a:	69ba      	ldr	r2, [r7, #24]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d009      	beq.n	8006f3c <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f2c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f34:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006f36:	69ba      	ldr	r2, [r7, #24]
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	68da      	ldr	r2, [r3, #12]
 8006f42:	4b4b      	ldr	r3, [pc, #300]	; (8007070 <HAL_ADC_Init+0x30c>)
 8006f44:	4013      	ands	r3, r2
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	6812      	ldr	r2, [r2, #0]
 8006f4a:	69b9      	ldr	r1, [r7, #24]
 8006f4c:	430b      	orrs	r3, r1
 8006f4e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	430a      	orrs	r2, r1
 8006f64:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f7ff fed3 	bl	8006d16 <LL_ADC_REG_IsConversionOngoing>
 8006f70:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4618      	mov	r0, r3
 8006f78:	f7ff fee0 	bl	8006d3c <LL_ADC_INJ_IsConversionOngoing>
 8006f7c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d17f      	bne.n	8007084 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d17c      	bne.n	8007084 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006f8e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006f96:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006fa6:	f023 0302 	bic.w	r3, r3, #2
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	6812      	ldr	r2, [r2, #0]
 8006fae:	69b9      	ldr	r1, [r7, #24]
 8006fb0:	430b      	orrs	r3, r1
 8006fb2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	691b      	ldr	r3, [r3, #16]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d017      	beq.n	8006fec <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	691a      	ldr	r2, [r3, #16]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006fca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8006fd4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006fd8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	6911      	ldr	r1, [r2, #16]
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	6812      	ldr	r2, [r2, #0]
 8006fe4:	430b      	orrs	r3, r1
 8006fe6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8006fea:	e013      	b.n	8007014 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	691a      	ldr	r2, [r3, #16]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006ffa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	6812      	ldr	r2, [r2, #0]
 8007008:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800700c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007010:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800701a:	2b01      	cmp	r3, #1
 800701c:	d12a      	bne.n	8007074 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	691b      	ldr	r3, [r3, #16]
 8007024:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007028:	f023 0304 	bic.w	r3, r3, #4
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007034:	4311      	orrs	r1, r2
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800703a:	4311      	orrs	r1, r2
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007040:	430a      	orrs	r2, r1
 8007042:	431a      	orrs	r2, r3
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f042 0201 	orr.w	r2, r2, #1
 800704c:	611a      	str	r2, [r3, #16]
 800704e:	e019      	b.n	8007084 <HAL_ADC_Init+0x320>
 8007050:	20000c94 	.word	0x20000c94
 8007054:	053e2d63 	.word	0x053e2d63
 8007058:	50000100 	.word	0x50000100
 800705c:	50000400 	.word	0x50000400
 8007060:	50000500 	.word	0x50000500
 8007064:	50000600 	.word	0x50000600
 8007068:	50000300 	.word	0x50000300
 800706c:	50000700 	.word	0x50000700
 8007070:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	691a      	ldr	r2, [r3, #16]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f022 0201 	bic.w	r2, r2, #1
 8007082:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	695b      	ldr	r3, [r3, #20]
 8007088:	2b01      	cmp	r3, #1
 800708a:	d10c      	bne.n	80070a6 <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007092:	f023 010f 	bic.w	r1, r3, #15
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6a1b      	ldr	r3, [r3, #32]
 800709a:	1e5a      	subs	r2, r3, #1
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	430a      	orrs	r2, r1
 80070a2:	631a      	str	r2, [r3, #48]	; 0x30
 80070a4:	e007      	b.n	80070b6 <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f022 020f 	bic.w	r2, r2, #15
 80070b4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070ba:	f023 0303 	bic.w	r3, r3, #3
 80070be:	f043 0201 	orr.w	r2, r3, #1
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	65da      	str	r2, [r3, #92]	; 0x5c
 80070c6:	e007      	b.n	80070d8 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070cc:	f043 0210 	orr.w	r2, r3, #16
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80070d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3724      	adds	r7, #36	; 0x24
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd90      	pop	{r4, r7, pc}
 80070e2:	bf00      	nop

080070e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b0a6      	sub	sp, #152	; 0x98
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80070ee:	2300      	movs	r3, #0
 80070f0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80070f4:	2300      	movs	r3, #0
 80070f6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80070fe:	2b01      	cmp	r3, #1
 8007100:	d101      	bne.n	8007106 <HAL_ADC_ConfigChannel+0x22>
 8007102:	2302      	movs	r3, #2
 8007104:	e38e      	b.n	8007824 <HAL_ADC_ConfigChannel+0x740>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2201      	movs	r2, #1
 800710a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4618      	mov	r0, r3
 8007114:	f7ff fdff 	bl	8006d16 <LL_ADC_REG_IsConversionOngoing>
 8007118:	4603      	mov	r3, r0
 800711a:	2b00      	cmp	r3, #0
 800711c:	f040 836f 	bne.w	80077fe <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6818      	ldr	r0, [r3, #0]
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	6859      	ldr	r1, [r3, #4]
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	461a      	mov	r2, r3
 800712e:	f7ff fd1c 	bl	8006b6a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4618      	mov	r0, r3
 8007138:	f7ff fded 	bl	8006d16 <LL_ADC_REG_IsConversionOngoing>
 800713c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4618      	mov	r0, r3
 8007146:	f7ff fdf9 	bl	8006d3c <LL_ADC_INJ_IsConversionOngoing>
 800714a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800714e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007152:	2b00      	cmp	r3, #0
 8007154:	f040 817b 	bne.w	800744e <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007158:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800715c:	2b00      	cmp	r3, #0
 800715e:	f040 8176 	bne.w	800744e <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800716a:	d10f      	bne.n	800718c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6818      	ldr	r0, [r3, #0]
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2200      	movs	r2, #0
 8007176:	4619      	mov	r1, r3
 8007178:	f7ff fd20 	bl	8006bbc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007184:	4618      	mov	r0, r3
 8007186:	f7ff fcdd 	bl	8006b44 <LL_ADC_SetSamplingTimeCommonConfig>
 800718a:	e00e      	b.n	80071aa <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6818      	ldr	r0, [r3, #0]
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	6819      	ldr	r1, [r3, #0]
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	689b      	ldr	r3, [r3, #8]
 8007198:	461a      	mov	r2, r3
 800719a:	f7ff fd0f 	bl	8006bbc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2100      	movs	r1, #0
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7ff fccd 	bl	8006b44 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	695a      	ldr	r2, [r3, #20]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	08db      	lsrs	r3, r3, #3
 80071b6:	f003 0303 	and.w	r3, r3, #3
 80071ba:	005b      	lsls	r3, r3, #1
 80071bc:	fa02 f303 	lsl.w	r3, r2, r3
 80071c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	691b      	ldr	r3, [r3, #16]
 80071c8:	2b04      	cmp	r3, #4
 80071ca:	d022      	beq.n	8007212 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6818      	ldr	r0, [r3, #0]
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	6919      	ldr	r1, [r3, #16]
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80071dc:	f7ff fc34 	bl	8006a48 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6818      	ldr	r0, [r3, #0]
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	6919      	ldr	r1, [r3, #16]
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	699b      	ldr	r3, [r3, #24]
 80071ec:	461a      	mov	r2, r3
 80071ee:	f7ff fc79 	bl	8006ae4 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6818      	ldr	r0, [r3, #0]
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	6919      	ldr	r1, [r3, #16]
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	7f1b      	ldrb	r3, [r3, #28]
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d102      	bne.n	8007208 <HAL_ADC_ConfigChannel+0x124>
 8007202:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007206:	e000      	b.n	800720a <HAL_ADC_ConfigChannel+0x126>
 8007208:	2300      	movs	r3, #0
 800720a:	461a      	mov	r2, r3
 800720c:	f7ff fc82 	bl	8006b14 <LL_ADC_SetOffsetSaturation>
 8007210:	e11d      	b.n	800744e <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	2100      	movs	r1, #0
 8007218:	4618      	mov	r0, r3
 800721a:	f7ff fc37 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 800721e:	4603      	mov	r3, r0
 8007220:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007224:	2b00      	cmp	r3, #0
 8007226:	d10a      	bne.n	800723e <HAL_ADC_ConfigChannel+0x15a>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2100      	movs	r1, #0
 800722e:	4618      	mov	r0, r3
 8007230:	f7ff fc2c 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 8007234:	4603      	mov	r3, r0
 8007236:	0e9b      	lsrs	r3, r3, #26
 8007238:	f003 021f 	and.w	r2, r3, #31
 800723c:	e012      	b.n	8007264 <HAL_ADC_ConfigChannel+0x180>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	2100      	movs	r1, #0
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff fc21 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 800724a:	4603      	mov	r3, r0
 800724c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007250:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007254:	fa93 f3a3 	rbit	r3, r3
 8007258:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800725a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800725c:	fab3 f383 	clz	r3, r3
 8007260:	b2db      	uxtb	r3, r3
 8007262:	461a      	mov	r2, r3
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800726c:	2b00      	cmp	r3, #0
 800726e:	d105      	bne.n	800727c <HAL_ADC_ConfigChannel+0x198>
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	0e9b      	lsrs	r3, r3, #26
 8007276:	f003 031f 	and.w	r3, r3, #31
 800727a:	e00a      	b.n	8007292 <HAL_ADC_ConfigChannel+0x1ae>
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007282:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007284:	fa93 f3a3 	rbit	r3, r3
 8007288:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 800728a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800728c:	fab3 f383 	clz	r3, r3
 8007290:	b2db      	uxtb	r3, r3
 8007292:	429a      	cmp	r2, r3
 8007294:	d106      	bne.n	80072a4 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	2200      	movs	r2, #0
 800729c:	2100      	movs	r1, #0
 800729e:	4618      	mov	r0, r3
 80072a0:	f7ff fc08 	bl	8006ab4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2101      	movs	r1, #1
 80072aa:	4618      	mov	r0, r3
 80072ac:	f7ff fbee 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 80072b0:	4603      	mov	r3, r0
 80072b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d10a      	bne.n	80072d0 <HAL_ADC_ConfigChannel+0x1ec>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2101      	movs	r1, #1
 80072c0:	4618      	mov	r0, r3
 80072c2:	f7ff fbe3 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 80072c6:	4603      	mov	r3, r0
 80072c8:	0e9b      	lsrs	r3, r3, #26
 80072ca:	f003 021f 	and.w	r2, r3, #31
 80072ce:	e010      	b.n	80072f2 <HAL_ADC_ConfigChannel+0x20e>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	2101      	movs	r1, #1
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7ff fbd8 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 80072dc:	4603      	mov	r3, r0
 80072de:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80072e2:	fa93 f3a3 	rbit	r3, r3
 80072e6:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80072e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072ea:	fab3 f383 	clz	r3, r3
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	461a      	mov	r2, r3
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d105      	bne.n	800730a <HAL_ADC_ConfigChannel+0x226>
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	0e9b      	lsrs	r3, r3, #26
 8007304:	f003 031f 	and.w	r3, r3, #31
 8007308:	e00a      	b.n	8007320 <HAL_ADC_ConfigChannel+0x23c>
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007310:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007312:	fa93 f3a3 	rbit	r3, r3
 8007316:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8007318:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800731a:	fab3 f383 	clz	r3, r3
 800731e:	b2db      	uxtb	r3, r3
 8007320:	429a      	cmp	r2, r3
 8007322:	d106      	bne.n	8007332 <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	2200      	movs	r2, #0
 800732a:	2101      	movs	r1, #1
 800732c:	4618      	mov	r0, r3
 800732e:	f7ff fbc1 	bl	8006ab4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	2102      	movs	r1, #2
 8007338:	4618      	mov	r0, r3
 800733a:	f7ff fba7 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 800733e:	4603      	mov	r3, r0
 8007340:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10a      	bne.n	800735e <HAL_ADC_ConfigChannel+0x27a>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	2102      	movs	r1, #2
 800734e:	4618      	mov	r0, r3
 8007350:	f7ff fb9c 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 8007354:	4603      	mov	r3, r0
 8007356:	0e9b      	lsrs	r3, r3, #26
 8007358:	f003 021f 	and.w	r2, r3, #31
 800735c:	e010      	b.n	8007380 <HAL_ADC_ConfigChannel+0x29c>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2102      	movs	r1, #2
 8007364:	4618      	mov	r0, r3
 8007366:	f7ff fb91 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 800736a:	4603      	mov	r3, r0
 800736c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800736e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007370:	fa93 f3a3 	rbit	r3, r3
 8007374:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8007376:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007378:	fab3 f383 	clz	r3, r3
 800737c:	b2db      	uxtb	r3, r3
 800737e:	461a      	mov	r2, r3
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007388:	2b00      	cmp	r3, #0
 800738a:	d105      	bne.n	8007398 <HAL_ADC_ConfigChannel+0x2b4>
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	0e9b      	lsrs	r3, r3, #26
 8007392:	f003 031f 	and.w	r3, r3, #31
 8007396:	e00a      	b.n	80073ae <HAL_ADC_ConfigChannel+0x2ca>
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800739e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073a0:	fa93 f3a3 	rbit	r3, r3
 80073a4:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80073a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073a8:	fab3 f383 	clz	r3, r3
 80073ac:	b2db      	uxtb	r3, r3
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d106      	bne.n	80073c0 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	2200      	movs	r2, #0
 80073b8:	2102      	movs	r1, #2
 80073ba:	4618      	mov	r0, r3
 80073bc:	f7ff fb7a 	bl	8006ab4 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2103      	movs	r1, #3
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7ff fb60 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 80073cc:	4603      	mov	r3, r0
 80073ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d10a      	bne.n	80073ec <HAL_ADC_ConfigChannel+0x308>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	2103      	movs	r1, #3
 80073dc:	4618      	mov	r0, r3
 80073de:	f7ff fb55 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 80073e2:	4603      	mov	r3, r0
 80073e4:	0e9b      	lsrs	r3, r3, #26
 80073e6:	f003 021f 	and.w	r2, r3, #31
 80073ea:	e010      	b.n	800740e <HAL_ADC_ConfigChannel+0x32a>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2103      	movs	r1, #3
 80073f2:	4618      	mov	r0, r3
 80073f4:	f7ff fb4a 	bl	8006a8c <LL_ADC_GetOffsetChannel>
 80073f8:	4603      	mov	r3, r0
 80073fa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073fe:	fa93 f3a3 	rbit	r3, r3
 8007402:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8007404:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007406:	fab3 f383 	clz	r3, r3
 800740a:	b2db      	uxtb	r3, r3
 800740c:	461a      	mov	r2, r3
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007416:	2b00      	cmp	r3, #0
 8007418:	d105      	bne.n	8007426 <HAL_ADC_ConfigChannel+0x342>
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	0e9b      	lsrs	r3, r3, #26
 8007420:	f003 031f 	and.w	r3, r3, #31
 8007424:	e00a      	b.n	800743c <HAL_ADC_ConfigChannel+0x358>
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800742c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800742e:	fa93 f3a3 	rbit	r3, r3
 8007432:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8007434:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007436:	fab3 f383 	clz	r3, r3
 800743a:	b2db      	uxtb	r3, r3
 800743c:	429a      	cmp	r2, r3
 800743e:	d106      	bne.n	800744e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2200      	movs	r2, #0
 8007446:	2103      	movs	r1, #3
 8007448:	4618      	mov	r0, r3
 800744a:	f7ff fb33 	bl	8006ab4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4618      	mov	r0, r3
 8007454:	f7ff fc4c 	bl	8006cf0 <LL_ADC_IsEnabled>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	f040 810c 	bne.w	8007678 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6818      	ldr	r0, [r3, #0]
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	6819      	ldr	r1, [r3, #0]
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	461a      	mov	r2, r3
 800746e:	f7ff fbcd 	bl	8006c0c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	68db      	ldr	r3, [r3, #12]
 8007476:	4aaf      	ldr	r2, [pc, #700]	; (8007734 <HAL_ADC_ConfigChannel+0x650>)
 8007478:	4293      	cmp	r3, r2
 800747a:	f040 80fd 	bne.w	8007678 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10b      	bne.n	80074a6 <HAL_ADC_ConfigChannel+0x3c2>
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	0e9b      	lsrs	r3, r3, #26
 8007494:	3301      	adds	r3, #1
 8007496:	f003 031f 	and.w	r3, r3, #31
 800749a:	2b09      	cmp	r3, #9
 800749c:	bf94      	ite	ls
 800749e:	2301      	movls	r3, #1
 80074a0:	2300      	movhi	r3, #0
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	e012      	b.n	80074cc <HAL_ADC_ConfigChannel+0x3e8>
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074ae:	fa93 f3a3 	rbit	r3, r3
 80074b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80074b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074b6:	fab3 f383 	clz	r3, r3
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	3301      	adds	r3, #1
 80074be:	f003 031f 	and.w	r3, r3, #31
 80074c2:	2b09      	cmp	r3, #9
 80074c4:	bf94      	ite	ls
 80074c6:	2301      	movls	r3, #1
 80074c8:	2300      	movhi	r3, #0
 80074ca:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d064      	beq.n	800759a <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d107      	bne.n	80074ec <HAL_ADC_ConfigChannel+0x408>
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	0e9b      	lsrs	r3, r3, #26
 80074e2:	3301      	adds	r3, #1
 80074e4:	069b      	lsls	r3, r3, #26
 80074e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80074ea:	e00e      	b.n	800750a <HAL_ADC_ConfigChannel+0x426>
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074f4:	fa93 f3a3 	rbit	r3, r3
 80074f8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80074fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074fc:	fab3 f383 	clz	r3, r3
 8007500:	b2db      	uxtb	r3, r3
 8007502:	3301      	adds	r3, #1
 8007504:	069b      	lsls	r3, r3, #26
 8007506:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007512:	2b00      	cmp	r3, #0
 8007514:	d109      	bne.n	800752a <HAL_ADC_ConfigChannel+0x446>
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	0e9b      	lsrs	r3, r3, #26
 800751c:	3301      	adds	r3, #1
 800751e:	f003 031f 	and.w	r3, r3, #31
 8007522:	2101      	movs	r1, #1
 8007524:	fa01 f303 	lsl.w	r3, r1, r3
 8007528:	e010      	b.n	800754c <HAL_ADC_ConfigChannel+0x468>
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007532:	fa93 f3a3 	rbit	r3, r3
 8007536:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8007538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800753a:	fab3 f383 	clz	r3, r3
 800753e:	b2db      	uxtb	r3, r3
 8007540:	3301      	adds	r3, #1
 8007542:	f003 031f 	and.w	r3, r3, #31
 8007546:	2101      	movs	r1, #1
 8007548:	fa01 f303 	lsl.w	r3, r1, r3
 800754c:	ea42 0103 	orr.w	r1, r2, r3
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007558:	2b00      	cmp	r3, #0
 800755a:	d10a      	bne.n	8007572 <HAL_ADC_ConfigChannel+0x48e>
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	0e9b      	lsrs	r3, r3, #26
 8007562:	3301      	adds	r3, #1
 8007564:	f003 021f 	and.w	r2, r3, #31
 8007568:	4613      	mov	r3, r2
 800756a:	005b      	lsls	r3, r3, #1
 800756c:	4413      	add	r3, r2
 800756e:	051b      	lsls	r3, r3, #20
 8007570:	e011      	b.n	8007596 <HAL_ADC_ConfigChannel+0x4b2>
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800757a:	fa93 f3a3 	rbit	r3, r3
 800757e:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8007580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007582:	fab3 f383 	clz	r3, r3
 8007586:	b2db      	uxtb	r3, r3
 8007588:	3301      	adds	r3, #1
 800758a:	f003 021f 	and.w	r2, r3, #31
 800758e:	4613      	mov	r3, r2
 8007590:	005b      	lsls	r3, r3, #1
 8007592:	4413      	add	r3, r2
 8007594:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007596:	430b      	orrs	r3, r1
 8007598:	e069      	b.n	800766e <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d107      	bne.n	80075b6 <HAL_ADC_ConfigChannel+0x4d2>
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	0e9b      	lsrs	r3, r3, #26
 80075ac:	3301      	adds	r3, #1
 80075ae:	069b      	lsls	r3, r3, #26
 80075b0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80075b4:	e00e      	b.n	80075d4 <HAL_ADC_ConfigChannel+0x4f0>
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075bc:	6a3b      	ldr	r3, [r7, #32]
 80075be:	fa93 f3a3 	rbit	r3, r3
 80075c2:	61fb      	str	r3, [r7, #28]
  return result;
 80075c4:	69fb      	ldr	r3, [r7, #28]
 80075c6:	fab3 f383 	clz	r3, r3
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	3301      	adds	r3, #1
 80075ce:	069b      	lsls	r3, r3, #26
 80075d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d109      	bne.n	80075f4 <HAL_ADC_ConfigChannel+0x510>
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	0e9b      	lsrs	r3, r3, #26
 80075e6:	3301      	adds	r3, #1
 80075e8:	f003 031f 	and.w	r3, r3, #31
 80075ec:	2101      	movs	r1, #1
 80075ee:	fa01 f303 	lsl.w	r3, r1, r3
 80075f2:	e010      	b.n	8007616 <HAL_ADC_ConfigChannel+0x532>
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075fa:	69bb      	ldr	r3, [r7, #24]
 80075fc:	fa93 f3a3 	rbit	r3, r3
 8007600:	617b      	str	r3, [r7, #20]
  return result;
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	fab3 f383 	clz	r3, r3
 8007608:	b2db      	uxtb	r3, r3
 800760a:	3301      	adds	r3, #1
 800760c:	f003 031f 	and.w	r3, r3, #31
 8007610:	2101      	movs	r1, #1
 8007612:	fa01 f303 	lsl.w	r3, r1, r3
 8007616:	ea42 0103 	orr.w	r1, r2, r3
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007622:	2b00      	cmp	r3, #0
 8007624:	d10d      	bne.n	8007642 <HAL_ADC_ConfigChannel+0x55e>
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	0e9b      	lsrs	r3, r3, #26
 800762c:	3301      	adds	r3, #1
 800762e:	f003 021f 	and.w	r2, r3, #31
 8007632:	4613      	mov	r3, r2
 8007634:	005b      	lsls	r3, r3, #1
 8007636:	4413      	add	r3, r2
 8007638:	3b1e      	subs	r3, #30
 800763a:	051b      	lsls	r3, r3, #20
 800763c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007640:	e014      	b.n	800766c <HAL_ADC_ConfigChannel+0x588>
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	fa93 f3a3 	rbit	r3, r3
 800764e:	60fb      	str	r3, [r7, #12]
  return result;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	fab3 f383 	clz	r3, r3
 8007656:	b2db      	uxtb	r3, r3
 8007658:	3301      	adds	r3, #1
 800765a:	f003 021f 	and.w	r2, r3, #31
 800765e:	4613      	mov	r3, r2
 8007660:	005b      	lsls	r3, r3, #1
 8007662:	4413      	add	r3, r2
 8007664:	3b1e      	subs	r3, #30
 8007666:	051b      	lsls	r3, r3, #20
 8007668:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800766c:	430b      	orrs	r3, r1
 800766e:	683a      	ldr	r2, [r7, #0]
 8007670:	6892      	ldr	r2, [r2, #8]
 8007672:	4619      	mov	r1, r3
 8007674:	f7ff faa2 	bl	8006bbc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	4b2e      	ldr	r3, [pc, #184]	; (8007738 <HAL_ADC_ConfigChannel+0x654>)
 800767e:	4013      	ands	r3, r2
 8007680:	2b00      	cmp	r3, #0
 8007682:	f000 80c9 	beq.w	8007818 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800768e:	d004      	beq.n	800769a <HAL_ADC_ConfigChannel+0x5b6>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a29      	ldr	r2, [pc, #164]	; (800773c <HAL_ADC_ConfigChannel+0x658>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d101      	bne.n	800769e <HAL_ADC_ConfigChannel+0x5ba>
 800769a:	4b29      	ldr	r3, [pc, #164]	; (8007740 <HAL_ADC_ConfigChannel+0x65c>)
 800769c:	e000      	b.n	80076a0 <HAL_ADC_ConfigChannel+0x5bc>
 800769e:	4b29      	ldr	r3, [pc, #164]	; (8007744 <HAL_ADC_ConfigChannel+0x660>)
 80076a0:	4618      	mov	r0, r3
 80076a2:	f7ff f9c3 	bl	8006a2c <LL_ADC_GetCommonPathInternalCh>
 80076a6:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a26      	ldr	r2, [pc, #152]	; (8007748 <HAL_ADC_ConfigChannel+0x664>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d004      	beq.n	80076be <HAL_ADC_ConfigChannel+0x5da>
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a24      	ldr	r2, [pc, #144]	; (800774c <HAL_ADC_ConfigChannel+0x668>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d14e      	bne.n	800775c <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80076be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80076c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d148      	bne.n	800775c <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80076d2:	d005      	beq.n	80076e0 <HAL_ADC_ConfigChannel+0x5fc>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a1d      	ldr	r2, [pc, #116]	; (8007750 <HAL_ADC_ConfigChannel+0x66c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	f040 8099 	bne.w	8007812 <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80076e8:	d004      	beq.n	80076f4 <HAL_ADC_ConfigChannel+0x610>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a13      	ldr	r2, [pc, #76]	; (800773c <HAL_ADC_ConfigChannel+0x658>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d101      	bne.n	80076f8 <HAL_ADC_ConfigChannel+0x614>
 80076f4:	4a12      	ldr	r2, [pc, #72]	; (8007740 <HAL_ADC_ConfigChannel+0x65c>)
 80076f6:	e000      	b.n	80076fa <HAL_ADC_ConfigChannel+0x616>
 80076f8:	4a12      	ldr	r2, [pc, #72]	; (8007744 <HAL_ADC_ConfigChannel+0x660>)
 80076fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80076fe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007702:	4619      	mov	r1, r3
 8007704:	4610      	mov	r0, r2
 8007706:	f7ff f97e 	bl	8006a06 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800770a:	4b12      	ldr	r3, [pc, #72]	; (8007754 <HAL_ADC_ConfigChannel+0x670>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	099b      	lsrs	r3, r3, #6
 8007710:	4a11      	ldr	r2, [pc, #68]	; (8007758 <HAL_ADC_ConfigChannel+0x674>)
 8007712:	fba2 2303 	umull	r2, r3, r2, r3
 8007716:	099a      	lsrs	r2, r3, #6
 8007718:	4613      	mov	r3, r2
 800771a:	005b      	lsls	r3, r3, #1
 800771c:	4413      	add	r3, r2
 800771e:	009b      	lsls	r3, r3, #2
 8007720:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007722:	e002      	b.n	800772a <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	3b01      	subs	r3, #1
 8007728:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1f9      	bne.n	8007724 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007730:	e06f      	b.n	8007812 <HAL_ADC_ConfigChannel+0x72e>
 8007732:	bf00      	nop
 8007734:	407f0000 	.word	0x407f0000
 8007738:	80080000 	.word	0x80080000
 800773c:	50000100 	.word	0x50000100
 8007740:	50000300 	.word	0x50000300
 8007744:	50000700 	.word	0x50000700
 8007748:	c3210000 	.word	0xc3210000
 800774c:	90c00010 	.word	0x90c00010
 8007750:	50000600 	.word	0x50000600
 8007754:	20000c94 	.word	0x20000c94
 8007758:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a32      	ldr	r2, [pc, #200]	; (800782c <HAL_ADC_ConfigChannel+0x748>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d125      	bne.n	80077b2 <HAL_ADC_ConfigChannel+0x6ce>
 8007766:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800776a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800776e:	2b00      	cmp	r3, #0
 8007770:	d11f      	bne.n	80077b2 <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a2e      	ldr	r2, [pc, #184]	; (8007830 <HAL_ADC_ConfigChannel+0x74c>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d104      	bne.n	8007786 <HAL_ADC_ConfigChannel+0x6a2>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a2c      	ldr	r2, [pc, #176]	; (8007834 <HAL_ADC_ConfigChannel+0x750>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d047      	beq.n	8007816 <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800778e:	d004      	beq.n	800779a <HAL_ADC_ConfigChannel+0x6b6>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a26      	ldr	r2, [pc, #152]	; (8007830 <HAL_ADC_ConfigChannel+0x74c>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d101      	bne.n	800779e <HAL_ADC_ConfigChannel+0x6ba>
 800779a:	4a27      	ldr	r2, [pc, #156]	; (8007838 <HAL_ADC_ConfigChannel+0x754>)
 800779c:	e000      	b.n	80077a0 <HAL_ADC_ConfigChannel+0x6bc>
 800779e:	4a27      	ldr	r2, [pc, #156]	; (800783c <HAL_ADC_ConfigChannel+0x758>)
 80077a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80077a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80077a8:	4619      	mov	r1, r3
 80077aa:	4610      	mov	r0, r2
 80077ac:	f7ff f92b 	bl	8006a06 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80077b0:	e031      	b.n	8007816 <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a22      	ldr	r2, [pc, #136]	; (8007840 <HAL_ADC_ConfigChannel+0x75c>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d12d      	bne.n	8007818 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80077bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80077c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d127      	bne.n	8007818 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a18      	ldr	r2, [pc, #96]	; (8007830 <HAL_ADC_ConfigChannel+0x74c>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d022      	beq.n	8007818 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80077da:	d004      	beq.n	80077e6 <HAL_ADC_ConfigChannel+0x702>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a13      	ldr	r2, [pc, #76]	; (8007830 <HAL_ADC_ConfigChannel+0x74c>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d101      	bne.n	80077ea <HAL_ADC_ConfigChannel+0x706>
 80077e6:	4a14      	ldr	r2, [pc, #80]	; (8007838 <HAL_ADC_ConfigChannel+0x754>)
 80077e8:	e000      	b.n	80077ec <HAL_ADC_ConfigChannel+0x708>
 80077ea:	4a14      	ldr	r2, [pc, #80]	; (800783c <HAL_ADC_ConfigChannel+0x758>)
 80077ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80077f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80077f4:	4619      	mov	r1, r3
 80077f6:	4610      	mov	r0, r2
 80077f8:	f7ff f905 	bl	8006a06 <LL_ADC_SetCommonPathInternalCh>
 80077fc:	e00c      	b.n	8007818 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007802:	f043 0220 	orr.w	r2, r3, #32
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8007810:	e002      	b.n	8007818 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007812:	bf00      	nop
 8007814:	e000      	b.n	8007818 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007816:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8007820:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8007824:	4618      	mov	r0, r3
 8007826:	3798      	adds	r7, #152	; 0x98
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}
 800782c:	c7520000 	.word	0xc7520000
 8007830:	50000100 	.word	0x50000100
 8007834:	50000500 	.word	0x50000500
 8007838:	50000300 	.word	0x50000300
 800783c:	50000700 	.word	0x50000700
 8007840:	cb840000 	.word	0xcb840000

08007844 <LL_ADC_IsEnabled>:
{
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	f003 0301 	and.w	r3, r3, #1
 8007854:	2b01      	cmp	r3, #1
 8007856:	d101      	bne.n	800785c <LL_ADC_IsEnabled+0x18>
 8007858:	2301      	movs	r3, #1
 800785a:	e000      	b.n	800785e <LL_ADC_IsEnabled+0x1a>
 800785c:	2300      	movs	r3, #0
}
 800785e:	4618      	mov	r0, r3
 8007860:	370c      	adds	r7, #12
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr

0800786a <LL_ADC_REG_IsConversionOngoing>:
{
 800786a:	b480      	push	{r7}
 800786c:	b083      	sub	sp, #12
 800786e:	af00      	add	r7, sp, #0
 8007870:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	f003 0304 	and.w	r3, r3, #4
 800787a:	2b04      	cmp	r3, #4
 800787c:	d101      	bne.n	8007882 <LL_ADC_REG_IsConversionOngoing+0x18>
 800787e:	2301      	movs	r3, #1
 8007880:	e000      	b.n	8007884 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007882:	2300      	movs	r3, #0
}
 8007884:	4618      	mov	r0, r3
 8007886:	370c      	adds	r7, #12
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr

08007890 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007890:	b590      	push	{r4, r7, lr}
 8007892:	b0a1      	sub	sp, #132	; 0x84
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800789a:	2300      	movs	r3, #0
 800789c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d101      	bne.n	80078ae <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80078aa:	2302      	movs	r3, #2
 80078ac:	e0e3      	b.n	8007a76 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2201      	movs	r2, #1
 80078b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80078be:	d102      	bne.n	80078c6 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80078c0:	4b6f      	ldr	r3, [pc, #444]	; (8007a80 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80078c2:	60bb      	str	r3, [r7, #8]
 80078c4:	e009      	b.n	80078da <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a6e      	ldr	r2, [pc, #440]	; (8007a84 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d102      	bne.n	80078d6 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 80078d0:	4b6d      	ldr	r3, [pc, #436]	; (8007a88 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80078d2:	60bb      	str	r3, [r7, #8]
 80078d4:	e001      	b.n	80078da <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80078d6:	2300      	movs	r3, #0
 80078d8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d10b      	bne.n	80078f8 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078e4:	f043 0220 	orr.w	r2, r3, #32
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	e0be      	b.n	8007a76 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7ff ffb5 	bl	800786a <LL_ADC_REG_IsConversionOngoing>
 8007900:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4618      	mov	r0, r3
 8007908:	f7ff ffaf 	bl	800786a <LL_ADC_REG_IsConversionOngoing>
 800790c:	4603      	mov	r3, r0
 800790e:	2b00      	cmp	r3, #0
 8007910:	f040 80a0 	bne.w	8007a54 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007914:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007916:	2b00      	cmp	r3, #0
 8007918:	f040 809c 	bne.w	8007a54 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007924:	d004      	beq.n	8007930 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a55      	ldr	r2, [pc, #340]	; (8007a80 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d101      	bne.n	8007934 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 8007930:	4b56      	ldr	r3, [pc, #344]	; (8007a8c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007932:	e000      	b.n	8007936 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8007934:	4b56      	ldr	r3, [pc, #344]	; (8007a90 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007936:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d04b      	beq.n	80079d8 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007940:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	6859      	ldr	r1, [r3, #4]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007952:	035b      	lsls	r3, r3, #13
 8007954:	430b      	orrs	r3, r1
 8007956:	431a      	orrs	r2, r3
 8007958:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800795a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007964:	d004      	beq.n	8007970 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a45      	ldr	r2, [pc, #276]	; (8007a80 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d10f      	bne.n	8007990 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8007970:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007974:	f7ff ff66 	bl	8007844 <LL_ADC_IsEnabled>
 8007978:	4604      	mov	r4, r0
 800797a:	4841      	ldr	r0, [pc, #260]	; (8007a80 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800797c:	f7ff ff62 	bl	8007844 <LL_ADC_IsEnabled>
 8007980:	4603      	mov	r3, r0
 8007982:	4323      	orrs	r3, r4
 8007984:	2b00      	cmp	r3, #0
 8007986:	bf0c      	ite	eq
 8007988:	2301      	moveq	r3, #1
 800798a:	2300      	movne	r3, #0
 800798c:	b2db      	uxtb	r3, r3
 800798e:	e012      	b.n	80079b6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8007990:	483c      	ldr	r0, [pc, #240]	; (8007a84 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8007992:	f7ff ff57 	bl	8007844 <LL_ADC_IsEnabled>
 8007996:	4604      	mov	r4, r0
 8007998:	483b      	ldr	r0, [pc, #236]	; (8007a88 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800799a:	f7ff ff53 	bl	8007844 <LL_ADC_IsEnabled>
 800799e:	4603      	mov	r3, r0
 80079a0:	431c      	orrs	r4, r3
 80079a2:	483c      	ldr	r0, [pc, #240]	; (8007a94 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80079a4:	f7ff ff4e 	bl	8007844 <LL_ADC_IsEnabled>
 80079a8:	4603      	mov	r3, r0
 80079aa:	4323      	orrs	r3, r4
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	bf0c      	ite	eq
 80079b0:	2301      	moveq	r3, #1
 80079b2:	2300      	movne	r3, #0
 80079b4:	b2db      	uxtb	r3, r3
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d056      	beq.n	8007a68 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80079ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80079c2:	f023 030f 	bic.w	r3, r3, #15
 80079c6:	683a      	ldr	r2, [r7, #0]
 80079c8:	6811      	ldr	r1, [r2, #0]
 80079ca:	683a      	ldr	r2, [r7, #0]
 80079cc:	6892      	ldr	r2, [r2, #8]
 80079ce:	430a      	orrs	r2, r1
 80079d0:	431a      	orrs	r2, r3
 80079d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079d4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80079d6:	e047      	b.n	8007a68 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80079d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80079e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079e2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80079ec:	d004      	beq.n	80079f8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a23      	ldr	r2, [pc, #140]	; (8007a80 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d10f      	bne.n	8007a18 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80079f8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80079fc:	f7ff ff22 	bl	8007844 <LL_ADC_IsEnabled>
 8007a00:	4604      	mov	r4, r0
 8007a02:	481f      	ldr	r0, [pc, #124]	; (8007a80 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8007a04:	f7ff ff1e 	bl	8007844 <LL_ADC_IsEnabled>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	4323      	orrs	r3, r4
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	bf0c      	ite	eq
 8007a10:	2301      	moveq	r3, #1
 8007a12:	2300      	movne	r3, #0
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	e012      	b.n	8007a3e <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8007a18:	481a      	ldr	r0, [pc, #104]	; (8007a84 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8007a1a:	f7ff ff13 	bl	8007844 <LL_ADC_IsEnabled>
 8007a1e:	4604      	mov	r4, r0
 8007a20:	4819      	ldr	r0, [pc, #100]	; (8007a88 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007a22:	f7ff ff0f 	bl	8007844 <LL_ADC_IsEnabled>
 8007a26:	4603      	mov	r3, r0
 8007a28:	431c      	orrs	r4, r3
 8007a2a:	481a      	ldr	r0, [pc, #104]	; (8007a94 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8007a2c:	f7ff ff0a 	bl	8007844 <LL_ADC_IsEnabled>
 8007a30:	4603      	mov	r3, r0
 8007a32:	4323      	orrs	r3, r4
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	bf0c      	ite	eq
 8007a38:	2301      	moveq	r3, #1
 8007a3a:	2300      	movne	r3, #0
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d012      	beq.n	8007a68 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007a42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a44:	689b      	ldr	r3, [r3, #8]
 8007a46:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007a4a:	f023 030f 	bic.w	r3, r3, #15
 8007a4e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007a50:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007a52:	e009      	b.n	8007a68 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a58:	f043 0220 	orr.w	r2, r3, #32
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8007a66:	e000      	b.n	8007a6a <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007a68:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8007a72:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3784      	adds	r7, #132	; 0x84
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd90      	pop	{r4, r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	50000100 	.word	0x50000100
 8007a84:	50000400 	.word	0x50000400
 8007a88:	50000500 	.word	0x50000500
 8007a8c:	50000300 	.word	0x50000300
 8007a90:	50000700 	.word	0x50000700
 8007a94:	50000600 	.word	0x50000600

08007a98 <LL_EXTI_EnableIT_0_31>:
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8007aa0:	4b05      	ldr	r3, [pc, #20]	; (8007ab8 <LL_EXTI_EnableIT_0_31+0x20>)
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	4904      	ldr	r1, [pc, #16]	; (8007ab8 <LL_EXTI_EnableIT_0_31+0x20>)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4313      	orrs	r3, r2
 8007aaa:	600b      	str	r3, [r1, #0]
}
 8007aac:	bf00      	nop
 8007aae:	370c      	adds	r7, #12
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab6:	4770      	bx	lr
 8007ab8:	40010400 	.word	0x40010400

08007abc <LL_EXTI_EnableIT_32_63>:
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007ac4:	4b05      	ldr	r3, [pc, #20]	; (8007adc <LL_EXTI_EnableIT_32_63+0x20>)
 8007ac6:	6a1a      	ldr	r2, [r3, #32]
 8007ac8:	4904      	ldr	r1, [pc, #16]	; (8007adc <LL_EXTI_EnableIT_32_63+0x20>)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	620b      	str	r3, [r1, #32]
}
 8007ad0:	bf00      	nop
 8007ad2:	370c      	adds	r7, #12
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr
 8007adc:	40010400 	.word	0x40010400

08007ae0 <LL_EXTI_DisableIT_0_31>:
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8007ae8:	4b06      	ldr	r3, [pc, #24]	; (8007b04 <LL_EXTI_DisableIT_0_31+0x24>)
 8007aea:	681a      	ldr	r2, [r3, #0]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	43db      	mvns	r3, r3
 8007af0:	4904      	ldr	r1, [pc, #16]	; (8007b04 <LL_EXTI_DisableIT_0_31+0x24>)
 8007af2:	4013      	ands	r3, r2
 8007af4:	600b      	str	r3, [r1, #0]
}
 8007af6:	bf00      	nop
 8007af8:	370c      	adds	r7, #12
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	40010400 	.word	0x40010400

08007b08 <LL_EXTI_DisableIT_32_63>:
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b083      	sub	sp, #12
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8007b10:	4b06      	ldr	r3, [pc, #24]	; (8007b2c <LL_EXTI_DisableIT_32_63+0x24>)
 8007b12:	6a1a      	ldr	r2, [r3, #32]
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	43db      	mvns	r3, r3
 8007b18:	4904      	ldr	r1, [pc, #16]	; (8007b2c <LL_EXTI_DisableIT_32_63+0x24>)
 8007b1a:	4013      	ands	r3, r2
 8007b1c:	620b      	str	r3, [r1, #32]
}
 8007b1e:	bf00      	nop
 8007b20:	370c      	adds	r7, #12
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr
 8007b2a:	bf00      	nop
 8007b2c:	40010400 	.word	0x40010400

08007b30 <LL_EXTI_EnableEvent_0_31>:
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8007b38:	4b05      	ldr	r3, [pc, #20]	; (8007b50 <LL_EXTI_EnableEvent_0_31+0x20>)
 8007b3a:	685a      	ldr	r2, [r3, #4]
 8007b3c:	4904      	ldr	r1, [pc, #16]	; (8007b50 <LL_EXTI_EnableEvent_0_31+0x20>)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	604b      	str	r3, [r1, #4]
}
 8007b44:	bf00      	nop
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr
 8007b50:	40010400 	.word	0x40010400

08007b54 <LL_EXTI_EnableEvent_32_63>:
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8007b5c:	4b05      	ldr	r3, [pc, #20]	; (8007b74 <LL_EXTI_EnableEvent_32_63+0x20>)
 8007b5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b60:	4904      	ldr	r1, [pc, #16]	; (8007b74 <LL_EXTI_EnableEvent_32_63+0x20>)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	624b      	str	r3, [r1, #36]	; 0x24
}
 8007b68:	bf00      	nop
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr
 8007b74:	40010400 	.word	0x40010400

08007b78 <LL_EXTI_DisableEvent_0_31>:
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8007b80:	4b06      	ldr	r3, [pc, #24]	; (8007b9c <LL_EXTI_DisableEvent_0_31+0x24>)
 8007b82:	685a      	ldr	r2, [r3, #4]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	43db      	mvns	r3, r3
 8007b88:	4904      	ldr	r1, [pc, #16]	; (8007b9c <LL_EXTI_DisableEvent_0_31+0x24>)
 8007b8a:	4013      	ands	r3, r2
 8007b8c:	604b      	str	r3, [r1, #4]
}
 8007b8e:	bf00      	nop
 8007b90:	370c      	adds	r7, #12
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr
 8007b9a:	bf00      	nop
 8007b9c:	40010400 	.word	0x40010400

08007ba0 <LL_EXTI_DisableEvent_32_63>:
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8007ba8:	4b06      	ldr	r3, [pc, #24]	; (8007bc4 <LL_EXTI_DisableEvent_32_63+0x24>)
 8007baa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	43db      	mvns	r3, r3
 8007bb0:	4904      	ldr	r1, [pc, #16]	; (8007bc4 <LL_EXTI_DisableEvent_32_63+0x24>)
 8007bb2:	4013      	ands	r3, r2
 8007bb4:	624b      	str	r3, [r1, #36]	; 0x24
}
 8007bb6:	bf00      	nop
 8007bb8:	370c      	adds	r7, #12
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr
 8007bc2:	bf00      	nop
 8007bc4:	40010400 	.word	0x40010400

08007bc8 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8007bd0:	4b05      	ldr	r3, [pc, #20]	; (8007be8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007bd2:	689a      	ldr	r2, [r3, #8]
 8007bd4:	4904      	ldr	r1, [pc, #16]	; (8007be8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	608b      	str	r3, [r1, #8]
}
 8007bdc:	bf00      	nop
 8007bde:	370c      	adds	r7, #12
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr
 8007be8:	40010400 	.word	0x40010400

08007bec <LL_EXTI_EnableRisingTrig_32_63>:
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8007bf4:	4b05      	ldr	r3, [pc, #20]	; (8007c0c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8007bf6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007bf8:	4904      	ldr	r1, [pc, #16]	; (8007c0c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	628b      	str	r3, [r1, #40]	; 0x28
}
 8007c00:	bf00      	nop
 8007c02:	370c      	adds	r7, #12
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr
 8007c0c:	40010400 	.word	0x40010400

08007c10 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8007c18:	4b06      	ldr	r3, [pc, #24]	; (8007c34 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007c1a:	689a      	ldr	r2, [r3, #8]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	43db      	mvns	r3, r3
 8007c20:	4904      	ldr	r1, [pc, #16]	; (8007c34 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007c22:	4013      	ands	r3, r2
 8007c24:	608b      	str	r3, [r1, #8]
}
 8007c26:	bf00      	nop
 8007c28:	370c      	adds	r7, #12
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr
 8007c32:	bf00      	nop
 8007c34:	40010400 	.word	0x40010400

08007c38 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b083      	sub	sp, #12
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8007c40:	4b06      	ldr	r3, [pc, #24]	; (8007c5c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8007c42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	43db      	mvns	r3, r3
 8007c48:	4904      	ldr	r1, [pc, #16]	; (8007c5c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	628b      	str	r3, [r1, #40]	; 0x28
}
 8007c4e:	bf00      	nop
 8007c50:	370c      	adds	r7, #12
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr
 8007c5a:	bf00      	nop
 8007c5c:	40010400 	.word	0x40010400

08007c60 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8007c68:	4b05      	ldr	r3, [pc, #20]	; (8007c80 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007c6a:	68da      	ldr	r2, [r3, #12]
 8007c6c:	4904      	ldr	r1, [pc, #16]	; (8007c80 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	60cb      	str	r3, [r1, #12]
}
 8007c74:	bf00      	nop
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr
 8007c80:	40010400 	.word	0x40010400

08007c84 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8007c8c:	4b05      	ldr	r3, [pc, #20]	; (8007ca4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8007c8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c90:	4904      	ldr	r1, [pc, #16]	; (8007ca4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4313      	orrs	r3, r2
 8007c96:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8007c98:	bf00      	nop
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr
 8007ca4:	40010400 	.word	0x40010400

08007ca8 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8007cb0:	4b06      	ldr	r3, [pc, #24]	; (8007ccc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8007cb2:	68da      	ldr	r2, [r3, #12]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	43db      	mvns	r3, r3
 8007cb8:	4904      	ldr	r1, [pc, #16]	; (8007ccc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8007cba:	4013      	ands	r3, r2
 8007cbc:	60cb      	str	r3, [r1, #12]
}
 8007cbe:	bf00      	nop
 8007cc0:	370c      	adds	r7, #12
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop
 8007ccc:	40010400 	.word	0x40010400

08007cd0 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b083      	sub	sp, #12
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8007cd8:	4b06      	ldr	r3, [pc, #24]	; (8007cf4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8007cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	43db      	mvns	r3, r3
 8007ce0:	4904      	ldr	r1, [pc, #16]	; (8007cf4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8007ce6:	bf00      	nop
 8007ce8:	370c      	adds	r7, #12
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	40010400 	.word	0x40010400

08007cf8 <LL_EXTI_ClearFlag_0_31>:
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8007d00:	4a04      	ldr	r2, [pc, #16]	; (8007d14 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6153      	str	r3, [r2, #20]
}
 8007d06:	bf00      	nop
 8007d08:	370c      	adds	r7, #12
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d10:	4770      	bx	lr
 8007d12:	bf00      	nop
 8007d14:	40010400 	.word	0x40010400

08007d18 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b083      	sub	sp, #12
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8007d20:	4a04      	ldr	r2, [pc, #16]	; (8007d34 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6353      	str	r3, [r2, #52]	; 0x34
}
 8007d26:	bf00      	nop
 8007d28:	370c      	adds	r7, #12
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr
 8007d32:	bf00      	nop
 8007d34:	40010400 	.word	0x40010400

08007d38 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b088      	sub	sp, #32
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8007d40:	2300      	movs	r3, #0
 8007d42:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007d44:	2300      	movs	r3, #0
 8007d46:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d102      	bne.n	8007d54 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	77fb      	strb	r3, [r7, #31]
 8007d52:	e180      	b.n	8008056 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d62:	d102      	bne.n	8007d6a <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	77fb      	strb	r3, [r7, #31]
 8007d68:	e175      	b.n	8008056 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	7f5b      	ldrb	r3, [r3, #29]
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d108      	bne.n	8007d86 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f7fd f8dd 	bl	8004f40 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d90:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	695b      	ldr	r3, [r3, #20]
 8007da0:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	68db      	ldr	r3, [r3, #12]
 8007da6:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8007dac:	4313      	orrs	r3, r2
 8007dae:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	4b98      	ldr	r3, [pc, #608]	; (8008018 <HAL_COMP_Init+0x2e0>)
 8007db8:	4013      	ands	r3, r2
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	6812      	ldr	r2, [r2, #0]
 8007dbe:	6979      	ldr	r1, [r7, #20]
 8007dc0:	430b      	orrs	r3, r1
 8007dc2:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d015      	beq.n	8007dfe <HAL_COMP_Init+0xc6>
 8007dd2:	69bb      	ldr	r3, [r7, #24]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d112      	bne.n	8007dfe <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8007dd8:	4b90      	ldr	r3, [pc, #576]	; (800801c <HAL_COMP_Init+0x2e4>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	099b      	lsrs	r3, r3, #6
 8007dde:	4a90      	ldr	r2, [pc, #576]	; (8008020 <HAL_COMP_Init+0x2e8>)
 8007de0:	fba2 2303 	umull	r2, r3, r2, r3
 8007de4:	099a      	lsrs	r2, r3, #6
 8007de6:	4613      	mov	r3, r2
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	4413      	add	r3, r2
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8007df0:	e002      	b.n	8007df8 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	3b01      	subs	r3, #1
 8007df6:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d1f9      	bne.n	8007df2 <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a88      	ldr	r2, [pc, #544]	; (8008024 <HAL_COMP_Init+0x2ec>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d028      	beq.n	8007e5a <HAL_COMP_Init+0x122>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a86      	ldr	r2, [pc, #536]	; (8008028 <HAL_COMP_Init+0x2f0>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d020      	beq.n	8007e54 <HAL_COMP_Init+0x11c>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a85      	ldr	r2, [pc, #532]	; (800802c <HAL_COMP_Init+0x2f4>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d018      	beq.n	8007e4e <HAL_COMP_Init+0x116>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a83      	ldr	r2, [pc, #524]	; (8008030 <HAL_COMP_Init+0x2f8>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d010      	beq.n	8007e48 <HAL_COMP_Init+0x110>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a82      	ldr	r2, [pc, #520]	; (8008034 <HAL_COMP_Init+0x2fc>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d008      	beq.n	8007e42 <HAL_COMP_Init+0x10a>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a80      	ldr	r2, [pc, #512]	; (8008038 <HAL_COMP_Init+0x300>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d101      	bne.n	8007e3e <HAL_COMP_Init+0x106>
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e00f      	b.n	8007e5e <HAL_COMP_Init+0x126>
 8007e3e:	2302      	movs	r3, #2
 8007e40:	e00d      	b.n	8007e5e <HAL_COMP_Init+0x126>
 8007e42:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007e46:	e00a      	b.n	8007e5e <HAL_COMP_Init+0x126>
 8007e48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007e4c:	e007      	b.n	8007e5e <HAL_COMP_Init+0x126>
 8007e4e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8007e52:	e004      	b.n	8007e5e <HAL_COMP_Init+0x126>
 8007e54:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007e58:	e001      	b.n	8007e5e <HAL_COMP_Init+0x126>
 8007e5a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007e5e:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	699b      	ldr	r3, [r3, #24]
 8007e64:	f003 0303 	and.w	r3, r3, #3
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f000 80b6 	beq.w	8007fda <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	699b      	ldr	r3, [r3, #24]
 8007e72:	f003 0310 	and.w	r3, r3, #16
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d011      	beq.n	8007e9e <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a6e      	ldr	r2, [pc, #440]	; (8008038 <HAL_COMP_Init+0x300>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d004      	beq.n	8007e8e <HAL_COMP_Init+0x156>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a6c      	ldr	r2, [pc, #432]	; (800803c <HAL_COMP_Init+0x304>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d103      	bne.n	8007e96 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8007e8e:	6938      	ldr	r0, [r7, #16]
 8007e90:	f7ff feac 	bl	8007bec <LL_EXTI_EnableRisingTrig_32_63>
 8007e94:	e014      	b.n	8007ec0 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8007e96:	6938      	ldr	r0, [r7, #16]
 8007e98:	f7ff fe96 	bl	8007bc8 <LL_EXTI_EnableRisingTrig_0_31>
 8007e9c:	e010      	b.n	8007ec0 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a65      	ldr	r2, [pc, #404]	; (8008038 <HAL_COMP_Init+0x300>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d004      	beq.n	8007eb2 <HAL_COMP_Init+0x17a>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a63      	ldr	r2, [pc, #396]	; (800803c <HAL_COMP_Init+0x304>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d103      	bne.n	8007eba <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8007eb2:	6938      	ldr	r0, [r7, #16]
 8007eb4:	f7ff fec0 	bl	8007c38 <LL_EXTI_DisableRisingTrig_32_63>
 8007eb8:	e002      	b.n	8007ec0 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8007eba:	6938      	ldr	r0, [r7, #16]
 8007ebc:	f7ff fea8 	bl	8007c10 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	699b      	ldr	r3, [r3, #24]
 8007ec4:	f003 0320 	and.w	r3, r3, #32
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d011      	beq.n	8007ef0 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a59      	ldr	r2, [pc, #356]	; (8008038 <HAL_COMP_Init+0x300>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d004      	beq.n	8007ee0 <HAL_COMP_Init+0x1a8>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a58      	ldr	r2, [pc, #352]	; (800803c <HAL_COMP_Init+0x304>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d103      	bne.n	8007ee8 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8007ee0:	6938      	ldr	r0, [r7, #16]
 8007ee2:	f7ff fecf 	bl	8007c84 <LL_EXTI_EnableFallingTrig_32_63>
 8007ee6:	e014      	b.n	8007f12 <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8007ee8:	6938      	ldr	r0, [r7, #16]
 8007eea:	f7ff feb9 	bl	8007c60 <LL_EXTI_EnableFallingTrig_0_31>
 8007eee:	e010      	b.n	8007f12 <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a50      	ldr	r2, [pc, #320]	; (8008038 <HAL_COMP_Init+0x300>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d004      	beq.n	8007f04 <HAL_COMP_Init+0x1cc>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a4f      	ldr	r2, [pc, #316]	; (800803c <HAL_COMP_Init+0x304>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d103      	bne.n	8007f0c <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8007f04:	6938      	ldr	r0, [r7, #16]
 8007f06:	f7ff fee3 	bl	8007cd0 <LL_EXTI_DisableFallingTrig_32_63>
 8007f0a:	e002      	b.n	8007f12 <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8007f0c:	6938      	ldr	r0, [r7, #16]
 8007f0e:	f7ff fecb 	bl	8007ca8 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a48      	ldr	r2, [pc, #288]	; (8008038 <HAL_COMP_Init+0x300>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d004      	beq.n	8007f26 <HAL_COMP_Init+0x1ee>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a46      	ldr	r2, [pc, #280]	; (800803c <HAL_COMP_Init+0x304>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d103      	bne.n	8007f2e <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8007f26:	6938      	ldr	r0, [r7, #16]
 8007f28:	f7ff fef6 	bl	8007d18 <LL_EXTI_ClearFlag_32_63>
 8007f2c:	e002      	b.n	8007f34 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8007f2e:	6938      	ldr	r0, [r7, #16]
 8007f30:	f7ff fee2 	bl	8007cf8 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	699b      	ldr	r3, [r3, #24]
 8007f38:	f003 0302 	and.w	r3, r3, #2
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d011      	beq.n	8007f64 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a3c      	ldr	r2, [pc, #240]	; (8008038 <HAL_COMP_Init+0x300>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d004      	beq.n	8007f54 <HAL_COMP_Init+0x21c>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a3b      	ldr	r2, [pc, #236]	; (800803c <HAL_COMP_Init+0x304>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d103      	bne.n	8007f5c <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8007f54:	6938      	ldr	r0, [r7, #16]
 8007f56:	f7ff fdfd 	bl	8007b54 <LL_EXTI_EnableEvent_32_63>
 8007f5a:	e014      	b.n	8007f86 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8007f5c:	6938      	ldr	r0, [r7, #16]
 8007f5e:	f7ff fde7 	bl	8007b30 <LL_EXTI_EnableEvent_0_31>
 8007f62:	e010      	b.n	8007f86 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a33      	ldr	r2, [pc, #204]	; (8008038 <HAL_COMP_Init+0x300>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d004      	beq.n	8007f78 <HAL_COMP_Init+0x240>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a32      	ldr	r2, [pc, #200]	; (800803c <HAL_COMP_Init+0x304>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d103      	bne.n	8007f80 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8007f78:	6938      	ldr	r0, [r7, #16]
 8007f7a:	f7ff fe11 	bl	8007ba0 <LL_EXTI_DisableEvent_32_63>
 8007f7e:	e002      	b.n	8007f86 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8007f80:	6938      	ldr	r0, [r7, #16]
 8007f82:	f7ff fdf9 	bl	8007b78 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	699b      	ldr	r3, [r3, #24]
 8007f8a:	f003 0301 	and.w	r3, r3, #1
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d011      	beq.n	8007fb6 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a28      	ldr	r2, [pc, #160]	; (8008038 <HAL_COMP_Init+0x300>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d004      	beq.n	8007fa6 <HAL_COMP_Init+0x26e>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a26      	ldr	r2, [pc, #152]	; (800803c <HAL_COMP_Init+0x304>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d103      	bne.n	8007fae <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8007fa6:	6938      	ldr	r0, [r7, #16]
 8007fa8:	f7ff fd88 	bl	8007abc <LL_EXTI_EnableIT_32_63>
 8007fac:	e04b      	b.n	8008046 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8007fae:	6938      	ldr	r0, [r7, #16]
 8007fb0:	f7ff fd72 	bl	8007a98 <LL_EXTI_EnableIT_0_31>
 8007fb4:	e047      	b.n	8008046 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a1f      	ldr	r2, [pc, #124]	; (8008038 <HAL_COMP_Init+0x300>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d004      	beq.n	8007fca <HAL_COMP_Init+0x292>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a1d      	ldr	r2, [pc, #116]	; (800803c <HAL_COMP_Init+0x304>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d103      	bne.n	8007fd2 <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8007fca:	6938      	ldr	r0, [r7, #16]
 8007fcc:	f7ff fd9c 	bl	8007b08 <LL_EXTI_DisableIT_32_63>
 8007fd0:	e039      	b.n	8008046 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8007fd2:	6938      	ldr	r0, [r7, #16]
 8007fd4:	f7ff fd84 	bl	8007ae0 <LL_EXTI_DisableIT_0_31>
 8007fd8:	e035      	b.n	8008046 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a16      	ldr	r2, [pc, #88]	; (8008038 <HAL_COMP_Init+0x300>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d004      	beq.n	8007fee <HAL_COMP_Init+0x2b6>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a14      	ldr	r2, [pc, #80]	; (800803c <HAL_COMP_Init+0x304>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d103      	bne.n	8007ff6 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8007fee:	6938      	ldr	r0, [r7, #16]
 8007ff0:	f7ff fdd6 	bl	8007ba0 <LL_EXTI_DisableEvent_32_63>
 8007ff4:	e002      	b.n	8007ffc <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8007ff6:	6938      	ldr	r0, [r7, #16]
 8007ff8:	f7ff fdbe 	bl	8007b78 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a0d      	ldr	r2, [pc, #52]	; (8008038 <HAL_COMP_Init+0x300>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d004      	beq.n	8008010 <HAL_COMP_Init+0x2d8>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a0c      	ldr	r2, [pc, #48]	; (800803c <HAL_COMP_Init+0x304>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d117      	bne.n	8008040 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8008010:	6938      	ldr	r0, [r7, #16]
 8008012:	f7ff fd79 	bl	8007b08 <LL_EXTI_DisableIT_32_63>
 8008016:	e016      	b.n	8008046 <HAL_COMP_Init+0x30e>
 8008018:	ff007e0f 	.word	0xff007e0f
 800801c:	20000c94 	.word	0x20000c94
 8008020:	053e2d63 	.word	0x053e2d63
 8008024:	40010200 	.word	0x40010200
 8008028:	40010204 	.word	0x40010204
 800802c:	40010208 	.word	0x40010208
 8008030:	4001020c 	.word	0x4001020c
 8008034:	40010210 	.word	0x40010210
 8008038:	40010214 	.word	0x40010214
 800803c:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8008040:	6938      	ldr	r0, [r7, #16]
 8008042:	f7ff fd4d 	bl	8007ae0 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	7f5b      	ldrb	r3, [r3, #29]
 800804a:	b2db      	uxtb	r3, r3
 800804c:	2b00      	cmp	r3, #0
 800804e:	d102      	bne.n	8008056 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2201      	movs	r2, #1
 8008054:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8008056:	7ffb      	ldrb	r3, [r7, #31]
}
 8008058:	4618      	mov	r0, r3
 800805a:	3720      	adds	r7, #32
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <__NVIC_SetPriorityGrouping>:
{
 8008060:	b480      	push	{r7}
 8008062:	b085      	sub	sp, #20
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f003 0307 	and.w	r3, r3, #7
 800806e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008070:	4b0c      	ldr	r3, [pc, #48]	; (80080a4 <__NVIC_SetPriorityGrouping+0x44>)
 8008072:	68db      	ldr	r3, [r3, #12]
 8008074:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008076:	68ba      	ldr	r2, [r7, #8]
 8008078:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800807c:	4013      	ands	r3, r2
 800807e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008088:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800808c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008090:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008092:	4a04      	ldr	r2, [pc, #16]	; (80080a4 <__NVIC_SetPriorityGrouping+0x44>)
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	60d3      	str	r3, [r2, #12]
}
 8008098:	bf00      	nop
 800809a:	3714      	adds	r7, #20
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr
 80080a4:	e000ed00 	.word	0xe000ed00

080080a8 <__NVIC_GetPriorityGrouping>:
{
 80080a8:	b480      	push	{r7}
 80080aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80080ac:	4b04      	ldr	r3, [pc, #16]	; (80080c0 <__NVIC_GetPriorityGrouping+0x18>)
 80080ae:	68db      	ldr	r3, [r3, #12]
 80080b0:	0a1b      	lsrs	r3, r3, #8
 80080b2:	f003 0307 	and.w	r3, r3, #7
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr
 80080c0:	e000ed00 	.word	0xe000ed00

080080c4 <__NVIC_EnableIRQ>:
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	4603      	mov	r3, r0
 80080cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80080ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	db0b      	blt.n	80080ee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80080d6:	79fb      	ldrb	r3, [r7, #7]
 80080d8:	f003 021f 	and.w	r2, r3, #31
 80080dc:	4907      	ldr	r1, [pc, #28]	; (80080fc <__NVIC_EnableIRQ+0x38>)
 80080de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080e2:	095b      	lsrs	r3, r3, #5
 80080e4:	2001      	movs	r0, #1
 80080e6:	fa00 f202 	lsl.w	r2, r0, r2
 80080ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80080ee:	bf00      	nop
 80080f0:	370c      	adds	r7, #12
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	e000e100 	.word	0xe000e100

08008100 <__NVIC_SetPriority>:
{
 8008100:	b480      	push	{r7}
 8008102:	b083      	sub	sp, #12
 8008104:	af00      	add	r7, sp, #0
 8008106:	4603      	mov	r3, r0
 8008108:	6039      	str	r1, [r7, #0]
 800810a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800810c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008110:	2b00      	cmp	r3, #0
 8008112:	db0a      	blt.n	800812a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	b2da      	uxtb	r2, r3
 8008118:	490c      	ldr	r1, [pc, #48]	; (800814c <__NVIC_SetPriority+0x4c>)
 800811a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800811e:	0112      	lsls	r2, r2, #4
 8008120:	b2d2      	uxtb	r2, r2
 8008122:	440b      	add	r3, r1
 8008124:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008128:	e00a      	b.n	8008140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	b2da      	uxtb	r2, r3
 800812e:	4908      	ldr	r1, [pc, #32]	; (8008150 <__NVIC_SetPriority+0x50>)
 8008130:	79fb      	ldrb	r3, [r7, #7]
 8008132:	f003 030f 	and.w	r3, r3, #15
 8008136:	3b04      	subs	r3, #4
 8008138:	0112      	lsls	r2, r2, #4
 800813a:	b2d2      	uxtb	r2, r2
 800813c:	440b      	add	r3, r1
 800813e:	761a      	strb	r2, [r3, #24]
}
 8008140:	bf00      	nop
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr
 800814c:	e000e100 	.word	0xe000e100
 8008150:	e000ed00 	.word	0xe000ed00

08008154 <NVIC_EncodePriority>:
{
 8008154:	b480      	push	{r7}
 8008156:	b089      	sub	sp, #36	; 0x24
 8008158:	af00      	add	r7, sp, #0
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	60b9      	str	r1, [r7, #8]
 800815e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f003 0307 	and.w	r3, r3, #7
 8008166:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008168:	69fb      	ldr	r3, [r7, #28]
 800816a:	f1c3 0307 	rsb	r3, r3, #7
 800816e:	2b04      	cmp	r3, #4
 8008170:	bf28      	it	cs
 8008172:	2304      	movcs	r3, #4
 8008174:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008176:	69fb      	ldr	r3, [r7, #28]
 8008178:	3304      	adds	r3, #4
 800817a:	2b06      	cmp	r3, #6
 800817c:	d902      	bls.n	8008184 <NVIC_EncodePriority+0x30>
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	3b03      	subs	r3, #3
 8008182:	e000      	b.n	8008186 <NVIC_EncodePriority+0x32>
 8008184:	2300      	movs	r3, #0
 8008186:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008188:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	fa02 f303 	lsl.w	r3, r2, r3
 8008192:	43da      	mvns	r2, r3
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	401a      	ands	r2, r3
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800819c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	fa01 f303 	lsl.w	r3, r1, r3
 80081a6:	43d9      	mvns	r1, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80081ac:	4313      	orrs	r3, r2
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3724      	adds	r7, #36	; 0x24
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr
	...

080081bc <SysTick_Config>:
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b082      	sub	sp, #8
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	3b01      	subs	r3, #1
 80081c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80081cc:	d301      	bcc.n	80081d2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80081ce:	2301      	movs	r3, #1
 80081d0:	e00f      	b.n	80081f2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80081d2:	4a0a      	ldr	r2, [pc, #40]	; (80081fc <SysTick_Config+0x40>)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	3b01      	subs	r3, #1
 80081d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80081da:	210f      	movs	r1, #15
 80081dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081e0:	f7ff ff8e 	bl	8008100 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80081e4:	4b05      	ldr	r3, [pc, #20]	; (80081fc <SysTick_Config+0x40>)
 80081e6:	2200      	movs	r2, #0
 80081e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80081ea:	4b04      	ldr	r3, [pc, #16]	; (80081fc <SysTick_Config+0x40>)
 80081ec:	2207      	movs	r2, #7
 80081ee:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3708      	adds	r7, #8
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
 80081fa:	bf00      	nop
 80081fc:	e000e010 	.word	0xe000e010

08008200 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b082      	sub	sp, #8
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f7ff ff29 	bl	8008060 <__NVIC_SetPriorityGrouping>
}
 800820e:	bf00      	nop
 8008210:	3708      	adds	r7, #8
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}

08008216 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008216:	b580      	push	{r7, lr}
 8008218:	b086      	sub	sp, #24
 800821a:	af00      	add	r7, sp, #0
 800821c:	4603      	mov	r3, r0
 800821e:	60b9      	str	r1, [r7, #8]
 8008220:	607a      	str	r2, [r7, #4]
 8008222:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008224:	f7ff ff40 	bl	80080a8 <__NVIC_GetPriorityGrouping>
 8008228:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800822a:	687a      	ldr	r2, [r7, #4]
 800822c:	68b9      	ldr	r1, [r7, #8]
 800822e:	6978      	ldr	r0, [r7, #20]
 8008230:	f7ff ff90 	bl	8008154 <NVIC_EncodePriority>
 8008234:	4602      	mov	r2, r0
 8008236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800823a:	4611      	mov	r1, r2
 800823c:	4618      	mov	r0, r3
 800823e:	f7ff ff5f 	bl	8008100 <__NVIC_SetPriority>
}
 8008242:	bf00      	nop
 8008244:	3718      	adds	r7, #24
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}

0800824a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800824a:	b580      	push	{r7, lr}
 800824c:	b082      	sub	sp, #8
 800824e:	af00      	add	r7, sp, #0
 8008250:	4603      	mov	r3, r0
 8008252:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008258:	4618      	mov	r0, r3
 800825a:	f7ff ff33 	bl	80080c4 <__NVIC_EnableIRQ>
}
 800825e:	bf00      	nop
 8008260:	3708      	adds	r7, #8
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}

08008266 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b082      	sub	sp, #8
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f7ff ffa4 	bl	80081bc <SysTick_Config>
 8008274:	4603      	mov	r3, r0
}
 8008276:	4618      	mov	r0, r3
 8008278:	3708      	adds	r7, #8
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}

0800827e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800827e:	b580      	push	{r7, lr}
 8008280:	b082      	sub	sp, #8
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d101      	bne.n	8008290 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	e014      	b.n	80082ba <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	791b      	ldrb	r3, [r3, #4]
 8008294:	b2db      	uxtb	r3, r3
 8008296:	2b00      	cmp	r3, #0
 8008298:	d105      	bne.n	80082a6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2200      	movs	r2, #0
 800829e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f7fc ff03 	bl	80050ac <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2202      	movs	r2, #2
 80082aa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2201      	movs	r2, #1
 80082b6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3708      	adds	r7, #8
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}

080082c2 <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80082c2:	b580      	push	{r7, lr}
 80082c4:	b082      	sub	sp, #8
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
 80082ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	795b      	ldrb	r3, [r3, #5]
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d101      	bne.n	80082d8 <HAL_DAC_Start+0x16>
 80082d4:	2302      	movs	r3, #2
 80082d6:	e043      	b.n	8008360 <HAL_DAC_Start+0x9e>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2202      	movs	r2, #2
 80082e2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	6819      	ldr	r1, [r3, #0]
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	f003 0310 	and.w	r3, r3, #16
 80082f0:	2201      	movs	r2, #1
 80082f2:	409a      	lsls	r2, r3
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	430a      	orrs	r2, r1
 80082fa:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 80082fc:	2001      	movs	r0, #1
 80082fe:	f7fe fb4d 	bl	800699c <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d10f      	bne.n	8008328 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8008312:	2b02      	cmp	r3, #2
 8008314:	d11d      	bne.n	8008352 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	685a      	ldr	r2, [r3, #4]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f042 0201 	orr.w	r2, r2, #1
 8008324:	605a      	str	r2, [r3, #4]
 8008326:	e014      	b.n	8008352 <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	f003 0310 	and.w	r3, r3, #16
 8008338:	2102      	movs	r1, #2
 800833a:	fa01 f303 	lsl.w	r3, r1, r3
 800833e:	429a      	cmp	r2, r3
 8008340:	d107      	bne.n	8008352 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	685a      	ldr	r2, [r3, #4]
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f042 0202 	orr.w	r2, r2, #2
 8008350:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2201      	movs	r2, #1
 8008356:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800835e:	2300      	movs	r3, #0
}
 8008360:	4618      	mov	r0, r3
 8008362:	3708      	adds	r7, #8
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b086      	sub	sp, #24
 800836c:	af00      	add	r7, sp, #0
 800836e:	60f8      	str	r0, [r7, #12]
 8008370:	60b9      	str	r1, [r7, #8]
 8008372:	607a      	str	r2, [r7, #4]
 8008374:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8008376:	2300      	movs	r3, #0
 8008378:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	795b      	ldrb	r3, [r3, #5]
 800837e:	2b01      	cmp	r3, #1
 8008380:	d101      	bne.n	8008386 <HAL_DAC_Start_DMA+0x1e>
 8008382:	2302      	movs	r3, #2
 8008384:	e0a1      	b.n	80084ca <HAL_DAC_Start_DMA+0x162>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2201      	movs	r2, #1
 800838a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2202      	movs	r2, #2
 8008390:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d12a      	bne.n	80083ee <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	4a4d      	ldr	r2, [pc, #308]	; (80084d4 <HAL_DAC_Start_DMA+0x16c>)
 800839e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	4a4c      	ldr	r2, [pc, #304]	; (80084d8 <HAL_DAC_Start_DMA+0x170>)
 80083a6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	689b      	ldr	r3, [r3, #8]
 80083ac:	4a4b      	ldr	r2, [pc, #300]	; (80084dc <HAL_DAC_Start_DMA+0x174>)
 80083ae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80083be:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80083c0:	6a3b      	ldr	r3, [r7, #32]
 80083c2:	2b04      	cmp	r3, #4
 80083c4:	d009      	beq.n	80083da <HAL_DAC_Start_DMA+0x72>
 80083c6:	2b08      	cmp	r3, #8
 80083c8:	d00c      	beq.n	80083e4 <HAL_DAC_Start_DMA+0x7c>
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d000      	beq.n	80083d0 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80083ce:	e039      	b.n	8008444 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	3308      	adds	r3, #8
 80083d6:	613b      	str	r3, [r7, #16]
        break;
 80083d8:	e034      	b.n	8008444 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	330c      	adds	r3, #12
 80083e0:	613b      	str	r3, [r7, #16]
        break;
 80083e2:	e02f      	b.n	8008444 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	3310      	adds	r3, #16
 80083ea:	613b      	str	r3, [r7, #16]
        break;
 80083ec:	e02a      	b.n	8008444 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	68db      	ldr	r3, [r3, #12]
 80083f2:	4a3b      	ldr	r2, [pc, #236]	; (80084e0 <HAL_DAC_Start_DMA+0x178>)
 80083f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	4a3a      	ldr	r2, [pc, #232]	; (80084e4 <HAL_DAC_Start_DMA+0x17c>)
 80083fc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	68db      	ldr	r3, [r3, #12]
 8008402:	4a39      	ldr	r2, [pc, #228]	; (80084e8 <HAL_DAC_Start_DMA+0x180>)
 8008404:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008414:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8008416:	6a3b      	ldr	r3, [r7, #32]
 8008418:	2b04      	cmp	r3, #4
 800841a:	d009      	beq.n	8008430 <HAL_DAC_Start_DMA+0xc8>
 800841c:	2b08      	cmp	r3, #8
 800841e:	d00c      	beq.n	800843a <HAL_DAC_Start_DMA+0xd2>
 8008420:	2b00      	cmp	r3, #0
 8008422:	d000      	beq.n	8008426 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8008424:	e00e      	b.n	8008444 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	3314      	adds	r3, #20
 800842c:	613b      	str	r3, [r7, #16]
        break;
 800842e:	e009      	b.n	8008444 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	3318      	adds	r3, #24
 8008436:	613b      	str	r3, [r7, #16]
        break;
 8008438:	e004      	b.n	8008444 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	331c      	adds	r3, #28
 8008440:	613b      	str	r3, [r7, #16]
        break;
 8008442:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d111      	bne.n	800846e <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	681a      	ldr	r2, [r3, #0]
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008458:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	6898      	ldr	r0, [r3, #8]
 800845e:	6879      	ldr	r1, [r7, #4]
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	693a      	ldr	r2, [r7, #16]
 8008464:	f000 fbc8 	bl	8008bf8 <HAL_DMA_Start_IT>
 8008468:	4603      	mov	r3, r0
 800846a:	75fb      	strb	r3, [r7, #23]
 800846c:	e010      	b.n	8008490 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800847c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	68d8      	ldr	r0, [r3, #12]
 8008482:	6879      	ldr	r1, [r7, #4]
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	693a      	ldr	r2, [r7, #16]
 8008488:	f000 fbb6 	bl	8008bf8 <HAL_DMA_Start_IT>
 800848c:	4603      	mov	r3, r0
 800848e:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2200      	movs	r2, #0
 8008494:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8008496:	7dfb      	ldrb	r3, [r7, #23]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d10f      	bne.n	80084bc <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	6819      	ldr	r1, [r3, #0]
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	f003 0310 	and.w	r3, r3, #16
 80084a8:	2201      	movs	r2, #1
 80084aa:	409a      	lsls	r2, r3
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	430a      	orrs	r2, r1
 80084b2:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 80084b4:	2001      	movs	r0, #1
 80084b6:	f7fe fa71 	bl	800699c <HAL_Delay>
 80084ba:	e005      	b.n	80084c8 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	691b      	ldr	r3, [r3, #16]
 80084c0:	f043 0204 	orr.w	r2, r3, #4
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80084c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3718      	adds	r7, #24
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}
 80084d2:	bf00      	nop
 80084d4:	08008995 	.word	0x08008995
 80084d8:	080089b7 	.word	0x080089b7
 80084dc:	080089d3 	.word	0x080089d3
 80084e0:	08008a3d 	.word	0x08008a3d
 80084e4:	08008a5f 	.word	0x08008a5f
 80084e8:	08008a7b 	.word	0x08008a7b

080084ec <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b084      	sub	sp, #16
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
 80084f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	6819      	ldr	r1, [r3, #0]
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	f003 0310 	and.w	r3, r3, #16
 8008502:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008506:	fa02 f303 	lsl.w	r3, r2, r3
 800850a:	43da      	mvns	r2, r3
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	400a      	ands	r2, r1
 8008512:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	6819      	ldr	r1, [r3, #0]
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	f003 0310 	and.w	r3, r3, #16
 8008520:	2201      	movs	r2, #1
 8008522:	fa02 f303 	lsl.w	r3, r2, r3
 8008526:	43da      	mvns	r2, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	400a      	ands	r2, r1
 800852e:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 8008530:	2001      	movs	r0, #1
 8008532:	f7fe fa33 	bl	800699c <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d10f      	bne.n	800855c <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	689b      	ldr	r3, [r3, #8]
 8008540:	4618      	mov	r0, r3
 8008542:	f000 fbd4 	bl	8008cee <HAL_DMA_Abort>
 8008546:	4603      	mov	r3, r0
 8008548:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008558:	601a      	str	r2, [r3, #0]
 800855a:	e00e      	b.n	800857a <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	4618      	mov	r0, r3
 8008562:	f000 fbc4 	bl	8008cee <HAL_DMA_Abort>
 8008566:	4603      	mov	r3, r0
 8008568:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8008578:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 800857a:	7bfb      	ldrb	r3, [r7, #15]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d003      	beq.n	8008588 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2204      	movs	r2, #4
 8008584:	711a      	strb	r2, [r3, #4]
 8008586:	e002      	b.n	800858e <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2201      	movs	r2, #1
 800858c:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 800858e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008590:	4618      	mov	r0, r3
 8008592:	3710      	adds	r7, #16
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}

08008598 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8008598:	b480      	push	{r7}
 800859a:	b087      	sub	sp, #28
 800859c:	af00      	add	r7, sp, #0
 800859e:	60f8      	str	r0, [r7, #12]
 80085a0:	60b9      	str	r1, [r7, #8]
 80085a2:	607a      	str	r2, [r7, #4]
 80085a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 80085a6:	2300      	movs	r3, #0
 80085a8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d105      	bne.n	80085c8 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80085bc:	697a      	ldr	r2, [r7, #20]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	4413      	add	r3, r2
 80085c2:	3308      	adds	r3, #8
 80085c4:	617b      	str	r3, [r7, #20]
 80085c6:	e004      	b.n	80085d2 <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80085c8:	697a      	ldr	r2, [r7, #20]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	4413      	add	r3, r2
 80085ce:	3314      	adds	r3, #20
 80085d0:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	461a      	mov	r2, r3
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	371c      	adds	r7, #28
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr

080085e8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b083      	sub	sp, #12
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80085f0:	bf00      	nop
 80085f2:	370c      	adds	r7, #12
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr

080085fc <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8008604:	bf00      	nop
 8008606:	370c      	adds	r7, #12
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d103      	bne.n	8008628 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008626:	e002      	b.n	800862e <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 800862e:	4618      	mov	r0, r3
 8008630:	370c      	adds	r7, #12
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr
	...

0800863c <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b08a      	sub	sp, #40	; 0x28
 8008640:	af00      	add	r7, sp, #0
 8008642:	60f8      	str	r0, [r7, #12]
 8008644:	60b9      	str	r1, [r7, #8]
 8008646:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8008648:	2300      	movs	r3, #0
 800864a:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	795b      	ldrb	r3, [r3, #5]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d101      	bne.n	8008658 <HAL_DAC_ConfigChannel+0x1c>
 8008654:	2302      	movs	r3, #2
 8008656:	e194      	b.n	8008982 <HAL_DAC_ConfigChannel+0x346>
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2201      	movs	r2, #1
 800865c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	2202      	movs	r2, #2
 8008662:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	2b04      	cmp	r3, #4
 800866a:	d174      	bne.n	8008756 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d137      	bne.n	80086e2 <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8008672:	f7fe f987 	bl	8006984 <HAL_GetTick>
 8008676:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008678:	e011      	b.n	800869e <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800867a:	f7fe f983 	bl	8006984 <HAL_GetTick>
 800867e:	4602      	mov	r2, r0
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	1ad3      	subs	r3, r2, r3
 8008684:	2b01      	cmp	r3, #1
 8008686:	d90a      	bls.n	800869e <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	691b      	ldr	r3, [r3, #16]
 800868c:	f043 0208 	orr.w	r2, r3, #8
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2203      	movs	r2, #3
 8008698:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800869a:	2303      	movs	r3, #3
 800869c:	e171      	b.n	8008982 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d1e6      	bne.n	800867a <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80086ac:	2001      	movs	r0, #1
 80086ae:	f7fe f975 	bl	800699c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	68ba      	ldr	r2, [r7, #8]
 80086b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80086ba:	641a      	str	r2, [r3, #64]	; 0x40
 80086bc:	e01e      	b.n	80086fc <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80086be:	f7fe f961 	bl	8006984 <HAL_GetTick>
 80086c2:	4602      	mov	r2, r0
 80086c4:	69fb      	ldr	r3, [r7, #28]
 80086c6:	1ad3      	subs	r3, r2, r3
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d90a      	bls.n	80086e2 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	691b      	ldr	r3, [r3, #16]
 80086d0:	f043 0208 	orr.w	r2, r3, #8
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2203      	movs	r2, #3
 80086dc:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80086de:	2303      	movs	r3, #3
 80086e0:	e14f      	b.n	8008982 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	dbe8      	blt.n	80086be <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80086ec:	2001      	movs	r0, #1
 80086ee:	f7fe f955 	bl	800699c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	68ba      	ldr	r2, [r7, #8]
 80086f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80086fa:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f003 0310 	and.w	r3, r3, #16
 8008708:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800870c:	fa01 f303 	lsl.w	r3, r1, r3
 8008710:	43db      	mvns	r3, r3
 8008712:	ea02 0103 	and.w	r1, r2, r3
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f003 0310 	and.w	r3, r3, #16
 8008720:	409a      	lsls	r2, r3
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	430a      	orrs	r2, r1
 8008728:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f003 0310 	and.w	r3, r3, #16
 8008736:	21ff      	movs	r1, #255	; 0xff
 8008738:	fa01 f303 	lsl.w	r3, r1, r3
 800873c:	43db      	mvns	r3, r3
 800873e:	ea02 0103 	and.w	r1, r2, r3
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f003 0310 	and.w	r3, r3, #16
 800874c:	409a      	lsls	r2, r3
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	430a      	orrs	r2, r1
 8008754:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	69db      	ldr	r3, [r3, #28]
 800875a:	2b01      	cmp	r3, #1
 800875c:	d11d      	bne.n	800879a <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008764:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f003 0310 	and.w	r3, r3, #16
 800876c:	221f      	movs	r2, #31
 800876e:	fa02 f303 	lsl.w	r3, r2, r3
 8008772:	43db      	mvns	r3, r3
 8008774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008776:	4013      	ands	r3, r2
 8008778:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	6a1b      	ldr	r3, [r3, #32]
 800877e:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f003 0310 	and.w	r3, r3, #16
 8008786:	69ba      	ldr	r2, [r7, #24]
 8008788:	fa02 f303 	lsl.w	r3, r2, r3
 800878c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800878e:	4313      	orrs	r3, r2
 8008790:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008798:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087a0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f003 0310 	and.w	r3, r3, #16
 80087a8:	2207      	movs	r2, #7
 80087aa:	fa02 f303 	lsl.w	r3, r2, r3
 80087ae:	43db      	mvns	r3, r3
 80087b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087b2:	4013      	ands	r3, r2
 80087b4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	699b      	ldr	r3, [r3, #24]
 80087ba:	f003 0301 	and.w	r3, r3, #1
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d002      	beq.n	80087c8 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 80087c2:	2300      	movs	r3, #0
 80087c4:	623b      	str	r3, [r7, #32]
 80087c6:	e011      	b.n	80087ec <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	699b      	ldr	r3, [r3, #24]
 80087cc:	f003 0302 	and.w	r3, r3, #2
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d002      	beq.n	80087da <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80087d4:	2301      	movs	r3, #1
 80087d6:	623b      	str	r3, [r7, #32]
 80087d8:	e008      	b.n	80087ec <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	695b      	ldr	r3, [r3, #20]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d102      	bne.n	80087e8 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80087e2:	2301      	movs	r3, #1
 80087e4:	623b      	str	r3, [r7, #32]
 80087e6:	e001      	b.n	80087ec <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80087e8:	2300      	movs	r3, #0
 80087ea:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	689a      	ldr	r2, [r3, #8]
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	695b      	ldr	r3, [r3, #20]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	6a3a      	ldr	r2, [r7, #32]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f003 0310 	and.w	r3, r3, #16
 8008802:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008806:	fa02 f303 	lsl.w	r3, r2, r3
 800880a:	43db      	mvns	r3, r3
 800880c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800880e:	4013      	ands	r3, r2
 8008810:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	791b      	ldrb	r3, [r3, #4]
 8008816:	2b01      	cmp	r3, #1
 8008818:	d102      	bne.n	8008820 <HAL_DAC_ConfigChannel+0x1e4>
 800881a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800881e:	e000      	b.n	8008822 <HAL_DAC_ConfigChannel+0x1e6>
 8008820:	2300      	movs	r3, #0
 8008822:	69ba      	ldr	r2, [r7, #24]
 8008824:	4313      	orrs	r3, r2
 8008826:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f003 0310 	and.w	r3, r3, #16
 800882e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008832:	fa02 f303 	lsl.w	r3, r2, r3
 8008836:	43db      	mvns	r3, r3
 8008838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800883a:	4013      	ands	r3, r2
 800883c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	795b      	ldrb	r3, [r3, #5]
 8008842:	2b01      	cmp	r3, #1
 8008844:	d102      	bne.n	800884c <HAL_DAC_ConfigChannel+0x210>
 8008846:	f44f 7300 	mov.w	r3, #512	; 0x200
 800884a:	e000      	b.n	800884e <HAL_DAC_ConfigChannel+0x212>
 800884c:	2300      	movs	r3, #0
 800884e:	69ba      	ldr	r2, [r7, #24]
 8008850:	4313      	orrs	r3, r2
 8008852:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8008854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008856:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800885a:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	2b02      	cmp	r3, #2
 8008862:	d114      	bne.n	800888e <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8008864:	f001 fae0 	bl	8009e28 <HAL_RCC_GetHCLKFreq>
 8008868:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	4a47      	ldr	r2, [pc, #284]	; (800898c <HAL_DAC_ConfigChannel+0x350>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d904      	bls.n	800887c <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8008872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008874:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008878:	627b      	str	r3, [r7, #36]	; 0x24
 800887a:	e00d      	b.n	8008898 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	4a44      	ldr	r2, [pc, #272]	; (8008990 <HAL_DAC_ConfigChannel+0x354>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d909      	bls.n	8008898 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8008884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008886:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800888a:	627b      	str	r3, [r7, #36]	; 0x24
 800888c:	e004      	b.n	8008898 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008894:	4313      	orrs	r3, r2
 8008896:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f003 0310 	and.w	r3, r3, #16
 800889e:	69ba      	ldr	r2, [r7, #24]
 80088a0:	fa02 f303 	lsl.w	r3, r2, r3
 80088a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088a6:	4313      	orrs	r3, r2
 80088a8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	6819      	ldr	r1, [r3, #0]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f003 0310 	and.w	r3, r3, #16
 80088be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80088c2:	fa02 f303 	lsl.w	r3, r2, r3
 80088c6:	43da      	mvns	r2, r3
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	400a      	ands	r2, r1
 80088ce:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f003 0310 	and.w	r3, r3, #16
 80088de:	f640 72fe 	movw	r2, #4094	; 0xffe
 80088e2:	fa02 f303 	lsl.w	r3, r2, r3
 80088e6:	43db      	mvns	r3, r3
 80088e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088ea:	4013      	ands	r3, r2
 80088ec:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f003 0310 	and.w	r3, r3, #16
 80088fa:	69ba      	ldr	r2, [r7, #24]
 80088fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008902:	4313      	orrs	r3, r2
 8008904:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800890c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	6819      	ldr	r1, [r3, #0]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f003 0310 	and.w	r3, r3, #16
 800891a:	22c0      	movs	r2, #192	; 0xc0
 800891c:	fa02 f303 	lsl.w	r3, r2, r3
 8008920:	43da      	mvns	r2, r3
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	400a      	ands	r2, r1
 8008928:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	68db      	ldr	r3, [r3, #12]
 800892e:	089b      	lsrs	r3, r3, #2
 8008930:	f003 030f 	and.w	r3, r3, #15
 8008934:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	691b      	ldr	r3, [r3, #16]
 800893a:	089b      	lsrs	r3, r3, #2
 800893c:	021b      	lsls	r3, r3, #8
 800893e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008942:	69ba      	ldr	r2, [r7, #24]
 8008944:	4313      	orrs	r3, r2
 8008946:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f003 0310 	and.w	r3, r3, #16
 8008954:	f640 710f 	movw	r1, #3855	; 0xf0f
 8008958:	fa01 f303 	lsl.w	r3, r1, r3
 800895c:	43db      	mvns	r3, r3
 800895e:	ea02 0103 	and.w	r1, r2, r3
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f003 0310 	and.w	r3, r3, #16
 8008968:	69ba      	ldr	r2, [r7, #24]
 800896a:	409a      	lsls	r2, r3
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	430a      	orrs	r2, r1
 8008972:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2201      	movs	r2, #1
 8008978:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2200      	movs	r2, #0
 800897e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8008980:	2300      	movs	r3, #0
}
 8008982:	4618      	mov	r0, r3
 8008984:	3728      	adds	r7, #40	; 0x28
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
 800898a:	bf00      	nop
 800898c:	09896800 	.word	0x09896800
 8008990:	04c4b400 	.word	0x04c4b400

08008994 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089a0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80089a2:	68f8      	ldr	r0, [r7, #12]
 80089a4:	f7ff fe20 	bl	80085e8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2201      	movs	r2, #1
 80089ac:	711a      	strb	r2, [r3, #4]
}
 80089ae:	bf00      	nop
 80089b0:	3710      	adds	r7, #16
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}

080089b6 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80089b6:	b580      	push	{r7, lr}
 80089b8:	b084      	sub	sp, #16
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089c2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80089c4:	68f8      	ldr	r0, [r7, #12]
 80089c6:	f7ff fe19 	bl	80085fc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80089ca:	bf00      	nop
 80089cc:	3710      	adds	r7, #16
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}

080089d2 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80089d2:	b580      	push	{r7, lr}
 80089d4:	b084      	sub	sp, #16
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089de:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	691b      	ldr	r3, [r3, #16]
 80089e4:	f043 0204 	orr.w	r2, r3, #4
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80089ec:	68f8      	ldr	r0, [r7, #12]
 80089ee:	f7fd f802 	bl	80059f6 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2201      	movs	r2, #1
 80089f6:	711a      	strb	r2, [r3, #4]
}
 80089f8:	bf00      	nop
 80089fa:	3710      	adds	r7, #16
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}

08008a00 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8008a08:	bf00      	nop
 8008a0a:	370c      	adds	r7, #12
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b083      	sub	sp, #12
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8008a1c:	bf00      	nop
 8008a1e:	370c      	adds	r7, #12
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr

08008a28 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8008a30:	bf00      	nop
 8008a32:	370c      	adds	r7, #12
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr

08008a3c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a48:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8008a4a:	68f8      	ldr	r0, [r7, #12]
 8008a4c:	f7ff ffd8 	bl	8008a00 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2201      	movs	r2, #1
 8008a54:	711a      	strb	r2, [r3, #4]
}
 8008a56:	bf00      	nop
 8008a58:	3710      	adds	r7, #16
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}

08008a5e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8008a5e:	b580      	push	{r7, lr}
 8008a60:	b084      	sub	sp, #16
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a6a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8008a6c:	68f8      	ldr	r0, [r7, #12]
 8008a6e:	f7ff ffd1 	bl	8008a14 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008a72:	bf00      	nop
 8008a74:	3710      	adds	r7, #16
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd80      	pop	{r7, pc}

08008a7a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8008a7a:	b580      	push	{r7, lr}
 8008a7c:	b084      	sub	sp, #16
 8008a7e:	af00      	add	r7, sp, #0
 8008a80:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a86:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	691b      	ldr	r3, [r3, #16]
 8008a8c:	f043 0204 	orr.w	r2, r3, #4
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8008a94:	68f8      	ldr	r0, [r7, #12]
 8008a96:	f7ff ffc7 	bl	8008a28 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	711a      	strb	r2, [r3, #4]
}
 8008aa0:	bf00      	nop
 8008aa2:	3710      	adds	r7, #16
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b084      	sub	sp, #16
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d101      	bne.n	8008aba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e08d      	b.n	8008bd6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	461a      	mov	r2, r3
 8008ac0:	4b47      	ldr	r3, [pc, #284]	; (8008be0 <HAL_DMA_Init+0x138>)
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d80f      	bhi.n	8008ae6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	461a      	mov	r2, r3
 8008acc:	4b45      	ldr	r3, [pc, #276]	; (8008be4 <HAL_DMA_Init+0x13c>)
 8008ace:	4413      	add	r3, r2
 8008ad0:	4a45      	ldr	r2, [pc, #276]	; (8008be8 <HAL_DMA_Init+0x140>)
 8008ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ad6:	091b      	lsrs	r3, r3, #4
 8008ad8:	009a      	lsls	r2, r3, #2
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a42      	ldr	r2, [pc, #264]	; (8008bec <HAL_DMA_Init+0x144>)
 8008ae2:	641a      	str	r2, [r3, #64]	; 0x40
 8008ae4:	e00e      	b.n	8008b04 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	461a      	mov	r2, r3
 8008aec:	4b40      	ldr	r3, [pc, #256]	; (8008bf0 <HAL_DMA_Init+0x148>)
 8008aee:	4413      	add	r3, r2
 8008af0:	4a3d      	ldr	r2, [pc, #244]	; (8008be8 <HAL_DMA_Init+0x140>)
 8008af2:	fba2 2303 	umull	r2, r3, r2, r3
 8008af6:	091b      	lsrs	r3, r3, #4
 8008af8:	009a      	lsls	r2, r3, #2
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	4a3c      	ldr	r2, [pc, #240]	; (8008bf4 <HAL_DMA_Init+0x14c>)
 8008b02:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2202      	movs	r2, #2
 8008b08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b1e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008b28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	691b      	ldr	r3, [r3, #16]
 8008b2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	699b      	ldr	r3, [r3, #24]
 8008b3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a1b      	ldr	r3, [r3, #32]
 8008b46:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008b48:	68fa      	ldr	r2, [r7, #12]
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	68fa      	ldr	r2, [r7, #12]
 8008b54:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 fa10 	bl	8008f7c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008b64:	d102      	bne.n	8008b6c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	685a      	ldr	r2, [r3, #4]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b74:	b2d2      	uxtb	r2, r2
 8008b76:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008b80:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d010      	beq.n	8008bac <HAL_DMA_Init+0x104>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	2b04      	cmp	r3, #4
 8008b90:	d80c      	bhi.n	8008bac <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f000 fa30 	bl	8008ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008ba8:	605a      	str	r2, [r3, #4]
 8008baa:	e008      	b.n	8008bbe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8008bd4:	2300      	movs	r3, #0
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3710      	adds	r7, #16
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}
 8008bde:	bf00      	nop
 8008be0:	40020407 	.word	0x40020407
 8008be4:	bffdfff8 	.word	0xbffdfff8
 8008be8:	cccccccd 	.word	0xcccccccd
 8008bec:	40020000 	.word	0x40020000
 8008bf0:	bffdfbf8 	.word	0xbffdfbf8
 8008bf4:	40020400 	.word	0x40020400

08008bf8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b086      	sub	sp, #24
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	60f8      	str	r0, [r7, #12]
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	607a      	str	r2, [r7, #4]
 8008c04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008c06:	2300      	movs	r3, #0
 8008c08:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d101      	bne.n	8008c18 <HAL_DMA_Start_IT+0x20>
 8008c14:	2302      	movs	r3, #2
 8008c16:	e066      	b.n	8008ce6 <HAL_DMA_Start_IT+0xee>
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d155      	bne.n	8008cd8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2202      	movs	r2, #2
 8008c30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2200      	movs	r2, #0
 8008c38:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f022 0201 	bic.w	r2, r2, #1
 8008c48:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	687a      	ldr	r2, [r7, #4]
 8008c4e:	68b9      	ldr	r1, [r7, #8]
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f000 f954 	bl	8008efe <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d008      	beq.n	8008c70 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	681a      	ldr	r2, [r3, #0]
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f042 020e 	orr.w	r2, r2, #14
 8008c6c:	601a      	str	r2, [r3, #0]
 8008c6e:	e00f      	b.n	8008c90 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f022 0204 	bic.w	r2, r2, #4
 8008c7e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f042 020a 	orr.w	r2, r2, #10
 8008c8e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d007      	beq.n	8008cae <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ca2:	681a      	ldr	r2, [r3, #0]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ca8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008cac:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d007      	beq.n	8008cc6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cba:	681a      	ldr	r2, [r3, #0]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008cc4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	681a      	ldr	r2, [r3, #0]
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f042 0201 	orr.w	r2, r2, #1
 8008cd4:	601a      	str	r2, [r3, #0]
 8008cd6:	e005      	b.n	8008ce4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008ce0:	2302      	movs	r3, #2
 8008ce2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3718      	adds	r7, #24
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}

08008cee <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008cee:	b480      	push	{r7}
 8008cf0:	b085      	sub	sp, #20
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008d00:	b2db      	uxtb	r3, r3
 8008d02:	2b02      	cmp	r3, #2
 8008d04:	d005      	beq.n	8008d12 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2204      	movs	r2, #4
 8008d0a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	73fb      	strb	r3, [r7, #15]
 8008d10:	e037      	b.n	8008d82 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	681a      	ldr	r2, [r3, #0]
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f022 020e 	bic.w	r2, r2, #14
 8008d20:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d26:	681a      	ldr	r2, [r3, #0]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008d30:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	681a      	ldr	r2, [r3, #0]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f022 0201 	bic.w	r2, r2, #1
 8008d40:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d46:	f003 021f 	and.w	r2, r3, #31
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d4e:	2101      	movs	r1, #1
 8008d50:	fa01 f202 	lsl.w	r2, r1, r2
 8008d54:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008d5e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d00c      	beq.n	8008d82 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d6c:	681a      	ldr	r2, [r3, #0]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008d76:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d7c:	687a      	ldr	r2, [r7, #4]
 8008d7e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008d80:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2201      	movs	r2, #1
 8008d86:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8008d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3714      	adds	r7, #20
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b084      	sub	sp, #16
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dbc:	f003 031f 	and.w	r3, r3, #31
 8008dc0:	2204      	movs	r2, #4
 8008dc2:	409a      	lsls	r2, r3
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	4013      	ands	r3, r2
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d026      	beq.n	8008e1a <HAL_DMA_IRQHandler+0x7a>
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	f003 0304 	and.w	r3, r3, #4
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d021      	beq.n	8008e1a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f003 0320 	and.w	r3, r3, #32
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d107      	bne.n	8008df4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	681a      	ldr	r2, [r3, #0]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f022 0204 	bic.w	r2, r2, #4
 8008df2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008df8:	f003 021f 	and.w	r2, r3, #31
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e00:	2104      	movs	r1, #4
 8008e02:	fa01 f202 	lsl.w	r2, r1, r2
 8008e06:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d071      	beq.n	8008ef4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008e18:	e06c      	b.n	8008ef4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e1e:	f003 031f 	and.w	r3, r3, #31
 8008e22:	2202      	movs	r2, #2
 8008e24:	409a      	lsls	r2, r3
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	4013      	ands	r3, r2
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d02e      	beq.n	8008e8c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	f003 0302 	and.w	r3, r3, #2
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d029      	beq.n	8008e8c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f003 0320 	and.w	r3, r3, #32
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d10b      	bne.n	8008e5e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f022 020a 	bic.w	r2, r2, #10
 8008e54:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2201      	movs	r2, #1
 8008e5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e62:	f003 021f 	and.w	r2, r3, #31
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e6a:	2102      	movs	r1, #2
 8008e6c:	fa01 f202 	lsl.w	r2, r1, r2
 8008e70:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2200      	movs	r2, #0
 8008e76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d038      	beq.n	8008ef4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008e8a:	e033      	b.n	8008ef4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e90:	f003 031f 	and.w	r3, r3, #31
 8008e94:	2208      	movs	r2, #8
 8008e96:	409a      	lsls	r2, r3
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	4013      	ands	r3, r2
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d02a      	beq.n	8008ef6 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	f003 0308 	and.w	r3, r3, #8
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d025      	beq.n	8008ef6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	681a      	ldr	r2, [r3, #0]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f022 020e 	bic.w	r2, r2, #14
 8008eb8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ebe:	f003 021f 	and.w	r2, r3, #31
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ec6:	2101      	movs	r1, #1
 8008ec8:	fa01 f202 	lsl.w	r2, r1, r2
 8008ecc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d004      	beq.n	8008ef6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008ef4:	bf00      	nop
 8008ef6:	bf00      	nop
}
 8008ef8:	3710      	adds	r7, #16
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}

08008efe <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008efe:	b480      	push	{r7}
 8008f00:	b085      	sub	sp, #20
 8008f02:	af00      	add	r7, sp, #0
 8008f04:	60f8      	str	r0, [r7, #12]
 8008f06:	60b9      	str	r1, [r7, #8]
 8008f08:	607a      	str	r2, [r7, #4]
 8008f0a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f10:	68fa      	ldr	r2, [r7, #12]
 8008f12:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008f14:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d004      	beq.n	8008f28 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f22:	68fa      	ldr	r2, [r7, #12]
 8008f24:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008f26:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f2c:	f003 021f 	and.w	r2, r3, #31
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f34:	2101      	movs	r1, #1
 8008f36:	fa01 f202 	lsl.w	r2, r1, r2
 8008f3a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	683a      	ldr	r2, [r7, #0]
 8008f42:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	689b      	ldr	r3, [r3, #8]
 8008f48:	2b10      	cmp	r3, #16
 8008f4a:	d108      	bne.n	8008f5e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	68ba      	ldr	r2, [r7, #8]
 8008f5a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008f5c:	e007      	b.n	8008f6e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	68ba      	ldr	r2, [r7, #8]
 8008f64:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	687a      	ldr	r2, [r7, #4]
 8008f6c:	60da      	str	r2, [r3, #12]
}
 8008f6e:	bf00      	nop
 8008f70:	3714      	adds	r7, #20
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
	...

08008f7c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	b087      	sub	sp, #28
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	461a      	mov	r2, r3
 8008f8a:	4b16      	ldr	r3, [pc, #88]	; (8008fe4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d802      	bhi.n	8008f96 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008f90:	4b15      	ldr	r3, [pc, #84]	; (8008fe8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008f92:	617b      	str	r3, [r7, #20]
 8008f94:	e001      	b.n	8008f9a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8008f96:	4b15      	ldr	r3, [pc, #84]	; (8008fec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008f98:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	b2db      	uxtb	r3, r3
 8008fa4:	3b08      	subs	r3, #8
 8008fa6:	4a12      	ldr	r2, [pc, #72]	; (8008ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8008fac:	091b      	lsrs	r3, r3, #4
 8008fae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fb4:	089b      	lsrs	r3, r3, #2
 8008fb6:	009a      	lsls	r2, r3, #2
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	4413      	add	r3, r2
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	4a0b      	ldr	r2, [pc, #44]	; (8008ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008fc6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f003 031f 	and.w	r3, r3, #31
 8008fce:	2201      	movs	r2, #1
 8008fd0:	409a      	lsls	r2, r3
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	651a      	str	r2, [r3, #80]	; 0x50
}
 8008fd6:	bf00      	nop
 8008fd8:	371c      	adds	r7, #28
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe0:	4770      	bx	lr
 8008fe2:	bf00      	nop
 8008fe4:	40020407 	.word	0x40020407
 8008fe8:	40020800 	.word	0x40020800
 8008fec:	40020820 	.word	0x40020820
 8008ff0:	cccccccd 	.word	0xcccccccd
 8008ff4:	40020880 	.word	0x40020880

08008ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b085      	sub	sp, #20
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	b2db      	uxtb	r3, r3
 8009006:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009008:	68fa      	ldr	r2, [r7, #12]
 800900a:	4b0b      	ldr	r3, [pc, #44]	; (8009038 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800900c:	4413      	add	r3, r2
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	461a      	mov	r2, r3
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	4a08      	ldr	r2, [pc, #32]	; (800903c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800901a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	3b01      	subs	r3, #1
 8009020:	f003 031f 	and.w	r3, r3, #31
 8009024:	2201      	movs	r2, #1
 8009026:	409a      	lsls	r2, r3
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800902c:	bf00      	nop
 800902e:	3714      	adds	r7, #20
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr
 8009038:	1000823f 	.word	0x1000823f
 800903c:	40020940 	.word	0x40020940

08009040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009040:	b480      	push	{r7}
 8009042:	b087      	sub	sp, #28
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
 8009048:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800904a:	2300      	movs	r3, #0
 800904c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800904e:	e15a      	b.n	8009306 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	681a      	ldr	r2, [r3, #0]
 8009054:	2101      	movs	r1, #1
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	fa01 f303 	lsl.w	r3, r1, r3
 800905c:	4013      	ands	r3, r2
 800905e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2b00      	cmp	r3, #0
 8009064:	f000 814c 	beq.w	8009300 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	685b      	ldr	r3, [r3, #4]
 800906c:	2b01      	cmp	r3, #1
 800906e:	d00b      	beq.n	8009088 <HAL_GPIO_Init+0x48>
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	2b02      	cmp	r3, #2
 8009076:	d007      	beq.n	8009088 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800907c:	2b11      	cmp	r3, #17
 800907e:	d003      	beq.n	8009088 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	2b12      	cmp	r3, #18
 8009086:	d130      	bne.n	80090ea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	689b      	ldr	r3, [r3, #8]
 800908c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	005b      	lsls	r3, r3, #1
 8009092:	2203      	movs	r2, #3
 8009094:	fa02 f303 	lsl.w	r3, r2, r3
 8009098:	43db      	mvns	r3, r3
 800909a:	693a      	ldr	r2, [r7, #16]
 800909c:	4013      	ands	r3, r2
 800909e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	68da      	ldr	r2, [r3, #12]
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	005b      	lsls	r3, r3, #1
 80090a8:	fa02 f303 	lsl.w	r3, r2, r3
 80090ac:	693a      	ldr	r2, [r7, #16]
 80090ae:	4313      	orrs	r3, r2
 80090b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	693a      	ldr	r2, [r7, #16]
 80090b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80090be:	2201      	movs	r2, #1
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	fa02 f303 	lsl.w	r3, r2, r3
 80090c6:	43db      	mvns	r3, r3
 80090c8:	693a      	ldr	r2, [r7, #16]
 80090ca:	4013      	ands	r3, r2
 80090cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	091b      	lsrs	r3, r3, #4
 80090d4:	f003 0201 	and.w	r2, r3, #1
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	fa02 f303 	lsl.w	r3, r2, r3
 80090de:	693a      	ldr	r2, [r7, #16]
 80090e0:	4313      	orrs	r3, r2
 80090e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	693a      	ldr	r2, [r7, #16]
 80090e8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	68db      	ldr	r3, [r3, #12]
 80090ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	005b      	lsls	r3, r3, #1
 80090f4:	2203      	movs	r2, #3
 80090f6:	fa02 f303 	lsl.w	r3, r2, r3
 80090fa:	43db      	mvns	r3, r3
 80090fc:	693a      	ldr	r2, [r7, #16]
 80090fe:	4013      	ands	r3, r2
 8009100:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	689a      	ldr	r2, [r3, #8]
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	005b      	lsls	r3, r3, #1
 800910a:	fa02 f303 	lsl.w	r3, r2, r3
 800910e:	693a      	ldr	r2, [r7, #16]
 8009110:	4313      	orrs	r3, r2
 8009112:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	693a      	ldr	r2, [r7, #16]
 8009118:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	2b02      	cmp	r3, #2
 8009120:	d003      	beq.n	800912a <HAL_GPIO_Init+0xea>
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	685b      	ldr	r3, [r3, #4]
 8009126:	2b12      	cmp	r3, #18
 8009128:	d123      	bne.n	8009172 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	08da      	lsrs	r2, r3, #3
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	3208      	adds	r2, #8
 8009132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009136:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	f003 0307 	and.w	r3, r3, #7
 800913e:	009b      	lsls	r3, r3, #2
 8009140:	220f      	movs	r2, #15
 8009142:	fa02 f303 	lsl.w	r3, r2, r3
 8009146:	43db      	mvns	r3, r3
 8009148:	693a      	ldr	r2, [r7, #16]
 800914a:	4013      	ands	r3, r2
 800914c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	691a      	ldr	r2, [r3, #16]
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	f003 0307 	and.w	r3, r3, #7
 8009158:	009b      	lsls	r3, r3, #2
 800915a:	fa02 f303 	lsl.w	r3, r2, r3
 800915e:	693a      	ldr	r2, [r7, #16]
 8009160:	4313      	orrs	r3, r2
 8009162:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	08da      	lsrs	r2, r3, #3
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	3208      	adds	r2, #8
 800916c:	6939      	ldr	r1, [r7, #16]
 800916e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	005b      	lsls	r3, r3, #1
 800917c:	2203      	movs	r2, #3
 800917e:	fa02 f303 	lsl.w	r3, r2, r3
 8009182:	43db      	mvns	r3, r3
 8009184:	693a      	ldr	r2, [r7, #16]
 8009186:	4013      	ands	r3, r2
 8009188:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	f003 0203 	and.w	r2, r3, #3
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	005b      	lsls	r3, r3, #1
 8009196:	fa02 f303 	lsl.w	r3, r2, r3
 800919a:	693a      	ldr	r2, [r7, #16]
 800919c:	4313      	orrs	r3, r2
 800919e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	693a      	ldr	r2, [r7, #16]
 80091a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	f000 80a6 	beq.w	8009300 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80091b4:	4b5b      	ldr	r3, [pc, #364]	; (8009324 <HAL_GPIO_Init+0x2e4>)
 80091b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091b8:	4a5a      	ldr	r2, [pc, #360]	; (8009324 <HAL_GPIO_Init+0x2e4>)
 80091ba:	f043 0301 	orr.w	r3, r3, #1
 80091be:	6613      	str	r3, [r2, #96]	; 0x60
 80091c0:	4b58      	ldr	r3, [pc, #352]	; (8009324 <HAL_GPIO_Init+0x2e4>)
 80091c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091c4:	f003 0301 	and.w	r3, r3, #1
 80091c8:	60bb      	str	r3, [r7, #8]
 80091ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80091cc:	4a56      	ldr	r2, [pc, #344]	; (8009328 <HAL_GPIO_Init+0x2e8>)
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	089b      	lsrs	r3, r3, #2
 80091d2:	3302      	adds	r3, #2
 80091d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80091d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	f003 0303 	and.w	r3, r3, #3
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	220f      	movs	r2, #15
 80091e4:	fa02 f303 	lsl.w	r3, r2, r3
 80091e8:	43db      	mvns	r3, r3
 80091ea:	693a      	ldr	r2, [r7, #16]
 80091ec:	4013      	ands	r3, r2
 80091ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80091f6:	d01f      	beq.n	8009238 <HAL_GPIO_Init+0x1f8>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	4a4c      	ldr	r2, [pc, #304]	; (800932c <HAL_GPIO_Init+0x2ec>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d019      	beq.n	8009234 <HAL_GPIO_Init+0x1f4>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4a4b      	ldr	r2, [pc, #300]	; (8009330 <HAL_GPIO_Init+0x2f0>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d013      	beq.n	8009230 <HAL_GPIO_Init+0x1f0>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	4a4a      	ldr	r2, [pc, #296]	; (8009334 <HAL_GPIO_Init+0x2f4>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d00d      	beq.n	800922c <HAL_GPIO_Init+0x1ec>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	4a49      	ldr	r2, [pc, #292]	; (8009338 <HAL_GPIO_Init+0x2f8>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d007      	beq.n	8009228 <HAL_GPIO_Init+0x1e8>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	4a48      	ldr	r2, [pc, #288]	; (800933c <HAL_GPIO_Init+0x2fc>)
 800921c:	4293      	cmp	r3, r2
 800921e:	d101      	bne.n	8009224 <HAL_GPIO_Init+0x1e4>
 8009220:	2305      	movs	r3, #5
 8009222:	e00a      	b.n	800923a <HAL_GPIO_Init+0x1fa>
 8009224:	2306      	movs	r3, #6
 8009226:	e008      	b.n	800923a <HAL_GPIO_Init+0x1fa>
 8009228:	2304      	movs	r3, #4
 800922a:	e006      	b.n	800923a <HAL_GPIO_Init+0x1fa>
 800922c:	2303      	movs	r3, #3
 800922e:	e004      	b.n	800923a <HAL_GPIO_Init+0x1fa>
 8009230:	2302      	movs	r3, #2
 8009232:	e002      	b.n	800923a <HAL_GPIO_Init+0x1fa>
 8009234:	2301      	movs	r3, #1
 8009236:	e000      	b.n	800923a <HAL_GPIO_Init+0x1fa>
 8009238:	2300      	movs	r3, #0
 800923a:	697a      	ldr	r2, [r7, #20]
 800923c:	f002 0203 	and.w	r2, r2, #3
 8009240:	0092      	lsls	r2, r2, #2
 8009242:	4093      	lsls	r3, r2
 8009244:	693a      	ldr	r2, [r7, #16]
 8009246:	4313      	orrs	r3, r2
 8009248:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800924a:	4937      	ldr	r1, [pc, #220]	; (8009328 <HAL_GPIO_Init+0x2e8>)
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	089b      	lsrs	r3, r3, #2
 8009250:	3302      	adds	r3, #2
 8009252:	693a      	ldr	r2, [r7, #16]
 8009254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8009258:	4b39      	ldr	r3, [pc, #228]	; (8009340 <HAL_GPIO_Init+0x300>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	43db      	mvns	r3, r3
 8009262:	693a      	ldr	r2, [r7, #16]
 8009264:	4013      	ands	r3, r2
 8009266:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009270:	2b00      	cmp	r3, #0
 8009272:	d003      	beq.n	800927c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8009274:	693a      	ldr	r2, [r7, #16]
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	4313      	orrs	r3, r2
 800927a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800927c:	4a30      	ldr	r2, [pc, #192]	; (8009340 <HAL_GPIO_Init+0x300>)
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8009282:	4b2f      	ldr	r3, [pc, #188]	; (8009340 <HAL_GPIO_Init+0x300>)
 8009284:	685b      	ldr	r3, [r3, #4]
 8009286:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	43db      	mvns	r3, r3
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	4013      	ands	r3, r2
 8009290:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	685b      	ldr	r3, [r3, #4]
 8009296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800929a:	2b00      	cmp	r3, #0
 800929c:	d003      	beq.n	80092a6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800929e:	693a      	ldr	r2, [r7, #16]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	4313      	orrs	r3, r2
 80092a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80092a6:	4a26      	ldr	r2, [pc, #152]	; (8009340 <HAL_GPIO_Init+0x300>)
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80092ac:	4b24      	ldr	r3, [pc, #144]	; (8009340 <HAL_GPIO_Init+0x300>)
 80092ae:	689b      	ldr	r3, [r3, #8]
 80092b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	43db      	mvns	r3, r3
 80092b6:	693a      	ldr	r2, [r7, #16]
 80092b8:	4013      	ands	r3, r2
 80092ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d003      	beq.n	80092d0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80092c8:	693a      	ldr	r2, [r7, #16]
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80092d0:	4a1b      	ldr	r2, [pc, #108]	; (8009340 <HAL_GPIO_Init+0x300>)
 80092d2:	693b      	ldr	r3, [r7, #16]
 80092d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80092d6:	4b1a      	ldr	r3, [pc, #104]	; (8009340 <HAL_GPIO_Init+0x300>)
 80092d8:	68db      	ldr	r3, [r3, #12]
 80092da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	43db      	mvns	r3, r3
 80092e0:	693a      	ldr	r2, [r7, #16]
 80092e2:	4013      	ands	r3, r2
 80092e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d003      	beq.n	80092fa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80092f2:	693a      	ldr	r2, [r7, #16]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	4313      	orrs	r3, r2
 80092f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80092fa:	4a11      	ldr	r2, [pc, #68]	; (8009340 <HAL_GPIO_Init+0x300>)
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	3301      	adds	r3, #1
 8009304:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	681a      	ldr	r2, [r3, #0]
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	fa22 f303 	lsr.w	r3, r2, r3
 8009310:	2b00      	cmp	r3, #0
 8009312:	f47f ae9d 	bne.w	8009050 <HAL_GPIO_Init+0x10>
  }
}
 8009316:	bf00      	nop
 8009318:	371c      	adds	r7, #28
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop
 8009324:	40021000 	.word	0x40021000
 8009328:	40010000 	.word	0x40010000
 800932c:	48000400 	.word	0x48000400
 8009330:	48000800 	.word	0x48000800
 8009334:	48000c00 	.word	0x48000c00
 8009338:	48001000 	.word	0x48001000
 800933c:	48001400 	.word	0x48001400
 8009340:	40010400 	.word	0x40010400

08009344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009344:	b480      	push	{r7}
 8009346:	b083      	sub	sp, #12
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	460b      	mov	r3, r1
 800934e:	807b      	strh	r3, [r7, #2]
 8009350:	4613      	mov	r3, r2
 8009352:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009354:	787b      	ldrb	r3, [r7, #1]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d003      	beq.n	8009362 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800935a:	887a      	ldrh	r2, [r7, #2]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009360:	e002      	b.n	8009368 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009362:	887a      	ldrh	r2, [r7, #2]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009368:	bf00      	nop
 800936a:	370c      	adds	r7, #12
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr

08009374 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009374:	b480      	push	{r7}
 8009376:	b085      	sub	sp, #20
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d141      	bne.n	8009406 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009382:	4b4b      	ldr	r3, [pc, #300]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800938a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800938e:	d131      	bne.n	80093f4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009390:	4b47      	ldr	r3, [pc, #284]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009392:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009396:	4a46      	ldr	r2, [pc, #280]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009398:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800939c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80093a0:	4b43      	ldr	r3, [pc, #268]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80093a8:	4a41      	ldr	r2, [pc, #260]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80093ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80093b0:	4b40      	ldr	r3, [pc, #256]	; (80094b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	2232      	movs	r2, #50	; 0x32
 80093b6:	fb02 f303 	mul.w	r3, r2, r3
 80093ba:	4a3f      	ldr	r2, [pc, #252]	; (80094b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80093bc:	fba2 2303 	umull	r2, r3, r2, r3
 80093c0:	0c9b      	lsrs	r3, r3, #18
 80093c2:	3301      	adds	r3, #1
 80093c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80093c6:	e002      	b.n	80093ce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	3b01      	subs	r3, #1
 80093cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80093ce:	4b38      	ldr	r3, [pc, #224]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093d0:	695b      	ldr	r3, [r3, #20]
 80093d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093da:	d102      	bne.n	80093e2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d1f2      	bne.n	80093c8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80093e2:	4b33      	ldr	r3, [pc, #204]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093e4:	695b      	ldr	r3, [r3, #20]
 80093e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093ee:	d158      	bne.n	80094a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80093f0:	2303      	movs	r3, #3
 80093f2:	e057      	b.n	80094a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80093f4:	4b2e      	ldr	r3, [pc, #184]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80093fa:	4a2d      	ldr	r2, [pc, #180]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009400:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009404:	e04d      	b.n	80094a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800940c:	d141      	bne.n	8009492 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800940e:	4b28      	ldr	r3, [pc, #160]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009416:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800941a:	d131      	bne.n	8009480 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800941c:	4b24      	ldr	r3, [pc, #144]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800941e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009422:	4a23      	ldr	r2, [pc, #140]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009428:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800942c:	4b20      	ldr	r3, [pc, #128]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009434:	4a1e      	ldr	r2, [pc, #120]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009436:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800943a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800943c:	4b1d      	ldr	r3, [pc, #116]	; (80094b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	2232      	movs	r2, #50	; 0x32
 8009442:	fb02 f303 	mul.w	r3, r2, r3
 8009446:	4a1c      	ldr	r2, [pc, #112]	; (80094b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009448:	fba2 2303 	umull	r2, r3, r2, r3
 800944c:	0c9b      	lsrs	r3, r3, #18
 800944e:	3301      	adds	r3, #1
 8009450:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009452:	e002      	b.n	800945a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	3b01      	subs	r3, #1
 8009458:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800945a:	4b15      	ldr	r3, [pc, #84]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800945c:	695b      	ldr	r3, [r3, #20]
 800945e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009462:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009466:	d102      	bne.n	800946e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d1f2      	bne.n	8009454 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800946e:	4b10      	ldr	r3, [pc, #64]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009470:	695b      	ldr	r3, [r3, #20]
 8009472:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009476:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800947a:	d112      	bne.n	80094a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800947c:	2303      	movs	r3, #3
 800947e:	e011      	b.n	80094a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009480:	4b0b      	ldr	r3, [pc, #44]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009482:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009486:	4a0a      	ldr	r2, [pc, #40]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009488:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800948c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009490:	e007      	b.n	80094a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009492:	4b07      	ldr	r3, [pc, #28]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800949a:	4a05      	ldr	r2, [pc, #20]	; (80094b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800949c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80094a0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80094a2:	2300      	movs	r3, #0
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3714      	adds	r7, #20
 80094a8:	46bd      	mov	sp, r7
 80094aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ae:	4770      	bx	lr
 80094b0:	40007000 	.word	0x40007000
 80094b4:	20000c94 	.word	0x20000c94
 80094b8:	431bde83 	.word	0x431bde83

080094bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b088      	sub	sp, #32
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d101      	bne.n	80094ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80094ca:	2301      	movs	r3, #1
 80094cc:	e308      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f003 0301 	and.w	r3, r3, #1
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d075      	beq.n	80095c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80094da:	4ba3      	ldr	r3, [pc, #652]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	f003 030c 	and.w	r3, r3, #12
 80094e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80094e4:	4ba0      	ldr	r3, [pc, #640]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 80094e6:	68db      	ldr	r3, [r3, #12]
 80094e8:	f003 0303 	and.w	r3, r3, #3
 80094ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80094ee:	69bb      	ldr	r3, [r7, #24]
 80094f0:	2b0c      	cmp	r3, #12
 80094f2:	d102      	bne.n	80094fa <HAL_RCC_OscConfig+0x3e>
 80094f4:	697b      	ldr	r3, [r7, #20]
 80094f6:	2b03      	cmp	r3, #3
 80094f8:	d002      	beq.n	8009500 <HAL_RCC_OscConfig+0x44>
 80094fa:	69bb      	ldr	r3, [r7, #24]
 80094fc:	2b08      	cmp	r3, #8
 80094fe:	d10b      	bne.n	8009518 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009500:	4b99      	ldr	r3, [pc, #612]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009508:	2b00      	cmp	r3, #0
 800950a:	d05b      	beq.n	80095c4 <HAL_RCC_OscConfig+0x108>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d157      	bne.n	80095c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009514:	2301      	movs	r3, #1
 8009516:	e2e3      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	685b      	ldr	r3, [r3, #4]
 800951c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009520:	d106      	bne.n	8009530 <HAL_RCC_OscConfig+0x74>
 8009522:	4b91      	ldr	r3, [pc, #580]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a90      	ldr	r2, [pc, #576]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800952c:	6013      	str	r3, [r2, #0]
 800952e:	e01d      	b.n	800956c <HAL_RCC_OscConfig+0xb0>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009538:	d10c      	bne.n	8009554 <HAL_RCC_OscConfig+0x98>
 800953a:	4b8b      	ldr	r3, [pc, #556]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a8a      	ldr	r2, [pc, #552]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009540:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009544:	6013      	str	r3, [r2, #0]
 8009546:	4b88      	ldr	r3, [pc, #544]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a87      	ldr	r2, [pc, #540]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 800954c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009550:	6013      	str	r3, [r2, #0]
 8009552:	e00b      	b.n	800956c <HAL_RCC_OscConfig+0xb0>
 8009554:	4b84      	ldr	r3, [pc, #528]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a83      	ldr	r2, [pc, #524]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 800955a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800955e:	6013      	str	r3, [r2, #0]
 8009560:	4b81      	ldr	r3, [pc, #516]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a80      	ldr	r2, [pc, #512]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009566:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800956a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d013      	beq.n	800959c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009574:	f7fd fa06 	bl	8006984 <HAL_GetTick>
 8009578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800957a:	e008      	b.n	800958e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800957c:	f7fd fa02 	bl	8006984 <HAL_GetTick>
 8009580:	4602      	mov	r2, r0
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	1ad3      	subs	r3, r2, r3
 8009586:	2b64      	cmp	r3, #100	; 0x64
 8009588:	d901      	bls.n	800958e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800958a:	2303      	movs	r3, #3
 800958c:	e2a8      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800958e:	4b76      	ldr	r3, [pc, #472]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009596:	2b00      	cmp	r3, #0
 8009598:	d0f0      	beq.n	800957c <HAL_RCC_OscConfig+0xc0>
 800959a:	e014      	b.n	80095c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800959c:	f7fd f9f2 	bl	8006984 <HAL_GetTick>
 80095a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80095a2:	e008      	b.n	80095b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80095a4:	f7fd f9ee 	bl	8006984 <HAL_GetTick>
 80095a8:	4602      	mov	r2, r0
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	1ad3      	subs	r3, r2, r3
 80095ae:	2b64      	cmp	r3, #100	; 0x64
 80095b0:	d901      	bls.n	80095b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80095b2:	2303      	movs	r3, #3
 80095b4:	e294      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80095b6:	4b6c      	ldr	r3, [pc, #432]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d1f0      	bne.n	80095a4 <HAL_RCC_OscConfig+0xe8>
 80095c2:	e000      	b.n	80095c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80095c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f003 0302 	and.w	r3, r3, #2
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d075      	beq.n	80096be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80095d2:	4b65      	ldr	r3, [pc, #404]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 80095d4:	689b      	ldr	r3, [r3, #8]
 80095d6:	f003 030c 	and.w	r3, r3, #12
 80095da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80095dc:	4b62      	ldr	r3, [pc, #392]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 80095de:	68db      	ldr	r3, [r3, #12]
 80095e0:	f003 0303 	and.w	r3, r3, #3
 80095e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	2b0c      	cmp	r3, #12
 80095ea:	d102      	bne.n	80095f2 <HAL_RCC_OscConfig+0x136>
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	2b02      	cmp	r3, #2
 80095f0:	d002      	beq.n	80095f8 <HAL_RCC_OscConfig+0x13c>
 80095f2:	69bb      	ldr	r3, [r7, #24]
 80095f4:	2b04      	cmp	r3, #4
 80095f6:	d11f      	bne.n	8009638 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80095f8:	4b5b      	ldr	r3, [pc, #364]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009600:	2b00      	cmp	r3, #0
 8009602:	d005      	beq.n	8009610 <HAL_RCC_OscConfig+0x154>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	68db      	ldr	r3, [r3, #12]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d101      	bne.n	8009610 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800960c:	2301      	movs	r3, #1
 800960e:	e267      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009610:	4b55      	ldr	r3, [pc, #340]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	691b      	ldr	r3, [r3, #16]
 800961c:	061b      	lsls	r3, r3, #24
 800961e:	4952      	ldr	r1, [pc, #328]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009620:	4313      	orrs	r3, r2
 8009622:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009624:	4b51      	ldr	r3, [pc, #324]	; (800976c <HAL_RCC_OscConfig+0x2b0>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4618      	mov	r0, r3
 800962a:	f7fd f95f 	bl	80068ec <HAL_InitTick>
 800962e:	4603      	mov	r3, r0
 8009630:	2b00      	cmp	r3, #0
 8009632:	d043      	beq.n	80096bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009634:	2301      	movs	r3, #1
 8009636:	e253      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	68db      	ldr	r3, [r3, #12]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d023      	beq.n	8009688 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009640:	4b49      	ldr	r3, [pc, #292]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4a48      	ldr	r2, [pc, #288]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009646:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800964a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800964c:	f7fd f99a 	bl	8006984 <HAL_GetTick>
 8009650:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009652:	e008      	b.n	8009666 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009654:	f7fd f996 	bl	8006984 <HAL_GetTick>
 8009658:	4602      	mov	r2, r0
 800965a:	693b      	ldr	r3, [r7, #16]
 800965c:	1ad3      	subs	r3, r2, r3
 800965e:	2b02      	cmp	r3, #2
 8009660:	d901      	bls.n	8009666 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009662:	2303      	movs	r3, #3
 8009664:	e23c      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009666:	4b40      	ldr	r3, [pc, #256]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800966e:	2b00      	cmp	r3, #0
 8009670:	d0f0      	beq.n	8009654 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009672:	4b3d      	ldr	r3, [pc, #244]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009674:	685b      	ldr	r3, [r3, #4]
 8009676:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	691b      	ldr	r3, [r3, #16]
 800967e:	061b      	lsls	r3, r3, #24
 8009680:	4939      	ldr	r1, [pc, #228]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009682:	4313      	orrs	r3, r2
 8009684:	604b      	str	r3, [r1, #4]
 8009686:	e01a      	b.n	80096be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009688:	4b37      	ldr	r3, [pc, #220]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a36      	ldr	r2, [pc, #216]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 800968e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009692:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009694:	f7fd f976 	bl	8006984 <HAL_GetTick>
 8009698:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800969a:	e008      	b.n	80096ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800969c:	f7fd f972 	bl	8006984 <HAL_GetTick>
 80096a0:	4602      	mov	r2, r0
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	1ad3      	subs	r3, r2, r3
 80096a6:	2b02      	cmp	r3, #2
 80096a8:	d901      	bls.n	80096ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80096aa:	2303      	movs	r3, #3
 80096ac:	e218      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80096ae:	4b2e      	ldr	r3, [pc, #184]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d1f0      	bne.n	800969c <HAL_RCC_OscConfig+0x1e0>
 80096ba:	e000      	b.n	80096be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80096bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f003 0308 	and.w	r3, r3, #8
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d03c      	beq.n	8009744 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	695b      	ldr	r3, [r3, #20]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d01c      	beq.n	800970c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096d2:	4b25      	ldr	r3, [pc, #148]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 80096d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80096d8:	4a23      	ldr	r2, [pc, #140]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 80096da:	f043 0301 	orr.w	r3, r3, #1
 80096de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096e2:	f7fd f94f 	bl	8006984 <HAL_GetTick>
 80096e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80096e8:	e008      	b.n	80096fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80096ea:	f7fd f94b 	bl	8006984 <HAL_GetTick>
 80096ee:	4602      	mov	r2, r0
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	1ad3      	subs	r3, r2, r3
 80096f4:	2b02      	cmp	r3, #2
 80096f6:	d901      	bls.n	80096fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80096f8:	2303      	movs	r3, #3
 80096fa:	e1f1      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80096fc:	4b1a      	ldr	r3, [pc, #104]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 80096fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009702:	f003 0302 	and.w	r3, r3, #2
 8009706:	2b00      	cmp	r3, #0
 8009708:	d0ef      	beq.n	80096ea <HAL_RCC_OscConfig+0x22e>
 800970a:	e01b      	b.n	8009744 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800970c:	4b16      	ldr	r3, [pc, #88]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 800970e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009712:	4a15      	ldr	r2, [pc, #84]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009714:	f023 0301 	bic.w	r3, r3, #1
 8009718:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800971c:	f7fd f932 	bl	8006984 <HAL_GetTick>
 8009720:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009722:	e008      	b.n	8009736 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009724:	f7fd f92e 	bl	8006984 <HAL_GetTick>
 8009728:	4602      	mov	r2, r0
 800972a:	693b      	ldr	r3, [r7, #16]
 800972c:	1ad3      	subs	r3, r2, r3
 800972e:	2b02      	cmp	r3, #2
 8009730:	d901      	bls.n	8009736 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8009732:	2303      	movs	r3, #3
 8009734:	e1d4      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009736:	4b0c      	ldr	r3, [pc, #48]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009738:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800973c:	f003 0302 	and.w	r3, r3, #2
 8009740:	2b00      	cmp	r3, #0
 8009742:	d1ef      	bne.n	8009724 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f003 0304 	and.w	r3, r3, #4
 800974c:	2b00      	cmp	r3, #0
 800974e:	f000 80ab 	beq.w	80098a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009752:	2300      	movs	r3, #0
 8009754:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009756:	4b04      	ldr	r3, [pc, #16]	; (8009768 <HAL_RCC_OscConfig+0x2ac>)
 8009758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800975a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800975e:	2b00      	cmp	r3, #0
 8009760:	d106      	bne.n	8009770 <HAL_RCC_OscConfig+0x2b4>
 8009762:	2301      	movs	r3, #1
 8009764:	e005      	b.n	8009772 <HAL_RCC_OscConfig+0x2b6>
 8009766:	bf00      	nop
 8009768:	40021000 	.word	0x40021000
 800976c:	20000c98 	.word	0x20000c98
 8009770:	2300      	movs	r3, #0
 8009772:	2b00      	cmp	r3, #0
 8009774:	d00d      	beq.n	8009792 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009776:	4baf      	ldr	r3, [pc, #700]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800977a:	4aae      	ldr	r2, [pc, #696]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 800977c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009780:	6593      	str	r3, [r2, #88]	; 0x58
 8009782:	4bac      	ldr	r3, [pc, #688]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800978a:	60fb      	str	r3, [r7, #12]
 800978c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800978e:	2301      	movs	r3, #1
 8009790:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009792:	4ba9      	ldr	r3, [pc, #676]	; (8009a38 <HAL_RCC_OscConfig+0x57c>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800979a:	2b00      	cmp	r3, #0
 800979c:	d118      	bne.n	80097d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800979e:	4ba6      	ldr	r3, [pc, #664]	; (8009a38 <HAL_RCC_OscConfig+0x57c>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4aa5      	ldr	r2, [pc, #660]	; (8009a38 <HAL_RCC_OscConfig+0x57c>)
 80097a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80097a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80097aa:	f7fd f8eb 	bl	8006984 <HAL_GetTick>
 80097ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80097b0:	e008      	b.n	80097c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80097b2:	f7fd f8e7 	bl	8006984 <HAL_GetTick>
 80097b6:	4602      	mov	r2, r0
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	1ad3      	subs	r3, r2, r3
 80097bc:	2b02      	cmp	r3, #2
 80097be:	d901      	bls.n	80097c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80097c0:	2303      	movs	r3, #3
 80097c2:	e18d      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80097c4:	4b9c      	ldr	r3, [pc, #624]	; (8009a38 <HAL_RCC_OscConfig+0x57c>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d0f0      	beq.n	80097b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	2b01      	cmp	r3, #1
 80097d6:	d108      	bne.n	80097ea <HAL_RCC_OscConfig+0x32e>
 80097d8:	4b96      	ldr	r3, [pc, #600]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80097da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80097de:	4a95      	ldr	r2, [pc, #596]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80097e0:	f043 0301 	orr.w	r3, r3, #1
 80097e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80097e8:	e024      	b.n	8009834 <HAL_RCC_OscConfig+0x378>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	689b      	ldr	r3, [r3, #8]
 80097ee:	2b05      	cmp	r3, #5
 80097f0:	d110      	bne.n	8009814 <HAL_RCC_OscConfig+0x358>
 80097f2:	4b90      	ldr	r3, [pc, #576]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80097f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80097f8:	4a8e      	ldr	r2, [pc, #568]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80097fa:	f043 0304 	orr.w	r3, r3, #4
 80097fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009802:	4b8c      	ldr	r3, [pc, #560]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009804:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009808:	4a8a      	ldr	r2, [pc, #552]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 800980a:	f043 0301 	orr.w	r3, r3, #1
 800980e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009812:	e00f      	b.n	8009834 <HAL_RCC_OscConfig+0x378>
 8009814:	4b87      	ldr	r3, [pc, #540]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800981a:	4a86      	ldr	r2, [pc, #536]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 800981c:	f023 0301 	bic.w	r3, r3, #1
 8009820:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009824:	4b83      	ldr	r3, [pc, #524]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800982a:	4a82      	ldr	r2, [pc, #520]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 800982c:	f023 0304 	bic.w	r3, r3, #4
 8009830:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d016      	beq.n	800986a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800983c:	f7fd f8a2 	bl	8006984 <HAL_GetTick>
 8009840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009842:	e00a      	b.n	800985a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009844:	f7fd f89e 	bl	8006984 <HAL_GetTick>
 8009848:	4602      	mov	r2, r0
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	1ad3      	subs	r3, r2, r3
 800984e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009852:	4293      	cmp	r3, r2
 8009854:	d901      	bls.n	800985a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009856:	2303      	movs	r3, #3
 8009858:	e142      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800985a:	4b76      	ldr	r3, [pc, #472]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 800985c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009860:	f003 0302 	and.w	r3, r3, #2
 8009864:	2b00      	cmp	r3, #0
 8009866:	d0ed      	beq.n	8009844 <HAL_RCC_OscConfig+0x388>
 8009868:	e015      	b.n	8009896 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800986a:	f7fd f88b 	bl	8006984 <HAL_GetTick>
 800986e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009870:	e00a      	b.n	8009888 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009872:	f7fd f887 	bl	8006984 <HAL_GetTick>
 8009876:	4602      	mov	r2, r0
 8009878:	693b      	ldr	r3, [r7, #16]
 800987a:	1ad3      	subs	r3, r2, r3
 800987c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009880:	4293      	cmp	r3, r2
 8009882:	d901      	bls.n	8009888 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009884:	2303      	movs	r3, #3
 8009886:	e12b      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009888:	4b6a      	ldr	r3, [pc, #424]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 800988a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800988e:	f003 0302 	and.w	r3, r3, #2
 8009892:	2b00      	cmp	r3, #0
 8009894:	d1ed      	bne.n	8009872 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009896:	7ffb      	ldrb	r3, [r7, #31]
 8009898:	2b01      	cmp	r3, #1
 800989a:	d105      	bne.n	80098a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800989c:	4b65      	ldr	r3, [pc, #404]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 800989e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098a0:	4a64      	ldr	r2, [pc, #400]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80098a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80098a6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f003 0320 	and.w	r3, r3, #32
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d03c      	beq.n	800992e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	699b      	ldr	r3, [r3, #24]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d01c      	beq.n	80098f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80098bc:	4b5d      	ldr	r3, [pc, #372]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80098be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80098c2:	4a5c      	ldr	r2, [pc, #368]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80098c4:	f043 0301 	orr.w	r3, r3, #1
 80098c8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098cc:	f7fd f85a 	bl	8006984 <HAL_GetTick>
 80098d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80098d2:	e008      	b.n	80098e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80098d4:	f7fd f856 	bl	8006984 <HAL_GetTick>
 80098d8:	4602      	mov	r2, r0
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	1ad3      	subs	r3, r2, r3
 80098de:	2b02      	cmp	r3, #2
 80098e0:	d901      	bls.n	80098e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80098e2:	2303      	movs	r3, #3
 80098e4:	e0fc      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80098e6:	4b53      	ldr	r3, [pc, #332]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80098e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80098ec:	f003 0302 	and.w	r3, r3, #2
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d0ef      	beq.n	80098d4 <HAL_RCC_OscConfig+0x418>
 80098f4:	e01b      	b.n	800992e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80098f6:	4b4f      	ldr	r3, [pc, #316]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80098f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80098fc:	4a4d      	ldr	r2, [pc, #308]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80098fe:	f023 0301 	bic.w	r3, r3, #1
 8009902:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009906:	f7fd f83d 	bl	8006984 <HAL_GetTick>
 800990a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800990c:	e008      	b.n	8009920 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800990e:	f7fd f839 	bl	8006984 <HAL_GetTick>
 8009912:	4602      	mov	r2, r0
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	1ad3      	subs	r3, r2, r3
 8009918:	2b02      	cmp	r3, #2
 800991a:	d901      	bls.n	8009920 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800991c:	2303      	movs	r3, #3
 800991e:	e0df      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009920:	4b44      	ldr	r3, [pc, #272]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009922:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009926:	f003 0302 	and.w	r3, r3, #2
 800992a:	2b00      	cmp	r3, #0
 800992c:	d1ef      	bne.n	800990e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	69db      	ldr	r3, [r3, #28]
 8009932:	2b00      	cmp	r3, #0
 8009934:	f000 80d3 	beq.w	8009ade <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009938:	4b3e      	ldr	r3, [pc, #248]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 800993a:	689b      	ldr	r3, [r3, #8]
 800993c:	f003 030c 	and.w	r3, r3, #12
 8009940:	2b0c      	cmp	r3, #12
 8009942:	f000 808d 	beq.w	8009a60 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	69db      	ldr	r3, [r3, #28]
 800994a:	2b02      	cmp	r3, #2
 800994c:	d15a      	bne.n	8009a04 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800994e:	4b39      	ldr	r3, [pc, #228]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	4a38      	ldr	r2, [pc, #224]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009954:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009958:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800995a:	f7fd f813 	bl	8006984 <HAL_GetTick>
 800995e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009960:	e008      	b.n	8009974 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009962:	f7fd f80f 	bl	8006984 <HAL_GetTick>
 8009966:	4602      	mov	r2, r0
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	1ad3      	subs	r3, r2, r3
 800996c:	2b02      	cmp	r3, #2
 800996e:	d901      	bls.n	8009974 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8009970:	2303      	movs	r3, #3
 8009972:	e0b5      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009974:	4b2f      	ldr	r3, [pc, #188]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1f0      	bne.n	8009962 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009980:	4b2c      	ldr	r3, [pc, #176]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009982:	68da      	ldr	r2, [r3, #12]
 8009984:	4b2d      	ldr	r3, [pc, #180]	; (8009a3c <HAL_RCC_OscConfig+0x580>)
 8009986:	4013      	ands	r3, r2
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	6a11      	ldr	r1, [r2, #32]
 800998c:	687a      	ldr	r2, [r7, #4]
 800998e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009990:	3a01      	subs	r2, #1
 8009992:	0112      	lsls	r2, r2, #4
 8009994:	4311      	orrs	r1, r2
 8009996:	687a      	ldr	r2, [r7, #4]
 8009998:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800999a:	0212      	lsls	r2, r2, #8
 800999c:	4311      	orrs	r1, r2
 800999e:	687a      	ldr	r2, [r7, #4]
 80099a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80099a2:	0852      	lsrs	r2, r2, #1
 80099a4:	3a01      	subs	r2, #1
 80099a6:	0552      	lsls	r2, r2, #21
 80099a8:	4311      	orrs	r1, r2
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80099ae:	0852      	lsrs	r2, r2, #1
 80099b0:	3a01      	subs	r2, #1
 80099b2:	0652      	lsls	r2, r2, #25
 80099b4:	4311      	orrs	r1, r2
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80099ba:	06d2      	lsls	r2, r2, #27
 80099bc:	430a      	orrs	r2, r1
 80099be:	491d      	ldr	r1, [pc, #116]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80099c0:	4313      	orrs	r3, r2
 80099c2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80099c4:	4b1b      	ldr	r3, [pc, #108]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4a1a      	ldr	r2, [pc, #104]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80099ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80099ce:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80099d0:	4b18      	ldr	r3, [pc, #96]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	4a17      	ldr	r2, [pc, #92]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80099d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80099da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099dc:	f7fc ffd2 	bl	8006984 <HAL_GetTick>
 80099e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80099e2:	e008      	b.n	80099f6 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099e4:	f7fc ffce 	bl	8006984 <HAL_GetTick>
 80099e8:	4602      	mov	r2, r0
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	1ad3      	subs	r3, r2, r3
 80099ee:	2b02      	cmp	r3, #2
 80099f0:	d901      	bls.n	80099f6 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80099f2:	2303      	movs	r3, #3
 80099f4:	e074      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80099f6:	4b0f      	ldr	r3, [pc, #60]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d0f0      	beq.n	80099e4 <HAL_RCC_OscConfig+0x528>
 8009a02:	e06c      	b.n	8009ade <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a04:	4b0b      	ldr	r3, [pc, #44]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a0a      	ldr	r2, [pc, #40]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009a0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009a0e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009a10:	4b08      	ldr	r3, [pc, #32]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009a12:	68db      	ldr	r3, [r3, #12]
 8009a14:	4a07      	ldr	r2, [pc, #28]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009a16:	f023 0303 	bic.w	r3, r3, #3
 8009a1a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009a1c:	4b05      	ldr	r3, [pc, #20]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009a1e:	68db      	ldr	r3, [r3, #12]
 8009a20:	4a04      	ldr	r2, [pc, #16]	; (8009a34 <HAL_RCC_OscConfig+0x578>)
 8009a22:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8009a26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a2a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a2c:	f7fc ffaa 	bl	8006984 <HAL_GetTick>
 8009a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009a32:	e00e      	b.n	8009a52 <HAL_RCC_OscConfig+0x596>
 8009a34:	40021000 	.word	0x40021000
 8009a38:	40007000 	.word	0x40007000
 8009a3c:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a40:	f7fc ffa0 	bl	8006984 <HAL_GetTick>
 8009a44:	4602      	mov	r2, r0
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	1ad3      	subs	r3, r2, r3
 8009a4a:	2b02      	cmp	r3, #2
 8009a4c:	d901      	bls.n	8009a52 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8009a4e:	2303      	movs	r3, #3
 8009a50:	e046      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009a52:	4b25      	ldr	r3, [pc, #148]	; (8009ae8 <HAL_RCC_OscConfig+0x62c>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d1f0      	bne.n	8009a40 <HAL_RCC_OscConfig+0x584>
 8009a5e:	e03e      	b.n	8009ade <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	69db      	ldr	r3, [r3, #28]
 8009a64:	2b01      	cmp	r3, #1
 8009a66:	d101      	bne.n	8009a6c <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8009a68:	2301      	movs	r3, #1
 8009a6a:	e039      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009a6c:	4b1e      	ldr	r3, [pc, #120]	; (8009ae8 <HAL_RCC_OscConfig+0x62c>)
 8009a6e:	68db      	ldr	r3, [r3, #12]
 8009a70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	f003 0203 	and.w	r2, r3, #3
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6a1b      	ldr	r3, [r3, #32]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d12c      	bne.n	8009ada <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a8a:	3b01      	subs	r3, #1
 8009a8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	d123      	bne.n	8009ada <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d11b      	bne.n	8009ada <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009aae:	429a      	cmp	r2, r3
 8009ab0:	d113      	bne.n	8009ada <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009abc:	085b      	lsrs	r3, r3, #1
 8009abe:	3b01      	subs	r3, #1
 8009ac0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d109      	bne.n	8009ada <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ad0:	085b      	lsrs	r3, r3, #1
 8009ad2:	3b01      	subs	r3, #1
 8009ad4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009ad6:	429a      	cmp	r2, r3
 8009ad8:	d001      	beq.n	8009ade <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8009ada:	2301      	movs	r3, #1
 8009adc:	e000      	b.n	8009ae0 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8009ade:	2300      	movs	r3, #0
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	3720      	adds	r7, #32
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}
 8009ae8:	40021000 	.word	0x40021000

08009aec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b086      	sub	sp, #24
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
 8009af4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009af6:	2300      	movs	r3, #0
 8009af8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d101      	bne.n	8009b04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009b00:	2301      	movs	r3, #1
 8009b02:	e11e      	b.n	8009d42 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009b04:	4b91      	ldr	r3, [pc, #580]	; (8009d4c <HAL_RCC_ClockConfig+0x260>)
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	f003 030f 	and.w	r3, r3, #15
 8009b0c:	683a      	ldr	r2, [r7, #0]
 8009b0e:	429a      	cmp	r2, r3
 8009b10:	d910      	bls.n	8009b34 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b12:	4b8e      	ldr	r3, [pc, #568]	; (8009d4c <HAL_RCC_ClockConfig+0x260>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f023 020f 	bic.w	r2, r3, #15
 8009b1a:	498c      	ldr	r1, [pc, #560]	; (8009d4c <HAL_RCC_ClockConfig+0x260>)
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	4313      	orrs	r3, r2
 8009b20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b22:	4b8a      	ldr	r3, [pc, #552]	; (8009d4c <HAL_RCC_ClockConfig+0x260>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f003 030f 	and.w	r3, r3, #15
 8009b2a:	683a      	ldr	r2, [r7, #0]
 8009b2c:	429a      	cmp	r2, r3
 8009b2e:	d001      	beq.n	8009b34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009b30:	2301      	movs	r3, #1
 8009b32:	e106      	b.n	8009d42 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f003 0301 	and.w	r3, r3, #1
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d073      	beq.n	8009c28 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	2b03      	cmp	r3, #3
 8009b46:	d129      	bne.n	8009b9c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b48:	4b81      	ldr	r3, [pc, #516]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d101      	bne.n	8009b58 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009b54:	2301      	movs	r3, #1
 8009b56:	e0f4      	b.n	8009d42 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009b58:	f000 f972 	bl	8009e40 <RCC_GetSysClockFreqFromPLLSource>
 8009b5c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	4a7c      	ldr	r2, [pc, #496]	; (8009d54 <HAL_RCC_ClockConfig+0x268>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d93f      	bls.n	8009be6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009b66:	4b7a      	ldr	r3, [pc, #488]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009b68:	689b      	ldr	r3, [r3, #8]
 8009b6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d009      	beq.n	8009b86 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d033      	beq.n	8009be6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d12f      	bne.n	8009be6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009b86:	4b72      	ldr	r3, [pc, #456]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009b88:	689b      	ldr	r3, [r3, #8]
 8009b8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009b8e:	4a70      	ldr	r2, [pc, #448]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b94:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009b96:	2380      	movs	r3, #128	; 0x80
 8009b98:	617b      	str	r3, [r7, #20]
 8009b9a:	e024      	b.n	8009be6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	685b      	ldr	r3, [r3, #4]
 8009ba0:	2b02      	cmp	r3, #2
 8009ba2:	d107      	bne.n	8009bb4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009ba4:	4b6a      	ldr	r3, [pc, #424]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d109      	bne.n	8009bc4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	e0c6      	b.n	8009d42 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009bb4:	4b66      	ldr	r3, [pc, #408]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d101      	bne.n	8009bc4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	e0be      	b.n	8009d42 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009bc4:	f000 f8ce 	bl	8009d64 <HAL_RCC_GetSysClockFreq>
 8009bc8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	4a61      	ldr	r2, [pc, #388]	; (8009d54 <HAL_RCC_ClockConfig+0x268>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d909      	bls.n	8009be6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009bd2:	4b5f      	ldr	r3, [pc, #380]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009bd4:	689b      	ldr	r3, [r3, #8]
 8009bd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009bda:	4a5d      	ldr	r2, [pc, #372]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009be0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009be2:	2380      	movs	r3, #128	; 0x80
 8009be4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009be6:	4b5a      	ldr	r3, [pc, #360]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009be8:	689b      	ldr	r3, [r3, #8]
 8009bea:	f023 0203 	bic.w	r2, r3, #3
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	4957      	ldr	r1, [pc, #348]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009bf8:	f7fc fec4 	bl	8006984 <HAL_GetTick>
 8009bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009bfe:	e00a      	b.n	8009c16 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009c00:	f7fc fec0 	bl	8006984 <HAL_GetTick>
 8009c04:	4602      	mov	r2, r0
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	1ad3      	subs	r3, r2, r3
 8009c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d901      	bls.n	8009c16 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009c12:	2303      	movs	r3, #3
 8009c14:	e095      	b.n	8009d42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c16:	4b4e      	ldr	r3, [pc, #312]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009c18:	689b      	ldr	r3, [r3, #8]
 8009c1a:	f003 020c 	and.w	r2, r3, #12
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	009b      	lsls	r3, r3, #2
 8009c24:	429a      	cmp	r2, r3
 8009c26:	d1eb      	bne.n	8009c00 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f003 0302 	and.w	r3, r3, #2
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d023      	beq.n	8009c7c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f003 0304 	and.w	r3, r3, #4
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d005      	beq.n	8009c4c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009c40:	4b43      	ldr	r3, [pc, #268]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009c42:	689b      	ldr	r3, [r3, #8]
 8009c44:	4a42      	ldr	r2, [pc, #264]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009c46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009c4a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f003 0308 	and.w	r3, r3, #8
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d007      	beq.n	8009c68 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009c58:	4b3d      	ldr	r3, [pc, #244]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009c5a:	689b      	ldr	r3, [r3, #8]
 8009c5c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009c60:	4a3b      	ldr	r2, [pc, #236]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009c62:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009c66:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009c68:	4b39      	ldr	r3, [pc, #228]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	689b      	ldr	r3, [r3, #8]
 8009c74:	4936      	ldr	r1, [pc, #216]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009c76:	4313      	orrs	r3, r2
 8009c78:	608b      	str	r3, [r1, #8]
 8009c7a:	e008      	b.n	8009c8e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	2b80      	cmp	r3, #128	; 0x80
 8009c80:	d105      	bne.n	8009c8e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009c82:	4b33      	ldr	r3, [pc, #204]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	4a32      	ldr	r2, [pc, #200]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009c88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009c8c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009c8e:	4b2f      	ldr	r3, [pc, #188]	; (8009d4c <HAL_RCC_ClockConfig+0x260>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f003 030f 	and.w	r3, r3, #15
 8009c96:	683a      	ldr	r2, [r7, #0]
 8009c98:	429a      	cmp	r2, r3
 8009c9a:	d21d      	bcs.n	8009cd8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c9c:	4b2b      	ldr	r3, [pc, #172]	; (8009d4c <HAL_RCC_ClockConfig+0x260>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f023 020f 	bic.w	r2, r3, #15
 8009ca4:	4929      	ldr	r1, [pc, #164]	; (8009d4c <HAL_RCC_ClockConfig+0x260>)
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009cac:	f7fc fe6a 	bl	8006984 <HAL_GetTick>
 8009cb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009cb2:	e00a      	b.n	8009cca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009cb4:	f7fc fe66 	bl	8006984 <HAL_GetTick>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	1ad3      	subs	r3, r2, r3
 8009cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d901      	bls.n	8009cca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009cc6:	2303      	movs	r3, #3
 8009cc8:	e03b      	b.n	8009d42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009cca:	4b20      	ldr	r3, [pc, #128]	; (8009d4c <HAL_RCC_ClockConfig+0x260>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f003 030f 	and.w	r3, r3, #15
 8009cd2:	683a      	ldr	r2, [r7, #0]
 8009cd4:	429a      	cmp	r2, r3
 8009cd6:	d1ed      	bne.n	8009cb4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f003 0304 	and.w	r3, r3, #4
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d008      	beq.n	8009cf6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009ce4:	4b1a      	ldr	r3, [pc, #104]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009ce6:	689b      	ldr	r3, [r3, #8]
 8009ce8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	68db      	ldr	r3, [r3, #12]
 8009cf0:	4917      	ldr	r1, [pc, #92]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f003 0308 	and.w	r3, r3, #8
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d009      	beq.n	8009d16 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009d02:	4b13      	ldr	r3, [pc, #76]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009d04:	689b      	ldr	r3, [r3, #8]
 8009d06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	691b      	ldr	r3, [r3, #16]
 8009d0e:	00db      	lsls	r3, r3, #3
 8009d10:	490f      	ldr	r1, [pc, #60]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009d12:	4313      	orrs	r3, r2
 8009d14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009d16:	f000 f825 	bl	8009d64 <HAL_RCC_GetSysClockFreq>
 8009d1a:	4601      	mov	r1, r0
 8009d1c:	4b0c      	ldr	r3, [pc, #48]	; (8009d50 <HAL_RCC_ClockConfig+0x264>)
 8009d1e:	689b      	ldr	r3, [r3, #8]
 8009d20:	091b      	lsrs	r3, r3, #4
 8009d22:	f003 030f 	and.w	r3, r3, #15
 8009d26:	4a0c      	ldr	r2, [pc, #48]	; (8009d58 <HAL_RCC_ClockConfig+0x26c>)
 8009d28:	5cd3      	ldrb	r3, [r2, r3]
 8009d2a:	f003 031f 	and.w	r3, r3, #31
 8009d2e:	fa21 f303 	lsr.w	r3, r1, r3
 8009d32:	4a0a      	ldr	r2, [pc, #40]	; (8009d5c <HAL_RCC_ClockConfig+0x270>)
 8009d34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009d36:	4b0a      	ldr	r3, [pc, #40]	; (8009d60 <HAL_RCC_ClockConfig+0x274>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f7fc fdd6 	bl	80068ec <HAL_InitTick>
 8009d40:	4603      	mov	r3, r0
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3718      	adds	r7, #24
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	bf00      	nop
 8009d4c:	40022000 	.word	0x40022000
 8009d50:	40021000 	.word	0x40021000
 8009d54:	04c4b400 	.word	0x04c4b400
 8009d58:	0800ff9c 	.word	0x0800ff9c
 8009d5c:	20000c94 	.word	0x20000c94
 8009d60:	20000c98 	.word	0x20000c98

08009d64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009d64:	b480      	push	{r7}
 8009d66:	b087      	sub	sp, #28
 8009d68:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009d6a:	4b2c      	ldr	r3, [pc, #176]	; (8009e1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d6c:	689b      	ldr	r3, [r3, #8]
 8009d6e:	f003 030c 	and.w	r3, r3, #12
 8009d72:	2b04      	cmp	r3, #4
 8009d74:	d102      	bne.n	8009d7c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009d76:	4b2a      	ldr	r3, [pc, #168]	; (8009e20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009d78:	613b      	str	r3, [r7, #16]
 8009d7a:	e047      	b.n	8009e0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009d7c:	4b27      	ldr	r3, [pc, #156]	; (8009e1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d7e:	689b      	ldr	r3, [r3, #8]
 8009d80:	f003 030c 	and.w	r3, r3, #12
 8009d84:	2b08      	cmp	r3, #8
 8009d86:	d102      	bne.n	8009d8e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009d88:	4b26      	ldr	r3, [pc, #152]	; (8009e24 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009d8a:	613b      	str	r3, [r7, #16]
 8009d8c:	e03e      	b.n	8009e0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009d8e:	4b23      	ldr	r3, [pc, #140]	; (8009e1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d90:	689b      	ldr	r3, [r3, #8]
 8009d92:	f003 030c 	and.w	r3, r3, #12
 8009d96:	2b0c      	cmp	r3, #12
 8009d98:	d136      	bne.n	8009e08 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009d9a:	4b20      	ldr	r3, [pc, #128]	; (8009e1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d9c:	68db      	ldr	r3, [r3, #12]
 8009d9e:	f003 0303 	and.w	r3, r3, #3
 8009da2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009da4:	4b1d      	ldr	r3, [pc, #116]	; (8009e1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	091b      	lsrs	r3, r3, #4
 8009daa:	f003 030f 	and.w	r3, r3, #15
 8009dae:	3301      	adds	r3, #1
 8009db0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	2b03      	cmp	r3, #3
 8009db6:	d10c      	bne.n	8009dd2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009db8:	4a1a      	ldr	r2, [pc, #104]	; (8009e24 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dc0:	4a16      	ldr	r2, [pc, #88]	; (8009e1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009dc2:	68d2      	ldr	r2, [r2, #12]
 8009dc4:	0a12      	lsrs	r2, r2, #8
 8009dc6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009dca:	fb02 f303 	mul.w	r3, r2, r3
 8009dce:	617b      	str	r3, [r7, #20]
      break;
 8009dd0:	e00c      	b.n	8009dec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009dd2:	4a13      	ldr	r2, [pc, #76]	; (8009e20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dda:	4a10      	ldr	r2, [pc, #64]	; (8009e1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009ddc:	68d2      	ldr	r2, [r2, #12]
 8009dde:	0a12      	lsrs	r2, r2, #8
 8009de0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009de4:	fb02 f303 	mul.w	r3, r2, r3
 8009de8:	617b      	str	r3, [r7, #20]
      break;
 8009dea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009dec:	4b0b      	ldr	r3, [pc, #44]	; (8009e1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009dee:	68db      	ldr	r3, [r3, #12]
 8009df0:	0e5b      	lsrs	r3, r3, #25
 8009df2:	f003 0303 	and.w	r3, r3, #3
 8009df6:	3301      	adds	r3, #1
 8009df8:	005b      	lsls	r3, r3, #1
 8009dfa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009dfc:	697a      	ldr	r2, [r7, #20]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e04:	613b      	str	r3, [r7, #16]
 8009e06:	e001      	b.n	8009e0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009e08:	2300      	movs	r3, #0
 8009e0a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009e0c:	693b      	ldr	r3, [r7, #16]
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	371c      	adds	r7, #28
 8009e12:	46bd      	mov	sp, r7
 8009e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e18:	4770      	bx	lr
 8009e1a:	bf00      	nop
 8009e1c:	40021000 	.word	0x40021000
 8009e20:	00f42400 	.word	0x00f42400
 8009e24:	007a1200 	.word	0x007a1200

08009e28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009e2c:	4b03      	ldr	r3, [pc, #12]	; (8009e3c <HAL_RCC_GetHCLKFreq+0x14>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr
 8009e3a:	bf00      	nop
 8009e3c:	20000c94 	.word	0x20000c94

08009e40 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b087      	sub	sp, #28
 8009e44:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009e46:	4b1e      	ldr	r3, [pc, #120]	; (8009ec0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	f003 0303 	and.w	r3, r3, #3
 8009e4e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009e50:	4b1b      	ldr	r3, [pc, #108]	; (8009ec0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e52:	68db      	ldr	r3, [r3, #12]
 8009e54:	091b      	lsrs	r3, r3, #4
 8009e56:	f003 030f 	and.w	r3, r3, #15
 8009e5a:	3301      	adds	r3, #1
 8009e5c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	2b03      	cmp	r3, #3
 8009e62:	d10c      	bne.n	8009e7e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009e64:	4a17      	ldr	r2, [pc, #92]	; (8009ec4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e6c:	4a14      	ldr	r2, [pc, #80]	; (8009ec0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e6e:	68d2      	ldr	r2, [r2, #12]
 8009e70:	0a12      	lsrs	r2, r2, #8
 8009e72:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009e76:	fb02 f303 	mul.w	r3, r2, r3
 8009e7a:	617b      	str	r3, [r7, #20]
    break;
 8009e7c:	e00c      	b.n	8009e98 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009e7e:	4a12      	ldr	r2, [pc, #72]	; (8009ec8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e86:	4a0e      	ldr	r2, [pc, #56]	; (8009ec0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e88:	68d2      	ldr	r2, [r2, #12]
 8009e8a:	0a12      	lsrs	r2, r2, #8
 8009e8c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009e90:	fb02 f303 	mul.w	r3, r2, r3
 8009e94:	617b      	str	r3, [r7, #20]
    break;
 8009e96:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009e98:	4b09      	ldr	r3, [pc, #36]	; (8009ec0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e9a:	68db      	ldr	r3, [r3, #12]
 8009e9c:	0e5b      	lsrs	r3, r3, #25
 8009e9e:	f003 0303 	and.w	r3, r3, #3
 8009ea2:	3301      	adds	r3, #1
 8009ea4:	005b      	lsls	r3, r3, #1
 8009ea6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009ea8:	697a      	ldr	r2, [r7, #20]
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8009eb0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009eb2:	687b      	ldr	r3, [r7, #4]
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	371c      	adds	r7, #28
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebe:	4770      	bx	lr
 8009ec0:	40021000 	.word	0x40021000
 8009ec4:	007a1200 	.word	0x007a1200
 8009ec8:	00f42400 	.word	0x00f42400

08009ecc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b086      	sub	sp, #24
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009ed8:	2300      	movs	r3, #0
 8009eda:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	f000 8098 	beq.w	800a01a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009eea:	2300      	movs	r3, #0
 8009eec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009eee:	4b43      	ldr	r3, [pc, #268]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d10d      	bne.n	8009f16 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009efa:	4b40      	ldr	r3, [pc, #256]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009efe:	4a3f      	ldr	r2, [pc, #252]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f04:	6593      	str	r3, [r2, #88]	; 0x58
 8009f06:	4b3d      	ldr	r3, [pc, #244]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f0e:	60bb      	str	r3, [r7, #8]
 8009f10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009f12:	2301      	movs	r3, #1
 8009f14:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f16:	4b3a      	ldr	r3, [pc, #232]	; (800a000 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4a39      	ldr	r2, [pc, #228]	; (800a000 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f20:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009f22:	f7fc fd2f 	bl	8006984 <HAL_GetTick>
 8009f26:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f28:	e009      	b.n	8009f3e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f2a:	f7fc fd2b 	bl	8006984 <HAL_GetTick>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	1ad3      	subs	r3, r2, r3
 8009f34:	2b02      	cmp	r3, #2
 8009f36:	d902      	bls.n	8009f3e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009f38:	2303      	movs	r3, #3
 8009f3a:	74fb      	strb	r3, [r7, #19]
        break;
 8009f3c:	e005      	b.n	8009f4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f3e:	4b30      	ldr	r3, [pc, #192]	; (800a000 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d0ef      	beq.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009f4a:	7cfb      	ldrb	r3, [r7, #19]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d159      	bne.n	800a004 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009f50:	4b2a      	ldr	r3, [pc, #168]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f5a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009f5c:	697b      	ldr	r3, [r7, #20]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d01e      	beq.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f66:	697a      	ldr	r2, [r7, #20]
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d019      	beq.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009f6c:	4b23      	ldr	r3, [pc, #140]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f76:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009f78:	4b20      	ldr	r3, [pc, #128]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f7e:	4a1f      	ldr	r2, [pc, #124]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009f88:	4b1c      	ldr	r3, [pc, #112]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f8e:	4a1b      	ldr	r2, [pc, #108]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009f94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009f98:	4a18      	ldr	r2, [pc, #96]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	f003 0301 	and.w	r3, r3, #1
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d016      	beq.n	8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009faa:	f7fc fceb 	bl	8006984 <HAL_GetTick>
 8009fae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009fb0:	e00b      	b.n	8009fca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009fb2:	f7fc fce7 	bl	8006984 <HAL_GetTick>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	1ad3      	subs	r3, r2, r3
 8009fbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d902      	bls.n	8009fca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009fc4:	2303      	movs	r3, #3
 8009fc6:	74fb      	strb	r3, [r7, #19]
            break;
 8009fc8:	e006      	b.n	8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009fca:	4b0c      	ldr	r3, [pc, #48]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009fd0:	f003 0302 	and.w	r3, r3, #2
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d0ec      	beq.n	8009fb2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009fd8:	7cfb      	ldrb	r3, [r7, #19]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d10b      	bne.n	8009ff6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009fde:	4b07      	ldr	r3, [pc, #28]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009fe4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009fec:	4903      	ldr	r1, [pc, #12]	; (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009ff4:	e008      	b.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009ff6:	7cfb      	ldrb	r3, [r7, #19]
 8009ff8:	74bb      	strb	r3, [r7, #18]
 8009ffa:	e005      	b.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009ffc:	40021000 	.word	0x40021000
 800a000:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a004:	7cfb      	ldrb	r3, [r7, #19]
 800a006:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a008:	7c7b      	ldrb	r3, [r7, #17]
 800a00a:	2b01      	cmp	r3, #1
 800a00c:	d105      	bne.n	800a01a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a00e:	4baf      	ldr	r3, [pc, #700]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a012:	4aae      	ldr	r2, [pc, #696]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a014:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a018:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f003 0301 	and.w	r3, r3, #1
 800a022:	2b00      	cmp	r3, #0
 800a024:	d00a      	beq.n	800a03c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a026:	4ba9      	ldr	r3, [pc, #676]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a028:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a02c:	f023 0203 	bic.w	r2, r3, #3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	49a5      	ldr	r1, [pc, #660]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a036:	4313      	orrs	r3, r2
 800a038:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f003 0302 	and.w	r3, r3, #2
 800a044:	2b00      	cmp	r3, #0
 800a046:	d00a      	beq.n	800a05e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a048:	4ba0      	ldr	r3, [pc, #640]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a04a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a04e:	f023 020c 	bic.w	r2, r3, #12
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	689b      	ldr	r3, [r3, #8]
 800a056:	499d      	ldr	r1, [pc, #628]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a058:	4313      	orrs	r3, r2
 800a05a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f003 0304 	and.w	r3, r3, #4
 800a066:	2b00      	cmp	r3, #0
 800a068:	d00a      	beq.n	800a080 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a06a:	4b98      	ldr	r3, [pc, #608]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a06c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a070:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	68db      	ldr	r3, [r3, #12]
 800a078:	4994      	ldr	r1, [pc, #592]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a07a:	4313      	orrs	r3, r2
 800a07c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f003 0308 	and.w	r3, r3, #8
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d00a      	beq.n	800a0a2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a08c:	4b8f      	ldr	r3, [pc, #572]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a08e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a092:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	691b      	ldr	r3, [r3, #16]
 800a09a:	498c      	ldr	r1, [pc, #560]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a09c:	4313      	orrs	r3, r2
 800a09e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f003 0310 	and.w	r3, r3, #16
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d00a      	beq.n	800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a0ae:	4b87      	ldr	r3, [pc, #540]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a0b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	695b      	ldr	r3, [r3, #20]
 800a0bc:	4983      	ldr	r1, [pc, #524]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a0be:	4313      	orrs	r3, r2
 800a0c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f003 0320 	and.w	r3, r3, #32
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d00a      	beq.n	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a0d0:	4b7e      	ldr	r3, [pc, #504]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a0d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0d6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	699b      	ldr	r3, [r3, #24]
 800a0de:	497b      	ldr	r1, [pc, #492]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a0e0:	4313      	orrs	r3, r2
 800a0e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d00a      	beq.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a0f2:	4b76      	ldr	r3, [pc, #472]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a0f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0f8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	69db      	ldr	r3, [r3, #28]
 800a100:	4972      	ldr	r1, [pc, #456]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a102:	4313      	orrs	r3, r2
 800a104:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a110:	2b00      	cmp	r3, #0
 800a112:	d00a      	beq.n	800a12a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a114:	4b6d      	ldr	r3, [pc, #436]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a11a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6a1b      	ldr	r3, [r3, #32]
 800a122:	496a      	ldr	r1, [pc, #424]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a124:	4313      	orrs	r3, r2
 800a126:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00a      	beq.n	800a14c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a136:	4b65      	ldr	r3, [pc, #404]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a13c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a144:	4961      	ldr	r1, [pc, #388]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a146:	4313      	orrs	r3, r2
 800a148:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a154:	2b00      	cmp	r3, #0
 800a156:	d00a      	beq.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a158:	4b5c      	ldr	r3, [pc, #368]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a15a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a15e:	f023 0203 	bic.w	r2, r3, #3
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a166:	4959      	ldr	r1, [pc, #356]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a168:	4313      	orrs	r3, r2
 800a16a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a176:	2b00      	cmp	r3, #0
 800a178:	d00a      	beq.n	800a190 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a17a:	4b54      	ldr	r3, [pc, #336]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a17c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a180:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a188:	4950      	ldr	r1, [pc, #320]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a18a:	4313      	orrs	r3, r2
 800a18c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d015      	beq.n	800a1c8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a19c:	4b4b      	ldr	r3, [pc, #300]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a19e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1aa:	4948      	ldr	r1, [pc, #288]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a1ac:	4313      	orrs	r3, r2
 800a1ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a1ba:	d105      	bne.n	800a1c8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a1bc:	4b43      	ldr	r3, [pc, #268]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a1be:	68db      	ldr	r3, [r3, #12]
 800a1c0:	4a42      	ldr	r2, [pc, #264]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a1c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a1c6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d015      	beq.n	800a200 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a1d4:	4b3d      	ldr	r3, [pc, #244]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a1d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1da:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1e2:	493a      	ldr	r1, [pc, #232]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a1e4:	4313      	orrs	r3, r2
 800a1e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a1f2:	d105      	bne.n	800a200 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a1f4:	4b35      	ldr	r3, [pc, #212]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a1f6:	68db      	ldr	r3, [r3, #12]
 800a1f8:	4a34      	ldr	r2, [pc, #208]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a1fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a1fe:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d015      	beq.n	800a238 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a20c:	4b2f      	ldr	r3, [pc, #188]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a20e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a212:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a21a:	492c      	ldr	r1, [pc, #176]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a21c:	4313      	orrs	r3, r2
 800a21e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a226:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a22a:	d105      	bne.n	800a238 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a22c:	4b27      	ldr	r3, [pc, #156]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a22e:	68db      	ldr	r3, [r3, #12]
 800a230:	4a26      	ldr	r2, [pc, #152]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a232:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a236:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a240:	2b00      	cmp	r3, #0
 800a242:	d015      	beq.n	800a270 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a244:	4b21      	ldr	r3, [pc, #132]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a24a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a252:	491e      	ldr	r1, [pc, #120]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a254:	4313      	orrs	r3, r2
 800a256:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a25e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a262:	d105      	bne.n	800a270 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a264:	4b19      	ldr	r3, [pc, #100]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a266:	68db      	ldr	r3, [r3, #12]
 800a268:	4a18      	ldr	r2, [pc, #96]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a26a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a26e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d015      	beq.n	800a2a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a27c:	4b13      	ldr	r3, [pc, #76]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a27e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a282:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a28a:	4910      	ldr	r1, [pc, #64]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a28c:	4313      	orrs	r3, r2
 800a28e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a296:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a29a:	d105      	bne.n	800a2a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a29c:	4b0b      	ldr	r3, [pc, #44]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a29e:	68db      	ldr	r3, [r3, #12]
 800a2a0:	4a0a      	ldr	r2, [pc, #40]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a2a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a2a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d018      	beq.n	800a2e6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a2b4:	4b05      	ldr	r3, [pc, #20]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a2b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2ba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2c2:	4902      	ldr	r1, [pc, #8]	; (800a2cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a2c4:	4313      	orrs	r3, r2
 800a2c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a2ca:	e001      	b.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800a2cc:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a2d8:	d105      	bne.n	800a2e6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a2da:	4b21      	ldr	r3, [pc, #132]	; (800a360 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	4a20      	ldr	r2, [pc, #128]	; (800a360 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a2e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a2e4:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d015      	beq.n	800a31e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800a2f2:	4b1b      	ldr	r3, [pc, #108]	; (800a360 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a2f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2f8:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a300:	4917      	ldr	r1, [pc, #92]	; (800a360 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a302:	4313      	orrs	r3, r2
 800a304:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a30c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a310:	d105      	bne.n	800a31e <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a312:	4b13      	ldr	r3, [pc, #76]	; (800a360 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a314:	68db      	ldr	r3, [r3, #12]
 800a316:	4a12      	ldr	r2, [pc, #72]	; (800a360 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a31c:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a326:	2b00      	cmp	r3, #0
 800a328:	d015      	beq.n	800a356 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a32a:	4b0d      	ldr	r3, [pc, #52]	; (800a360 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a32c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a330:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a338:	4909      	ldr	r1, [pc, #36]	; (800a360 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a33a:	4313      	orrs	r3, r2
 800a33c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a344:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a348:	d105      	bne.n	800a356 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a34a:	4b05      	ldr	r3, [pc, #20]	; (800a360 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a34c:	68db      	ldr	r3, [r3, #12]
 800a34e:	4a04      	ldr	r2, [pc, #16]	; (800a360 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a350:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a354:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a356:	7cbb      	ldrb	r3, [r7, #18]
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3718      	adds	r7, #24
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	40021000 	.word	0x40021000

0800a364 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b084      	sub	sp, #16
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d101      	bne.n	800a376 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a372:	2301      	movs	r3, #1
 800a374:	e084      	b.n	800a480 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a382:	b2db      	uxtb	r3, r3
 800a384:	2b00      	cmp	r3, #0
 800a386:	d106      	bne.n	800a396 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2200      	movs	r2, #0
 800a38c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f7fb fcbd 	bl	8005d10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2202      	movs	r2, #2
 800a39a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	681a      	ldr	r2, [r3, #0]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a3ac:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	68db      	ldr	r3, [r3, #12]
 800a3b2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a3b6:	d902      	bls.n	800a3be <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	60fb      	str	r3, [r7, #12]
 800a3bc:	e002      	b.n	800a3c4 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a3be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a3c2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	68db      	ldr	r3, [r3, #12]
 800a3c8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a3cc:	d007      	beq.n	800a3de <HAL_SPI_Init+0x7a>
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	68db      	ldr	r3, [r3, #12]
 800a3d2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a3d6:	d002      	beq.n	800a3de <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d10b      	bne.n	800a3fe <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	68db      	ldr	r3, [r3, #12]
 800a3ea:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a3ee:	d903      	bls.n	800a3f8 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2202      	movs	r2, #2
 800a3f4:	631a      	str	r2, [r3, #48]	; 0x30
 800a3f6:	e002      	b.n	800a3fe <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	685a      	ldr	r2, [r3, #4]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	689b      	ldr	r3, [r3, #8]
 800a406:	431a      	orrs	r2, r3
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	691b      	ldr	r3, [r3, #16]
 800a40c:	431a      	orrs	r2, r3
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	695b      	ldr	r3, [r3, #20]
 800a412:	431a      	orrs	r2, r3
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	699b      	ldr	r3, [r3, #24]
 800a418:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a41c:	431a      	orrs	r2, r3
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	69db      	ldr	r3, [r3, #28]
 800a422:	431a      	orrs	r2, r3
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6a1b      	ldr	r3, [r3, #32]
 800a428:	ea42 0103 	orr.w	r1, r2, r3
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	430a      	orrs	r2, r1
 800a436:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	699b      	ldr	r3, [r3, #24]
 800a43c:	0c1b      	lsrs	r3, r3, #16
 800a43e:	f003 0204 	and.w	r2, r3, #4
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a446:	431a      	orrs	r2, r3
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a44c:	431a      	orrs	r2, r3
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	68db      	ldr	r3, [r3, #12]
 800a452:	ea42 0103 	orr.w	r1, r2, r3
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	68fa      	ldr	r2, [r7, #12]
 800a45c:	430a      	orrs	r2, r1
 800a45e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	69da      	ldr	r2, [r3, #28]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a46e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2200      	movs	r2, #0
 800a474:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2201      	movs	r2, #1
 800a47a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a47e:	2300      	movs	r3, #0
}
 800a480:	4618      	mov	r0, r3
 800a482:	3710      	adds	r7, #16
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}

0800a488 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b082      	sub	sp, #8
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d101      	bne.n	800a49a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a496:	2301      	movs	r3, #1
 800a498:	e049      	b.n	800a52e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4a0:	b2db      	uxtb	r3, r3
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d106      	bne.n	800a4b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f7fc f916 	bl	80066e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2202      	movs	r2, #2
 800a4b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681a      	ldr	r2, [r3, #0]
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	3304      	adds	r3, #4
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	4610      	mov	r0, r2
 800a4c8:	f000 fc52 	bl	800ad70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2201      	movs	r2, #1
 800a4e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2201      	movs	r2, #1
 800a4e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2201      	movs	r2, #1
 800a4f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2201      	movs	r2, #1
 800a500:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2201      	movs	r2, #1
 800a508:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2201      	movs	r2, #1
 800a510:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2201      	movs	r2, #1
 800a518:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2201      	movs	r2, #1
 800a520:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2201      	movs	r2, #1
 800a528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a52c:	2300      	movs	r3, #0
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3708      	adds	r7, #8
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
	...

0800a538 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a538:	b480      	push	{r7}
 800a53a:	b085      	sub	sp, #20
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a546:	b2db      	uxtb	r3, r3
 800a548:	2b01      	cmp	r3, #1
 800a54a:	d001      	beq.n	800a550 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a54c:	2301      	movs	r3, #1
 800a54e:	e019      	b.n	800a584 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2202      	movs	r2, #2
 800a554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	689a      	ldr	r2, [r3, #8]
 800a55e:	4b0c      	ldr	r3, [pc, #48]	; (800a590 <HAL_TIM_Base_Start+0x58>)
 800a560:	4013      	ands	r3, r2
 800a562:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	2b06      	cmp	r3, #6
 800a568:	d00b      	beq.n	800a582 <HAL_TIM_Base_Start+0x4a>
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a570:	d007      	beq.n	800a582 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	681a      	ldr	r2, [r3, #0]
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f042 0201 	orr.w	r2, r2, #1
 800a580:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a582:	2300      	movs	r3, #0
}
 800a584:	4618      	mov	r0, r3
 800a586:	3714      	adds	r7, #20
 800a588:	46bd      	mov	sp, r7
 800a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58e:	4770      	bx	lr
 800a590:	00010007 	.word	0x00010007

0800a594 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a594:	b480      	push	{r7}
 800a596:	b085      	sub	sp, #20
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a5a2:	b2db      	uxtb	r3, r3
 800a5a4:	2b01      	cmp	r3, #1
 800a5a6:	d001      	beq.n	800a5ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	e021      	b.n	800a5f0 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2202      	movs	r2, #2
 800a5b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	68da      	ldr	r2, [r3, #12]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f042 0201 	orr.w	r2, r2, #1
 800a5c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	689a      	ldr	r2, [r3, #8]
 800a5ca:	4b0c      	ldr	r3, [pc, #48]	; (800a5fc <HAL_TIM_Base_Start_IT+0x68>)
 800a5cc:	4013      	ands	r3, r2
 800a5ce:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	2b06      	cmp	r3, #6
 800a5d4:	d00b      	beq.n	800a5ee <HAL_TIM_Base_Start_IT+0x5a>
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5dc:	d007      	beq.n	800a5ee <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	681a      	ldr	r2, [r3, #0]
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f042 0201 	orr.w	r2, r2, #1
 800a5ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a5ee:	2300      	movs	r3, #0
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3714      	adds	r7, #20
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr
 800a5fc:	00010007 	.word	0x00010007

0800a600 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800a600:	b480      	push	{r7}
 800a602:	b083      	sub	sp, #12
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	68da      	ldr	r2, [r3, #12]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f022 0201 	bic.w	r2, r2, #1
 800a616:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	6a1a      	ldr	r2, [r3, #32]
 800a61e:	f241 1311 	movw	r3, #4369	; 0x1111
 800a622:	4013      	ands	r3, r2
 800a624:	2b00      	cmp	r3, #0
 800a626:	d10f      	bne.n	800a648 <HAL_TIM_Base_Stop_IT+0x48>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	6a1a      	ldr	r2, [r3, #32]
 800a62e:	f244 4344 	movw	r3, #17476	; 0x4444
 800a632:	4013      	ands	r3, r2
 800a634:	2b00      	cmp	r3, #0
 800a636:	d107      	bne.n	800a648 <HAL_TIM_Base_Stop_IT+0x48>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	681a      	ldr	r2, [r3, #0]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f022 0201 	bic.w	r2, r2, #1
 800a646:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2201      	movs	r2, #1
 800a64c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800a650:	2300      	movs	r3, #0
}
 800a652:	4618      	mov	r0, r3
 800a654:	370c      	adds	r7, #12
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr

0800a65e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800a65e:	b580      	push	{r7, lr}
 800a660:	b086      	sub	sp, #24
 800a662:	af00      	add	r7, sp, #0
 800a664:	6078      	str	r0, [r7, #4]
 800a666:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d101      	bne.n	800a672 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a66e:	2301      	movs	r3, #1
 800a670:	e097      	b.n	800a7a2 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a678:	b2db      	uxtb	r3, r3
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d106      	bne.n	800a68c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2200      	movs	r2, #0
 800a682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f7fb ffce 	bl	8006628 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2202      	movs	r2, #2
 800a690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	689b      	ldr	r3, [r3, #8]
 800a69a:	687a      	ldr	r2, [r7, #4]
 800a69c:	6812      	ldr	r2, [r2, #0]
 800a69e:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800a6a2:	f023 0307 	bic.w	r3, r3, #7
 800a6a6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681a      	ldr	r2, [r3, #0]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	3304      	adds	r3, #4
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	4610      	mov	r0, r2
 800a6b4:	f000 fb5c 	bl	800ad70 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	689b      	ldr	r3, [r3, #8]
 800a6be:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	699b      	ldr	r3, [r3, #24]
 800a6c6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	6a1b      	ldr	r3, [r3, #32]
 800a6ce:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	697a      	ldr	r2, [r7, #20]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a6da:	693b      	ldr	r3, [r7, #16]
 800a6dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a6e0:	f023 0303 	bic.w	r3, r3, #3
 800a6e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	689a      	ldr	r2, [r3, #8]
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	699b      	ldr	r3, [r3, #24]
 800a6ee:	021b      	lsls	r3, r3, #8
 800a6f0:	4313      	orrs	r3, r2
 800a6f2:	693a      	ldr	r2, [r7, #16]
 800a6f4:	4313      	orrs	r3, r2
 800a6f6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a6f8:	693b      	ldr	r3, [r7, #16]
 800a6fa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800a6fe:	f023 030c 	bic.w	r3, r3, #12
 800a702:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a704:	693b      	ldr	r3, [r7, #16]
 800a706:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a70a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a70e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	68da      	ldr	r2, [r3, #12]
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	69db      	ldr	r3, [r3, #28]
 800a718:	021b      	lsls	r3, r3, #8
 800a71a:	4313      	orrs	r3, r2
 800a71c:	693a      	ldr	r2, [r7, #16]
 800a71e:	4313      	orrs	r3, r2
 800a720:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	691b      	ldr	r3, [r3, #16]
 800a726:	011a      	lsls	r2, r3, #4
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	6a1b      	ldr	r3, [r3, #32]
 800a72c:	031b      	lsls	r3, r3, #12
 800a72e:	4313      	orrs	r3, r2
 800a730:	693a      	ldr	r2, [r7, #16]
 800a732:	4313      	orrs	r3, r2
 800a734:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800a73c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800a744:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	685a      	ldr	r2, [r3, #4]
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	695b      	ldr	r3, [r3, #20]
 800a74e:	011b      	lsls	r3, r3, #4
 800a750:	4313      	orrs	r3, r2
 800a752:	68fa      	ldr	r2, [r7, #12]
 800a754:	4313      	orrs	r3, r2
 800a756:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	697a      	ldr	r2, [r7, #20]
 800a75e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	693a      	ldr	r2, [r7, #16]
 800a766:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	68fa      	ldr	r2, [r7, #12]
 800a76e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	2201      	movs	r2, #1
 800a774:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2201      	movs	r2, #1
 800a77c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2201      	movs	r2, #1
 800a784:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2201      	movs	r2, #1
 800a78c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2201      	movs	r2, #1
 800a794:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2201      	movs	r2, #1
 800a79c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a7a0:	2300      	movs	r3, #0
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3718      	adds	r7, #24
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}

0800a7aa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a7aa:	b580      	push	{r7, lr}
 800a7ac:	b082      	sub	sp, #8
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	691b      	ldr	r3, [r3, #16]
 800a7b8:	f003 0302 	and.w	r3, r3, #2
 800a7bc:	2b02      	cmp	r3, #2
 800a7be:	d122      	bne.n	800a806 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	68db      	ldr	r3, [r3, #12]
 800a7c6:	f003 0302 	and.w	r3, r3, #2
 800a7ca:	2b02      	cmp	r3, #2
 800a7cc:	d11b      	bne.n	800a806 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f06f 0202 	mvn.w	r2, #2
 800a7d6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2201      	movs	r2, #1
 800a7dc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	699b      	ldr	r3, [r3, #24]
 800a7e4:	f003 0303 	and.w	r3, r3, #3
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d003      	beq.n	800a7f4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f000 faa1 	bl	800ad34 <HAL_TIM_IC_CaptureCallback>
 800a7f2:	e005      	b.n	800a800 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f000 fa93 	bl	800ad20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 faa4 	bl	800ad48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	691b      	ldr	r3, [r3, #16]
 800a80c:	f003 0304 	and.w	r3, r3, #4
 800a810:	2b04      	cmp	r3, #4
 800a812:	d122      	bne.n	800a85a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	68db      	ldr	r3, [r3, #12]
 800a81a:	f003 0304 	and.w	r3, r3, #4
 800a81e:	2b04      	cmp	r3, #4
 800a820:	d11b      	bne.n	800a85a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f06f 0204 	mvn.w	r2, #4
 800a82a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2202      	movs	r2, #2
 800a830:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	699b      	ldr	r3, [r3, #24]
 800a838:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d003      	beq.n	800a848 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f000 fa77 	bl	800ad34 <HAL_TIM_IC_CaptureCallback>
 800a846:	e005      	b.n	800a854 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 fa69 	bl	800ad20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 fa7a 	bl	800ad48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2200      	movs	r2, #0
 800a858:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	691b      	ldr	r3, [r3, #16]
 800a860:	f003 0308 	and.w	r3, r3, #8
 800a864:	2b08      	cmp	r3, #8
 800a866:	d122      	bne.n	800a8ae <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	68db      	ldr	r3, [r3, #12]
 800a86e:	f003 0308 	and.w	r3, r3, #8
 800a872:	2b08      	cmp	r3, #8
 800a874:	d11b      	bne.n	800a8ae <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f06f 0208 	mvn.w	r2, #8
 800a87e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2204      	movs	r2, #4
 800a884:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	69db      	ldr	r3, [r3, #28]
 800a88c:	f003 0303 	and.w	r3, r3, #3
 800a890:	2b00      	cmp	r3, #0
 800a892:	d003      	beq.n	800a89c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a894:	6878      	ldr	r0, [r7, #4]
 800a896:	f000 fa4d 	bl	800ad34 <HAL_TIM_IC_CaptureCallback>
 800a89a:	e005      	b.n	800a8a8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a89c:	6878      	ldr	r0, [r7, #4]
 800a89e:	f000 fa3f 	bl	800ad20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f000 fa50 	bl	800ad48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	691b      	ldr	r3, [r3, #16]
 800a8b4:	f003 0310 	and.w	r3, r3, #16
 800a8b8:	2b10      	cmp	r3, #16
 800a8ba:	d122      	bne.n	800a902 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	68db      	ldr	r3, [r3, #12]
 800a8c2:	f003 0310 	and.w	r3, r3, #16
 800a8c6:	2b10      	cmp	r3, #16
 800a8c8:	d11b      	bne.n	800a902 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f06f 0210 	mvn.w	r2, #16
 800a8d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2208      	movs	r2, #8
 800a8d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	69db      	ldr	r3, [r3, #28]
 800a8e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d003      	beq.n	800a8f0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f000 fa23 	bl	800ad34 <HAL_TIM_IC_CaptureCallback>
 800a8ee:	e005      	b.n	800a8fc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f000 fa15 	bl	800ad20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f000 fa26 	bl	800ad48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2200      	movs	r2, #0
 800a900:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	691b      	ldr	r3, [r3, #16]
 800a908:	f003 0301 	and.w	r3, r3, #1
 800a90c:	2b01      	cmp	r3, #1
 800a90e:	d10e      	bne.n	800a92e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	68db      	ldr	r3, [r3, #12]
 800a916:	f003 0301 	and.w	r3, r3, #1
 800a91a:	2b01      	cmp	r3, #1
 800a91c:	d107      	bne.n	800a92e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f06f 0201 	mvn.w	r2, #1
 800a926:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f000 f9ef 	bl	800ad0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	691b      	ldr	r3, [r3, #16]
 800a934:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a938:	2b80      	cmp	r3, #128	; 0x80
 800a93a:	d10e      	bne.n	800a95a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	68db      	ldr	r3, [r3, #12]
 800a942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a946:	2b80      	cmp	r3, #128	; 0x80
 800a948:	d107      	bne.n	800a95a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	f000 fd5d 	bl	800b414 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	691b      	ldr	r3, [r3, #16]
 800a960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a964:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a968:	d10e      	bne.n	800a988 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	68db      	ldr	r3, [r3, #12]
 800a970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a974:	2b80      	cmp	r3, #128	; 0x80
 800a976:	d107      	bne.n	800a988 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f000 fd50 	bl	800b428 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	691b      	ldr	r3, [r3, #16]
 800a98e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a992:	2b40      	cmp	r3, #64	; 0x40
 800a994:	d10e      	bne.n	800a9b4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	68db      	ldr	r3, [r3, #12]
 800a99c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9a0:	2b40      	cmp	r3, #64	; 0x40
 800a9a2:	d107      	bne.n	800a9b4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a9ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f000 f9d4 	bl	800ad5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	691b      	ldr	r3, [r3, #16]
 800a9ba:	f003 0320 	and.w	r3, r3, #32
 800a9be:	2b20      	cmp	r3, #32
 800a9c0:	d10e      	bne.n	800a9e0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	68db      	ldr	r3, [r3, #12]
 800a9c8:	f003 0320 	and.w	r3, r3, #32
 800a9cc:	2b20      	cmp	r3, #32
 800a9ce:	d107      	bne.n	800a9e0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f06f 0220 	mvn.w	r2, #32
 800a9d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a9da:	6878      	ldr	r0, [r7, #4]
 800a9dc:	f000 fd10 	bl	800b400 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	691b      	ldr	r3, [r3, #16]
 800a9e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a9ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9ee:	d10f      	bne.n	800aa10 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	68db      	ldr	r3, [r3, #12]
 800a9f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a9fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9fe:	d107      	bne.n	800aa10 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800aa08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	f000 fd16 	bl	800b43c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	691b      	ldr	r3, [r3, #16]
 800aa16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aa1a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aa1e:	d10f      	bne.n	800aa40 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	68db      	ldr	r3, [r3, #12]
 800aa26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aa2a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aa2e:	d107      	bne.n	800aa40 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800aa38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800aa3a:	6878      	ldr	r0, [r7, #4]
 800aa3c:	f000 fd08 	bl	800b450 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	691b      	ldr	r3, [r3, #16]
 800aa46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aa4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aa4e:	d10f      	bne.n	800aa70 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	68db      	ldr	r3, [r3, #12]
 800aa56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aa5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aa5e:	d107      	bne.n	800aa70 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800aa68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f000 fcfa 	bl	800b464 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	691b      	ldr	r3, [r3, #16]
 800aa76:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa7a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aa7e:	d10f      	bne.n	800aaa0 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	68db      	ldr	r3, [r3, #12]
 800aa86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa8a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aa8e:	d107      	bne.n	800aaa0 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800aa98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f000 fcec 	bl	800b478 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aaa0:	bf00      	nop
 800aaa2:	3708      	adds	r7, #8
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}

0800aaa8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b084      	sub	sp, #16
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
 800aab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aab8:	2b01      	cmp	r3, #1
 800aaba:	d101      	bne.n	800aac0 <HAL_TIM_ConfigClockSource+0x18>
 800aabc:	2302      	movs	r3, #2
 800aabe:	e0d2      	b.n	800ac66 <HAL_TIM_ConfigClockSource+0x1be>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2201      	movs	r2, #1
 800aac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2202      	movs	r2, #2
 800aacc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	689b      	ldr	r3, [r3, #8]
 800aad6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800aade:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800aae2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800aaea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	68fa      	ldr	r2, [r7, #12]
 800aaf2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aafc:	f000 80a9 	beq.w	800ac52 <HAL_TIM_ConfigClockSource+0x1aa>
 800ab00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab04:	d81a      	bhi.n	800ab3c <HAL_TIM_ConfigClockSource+0x94>
 800ab06:	2b30      	cmp	r3, #48	; 0x30
 800ab08:	f000 809a 	beq.w	800ac40 <HAL_TIM_ConfigClockSource+0x198>
 800ab0c:	2b30      	cmp	r3, #48	; 0x30
 800ab0e:	d809      	bhi.n	800ab24 <HAL_TIM_ConfigClockSource+0x7c>
 800ab10:	2b10      	cmp	r3, #16
 800ab12:	f000 8095 	beq.w	800ac40 <HAL_TIM_ConfigClockSource+0x198>
 800ab16:	2b20      	cmp	r3, #32
 800ab18:	f000 8092 	beq.w	800ac40 <HAL_TIM_ConfigClockSource+0x198>
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	f000 808f 	beq.w	800ac40 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800ab22:	e097      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ab24:	2b50      	cmp	r3, #80	; 0x50
 800ab26:	d05b      	beq.n	800abe0 <HAL_TIM_ConfigClockSource+0x138>
 800ab28:	2b50      	cmp	r3, #80	; 0x50
 800ab2a:	d802      	bhi.n	800ab32 <HAL_TIM_ConfigClockSource+0x8a>
 800ab2c:	2b40      	cmp	r3, #64	; 0x40
 800ab2e:	d077      	beq.n	800ac20 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800ab30:	e090      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ab32:	2b60      	cmp	r3, #96	; 0x60
 800ab34:	d064      	beq.n	800ac00 <HAL_TIM_ConfigClockSource+0x158>
 800ab36:	2b70      	cmp	r3, #112	; 0x70
 800ab38:	d028      	beq.n	800ab8c <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800ab3a:	e08b      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ab3c:	4a4c      	ldr	r2, [pc, #304]	; (800ac70 <HAL_TIM_ConfigClockSource+0x1c8>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d07e      	beq.n	800ac40 <HAL_TIM_ConfigClockSource+0x198>
 800ab42:	4a4b      	ldr	r2, [pc, #300]	; (800ac70 <HAL_TIM_ConfigClockSource+0x1c8>)
 800ab44:	4293      	cmp	r3, r2
 800ab46:	d810      	bhi.n	800ab6a <HAL_TIM_ConfigClockSource+0xc2>
 800ab48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ab4c:	d078      	beq.n	800ac40 <HAL_TIM_ConfigClockSource+0x198>
 800ab4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ab52:	d803      	bhi.n	800ab5c <HAL_TIM_ConfigClockSource+0xb4>
 800ab54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab58:	d02f      	beq.n	800abba <HAL_TIM_ConfigClockSource+0x112>
      break;
 800ab5a:	e07b      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ab5c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ab60:	d06e      	beq.n	800ac40 <HAL_TIM_ConfigClockSource+0x198>
 800ab62:	4a44      	ldr	r2, [pc, #272]	; (800ac74 <HAL_TIM_ConfigClockSource+0x1cc>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d06b      	beq.n	800ac40 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800ab68:	e074      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ab6a:	4a43      	ldr	r2, [pc, #268]	; (800ac78 <HAL_TIM_ConfigClockSource+0x1d0>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d067      	beq.n	800ac40 <HAL_TIM_ConfigClockSource+0x198>
 800ab70:	4a41      	ldr	r2, [pc, #260]	; (800ac78 <HAL_TIM_ConfigClockSource+0x1d0>)
 800ab72:	4293      	cmp	r3, r2
 800ab74:	d803      	bhi.n	800ab7e <HAL_TIM_ConfigClockSource+0xd6>
 800ab76:	4a41      	ldr	r2, [pc, #260]	; (800ac7c <HAL_TIM_ConfigClockSource+0x1d4>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d061      	beq.n	800ac40 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800ab7c:	e06a      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ab7e:	4a40      	ldr	r2, [pc, #256]	; (800ac80 <HAL_TIM_ConfigClockSource+0x1d8>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d05d      	beq.n	800ac40 <HAL_TIM_ConfigClockSource+0x198>
 800ab84:	4a3f      	ldr	r2, [pc, #252]	; (800ac84 <HAL_TIM_ConfigClockSource+0x1dc>)
 800ab86:	4293      	cmp	r3, r2
 800ab88:	d05a      	beq.n	800ac40 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800ab8a:	e063      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6818      	ldr	r0, [r3, #0]
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	6899      	ldr	r1, [r3, #8]
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	685a      	ldr	r2, [r3, #4]
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	68db      	ldr	r3, [r3, #12]
 800ab9c:	f000 fac8 	bl	800b130 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	689b      	ldr	r3, [r3, #8]
 800aba6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800abae:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	68fa      	ldr	r2, [r7, #12]
 800abb6:	609a      	str	r2, [r3, #8]
      break;
 800abb8:	e04c      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6818      	ldr	r0, [r3, #0]
 800abbe:	683b      	ldr	r3, [r7, #0]
 800abc0:	6899      	ldr	r1, [r3, #8]
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	685a      	ldr	r2, [r3, #4]
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	68db      	ldr	r3, [r3, #12]
 800abca:	f000 fab1 	bl	800b130 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	689a      	ldr	r2, [r3, #8]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800abdc:	609a      	str	r2, [r3, #8]
      break;
 800abde:	e039      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6818      	ldr	r0, [r3, #0]
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	6859      	ldr	r1, [r3, #4]
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	68db      	ldr	r3, [r3, #12]
 800abec:	461a      	mov	r2, r3
 800abee:	f000 fa23 	bl	800b038 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	2150      	movs	r1, #80	; 0x50
 800abf8:	4618      	mov	r0, r3
 800abfa:	f000 fa7c 	bl	800b0f6 <TIM_ITRx_SetConfig>
      break;
 800abfe:	e029      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	6818      	ldr	r0, [r3, #0]
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	6859      	ldr	r1, [r3, #4]
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	68db      	ldr	r3, [r3, #12]
 800ac0c:	461a      	mov	r2, r3
 800ac0e:	f000 fa42 	bl	800b096 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	2160      	movs	r1, #96	; 0x60
 800ac18:	4618      	mov	r0, r3
 800ac1a:	f000 fa6c 	bl	800b0f6 <TIM_ITRx_SetConfig>
      break;
 800ac1e:	e019      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6818      	ldr	r0, [r3, #0]
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	6859      	ldr	r1, [r3, #4]
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	68db      	ldr	r3, [r3, #12]
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	f000 fa03 	bl	800b038 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	2140      	movs	r1, #64	; 0x40
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f000 fa5c 	bl	800b0f6 <TIM_ITRx_SetConfig>
      break;
 800ac3e:	e009      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681a      	ldr	r2, [r3, #0]
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	4619      	mov	r1, r3
 800ac4a:	4610      	mov	r0, r2
 800ac4c:	f000 fa53 	bl	800b0f6 <TIM_ITRx_SetConfig>
      break;
 800ac50:	e000      	b.n	800ac54 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800ac52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2201      	movs	r2, #1
 800ac58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	2200      	movs	r2, #0
 800ac60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ac64:	2300      	movs	r3, #0
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	3710      	adds	r7, #16
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}
 800ac6e:	bf00      	nop
 800ac70:	00100030 	.word	0x00100030
 800ac74:	00100020 	.word	0x00100020
 800ac78:	00100050 	.word	0x00100050
 800ac7c:	00100040 	.word	0x00100040
 800ac80:	00100060 	.word	0x00100060
 800ac84:	00100070 	.word	0x00100070

0800ac88 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b082      	sub	sp, #8
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
 800ac90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac98:	2b01      	cmp	r3, #1
 800ac9a:	d101      	bne.n	800aca0 <HAL_TIM_SlaveConfigSynchro+0x18>
 800ac9c:	2302      	movs	r3, #2
 800ac9e:	e031      	b.n	800ad04 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2201      	movs	r2, #1
 800aca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2202      	movs	r2, #2
 800acac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800acb0:	6839      	ldr	r1, [r7, #0]
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f000 f904 	bl	800aec0 <TIM_SlaveTimer_SetConfig>
 800acb8:	4603      	mov	r3, r0
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d009      	beq.n	800acd2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2201      	movs	r2, #1
 800acc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2200      	movs	r2, #0
 800acca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800acce:	2301      	movs	r3, #1
 800acd0:	e018      	b.n	800ad04 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	68da      	ldr	r2, [r3, #12]
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ace0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	68da      	ldr	r2, [r3, #12]
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800acf0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2201      	movs	r2, #1
 800acf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2200      	movs	r2, #0
 800acfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ad02:	2300      	movs	r3, #0
}
 800ad04:	4618      	mov	r0, r3
 800ad06:	3708      	adds	r7, #8
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}

0800ad0c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b083      	sub	sp, #12
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ad14:	bf00      	nop
 800ad16:	370c      	adds	r7, #12
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1e:	4770      	bx	lr

0800ad20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ad20:	b480      	push	{r7}
 800ad22:	b083      	sub	sp, #12
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ad28:	bf00      	nop
 800ad2a:	370c      	adds	r7, #12
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad32:	4770      	bx	lr

0800ad34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ad34:	b480      	push	{r7}
 800ad36:	b083      	sub	sp, #12
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ad3c:	bf00      	nop
 800ad3e:	370c      	adds	r7, #12
 800ad40:	46bd      	mov	sp, r7
 800ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad46:	4770      	bx	lr

0800ad48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b083      	sub	sp, #12
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ad50:	bf00      	nop
 800ad52:	370c      	adds	r7, #12
 800ad54:	46bd      	mov	sp, r7
 800ad56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5a:	4770      	bx	lr

0800ad5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b083      	sub	sp, #12
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ad64:	bf00      	nop
 800ad66:	370c      	adds	r7, #12
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6e:	4770      	bx	lr

0800ad70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b085      	sub	sp, #20
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	4a46      	ldr	r2, [pc, #280]	; (800ae9c <TIM_Base_SetConfig+0x12c>)
 800ad84:	4293      	cmp	r3, r2
 800ad86:	d017      	beq.n	800adb8 <TIM_Base_SetConfig+0x48>
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad8e:	d013      	beq.n	800adb8 <TIM_Base_SetConfig+0x48>
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	4a43      	ldr	r2, [pc, #268]	; (800aea0 <TIM_Base_SetConfig+0x130>)
 800ad94:	4293      	cmp	r3, r2
 800ad96:	d00f      	beq.n	800adb8 <TIM_Base_SetConfig+0x48>
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	4a42      	ldr	r2, [pc, #264]	; (800aea4 <TIM_Base_SetConfig+0x134>)
 800ad9c:	4293      	cmp	r3, r2
 800ad9e:	d00b      	beq.n	800adb8 <TIM_Base_SetConfig+0x48>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	4a41      	ldr	r2, [pc, #260]	; (800aea8 <TIM_Base_SetConfig+0x138>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d007      	beq.n	800adb8 <TIM_Base_SetConfig+0x48>
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	4a40      	ldr	r2, [pc, #256]	; (800aeac <TIM_Base_SetConfig+0x13c>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d003      	beq.n	800adb8 <TIM_Base_SetConfig+0x48>
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	4a3f      	ldr	r2, [pc, #252]	; (800aeb0 <TIM_Base_SetConfig+0x140>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d108      	bne.n	800adca <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	68fa      	ldr	r2, [r7, #12]
 800adc6:	4313      	orrs	r3, r2
 800adc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	4a33      	ldr	r2, [pc, #204]	; (800ae9c <TIM_Base_SetConfig+0x12c>)
 800adce:	4293      	cmp	r3, r2
 800add0:	d023      	beq.n	800ae1a <TIM_Base_SetConfig+0xaa>
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800add8:	d01f      	beq.n	800ae1a <TIM_Base_SetConfig+0xaa>
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	4a30      	ldr	r2, [pc, #192]	; (800aea0 <TIM_Base_SetConfig+0x130>)
 800adde:	4293      	cmp	r3, r2
 800ade0:	d01b      	beq.n	800ae1a <TIM_Base_SetConfig+0xaa>
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	4a2f      	ldr	r2, [pc, #188]	; (800aea4 <TIM_Base_SetConfig+0x134>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d017      	beq.n	800ae1a <TIM_Base_SetConfig+0xaa>
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	4a2e      	ldr	r2, [pc, #184]	; (800aea8 <TIM_Base_SetConfig+0x138>)
 800adee:	4293      	cmp	r3, r2
 800adf0:	d013      	beq.n	800ae1a <TIM_Base_SetConfig+0xaa>
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	4a2d      	ldr	r2, [pc, #180]	; (800aeac <TIM_Base_SetConfig+0x13c>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d00f      	beq.n	800ae1a <TIM_Base_SetConfig+0xaa>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	4a2d      	ldr	r2, [pc, #180]	; (800aeb4 <TIM_Base_SetConfig+0x144>)
 800adfe:	4293      	cmp	r3, r2
 800ae00:	d00b      	beq.n	800ae1a <TIM_Base_SetConfig+0xaa>
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4a2c      	ldr	r2, [pc, #176]	; (800aeb8 <TIM_Base_SetConfig+0x148>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d007      	beq.n	800ae1a <TIM_Base_SetConfig+0xaa>
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	4a2b      	ldr	r2, [pc, #172]	; (800aebc <TIM_Base_SetConfig+0x14c>)
 800ae0e:	4293      	cmp	r3, r2
 800ae10:	d003      	beq.n	800ae1a <TIM_Base_SetConfig+0xaa>
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	4a26      	ldr	r2, [pc, #152]	; (800aeb0 <TIM_Base_SetConfig+0x140>)
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d108      	bne.n	800ae2c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ae20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	68db      	ldr	r3, [r3, #12]
 800ae26:	68fa      	ldr	r2, [r7, #12]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	695b      	ldr	r3, [r3, #20]
 800ae36:	4313      	orrs	r3, r2
 800ae38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	68fa      	ldr	r2, [r7, #12]
 800ae3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	689a      	ldr	r2, [r3, #8]
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	681a      	ldr	r2, [r3, #0]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	4a12      	ldr	r2, [pc, #72]	; (800ae9c <TIM_Base_SetConfig+0x12c>)
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d013      	beq.n	800ae80 <TIM_Base_SetConfig+0x110>
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	4a14      	ldr	r2, [pc, #80]	; (800aeac <TIM_Base_SetConfig+0x13c>)
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d00f      	beq.n	800ae80 <TIM_Base_SetConfig+0x110>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	4a14      	ldr	r2, [pc, #80]	; (800aeb4 <TIM_Base_SetConfig+0x144>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d00b      	beq.n	800ae80 <TIM_Base_SetConfig+0x110>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	4a13      	ldr	r2, [pc, #76]	; (800aeb8 <TIM_Base_SetConfig+0x148>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d007      	beq.n	800ae80 <TIM_Base_SetConfig+0x110>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	4a12      	ldr	r2, [pc, #72]	; (800aebc <TIM_Base_SetConfig+0x14c>)
 800ae74:	4293      	cmp	r3, r2
 800ae76:	d003      	beq.n	800ae80 <TIM_Base_SetConfig+0x110>
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	4a0d      	ldr	r2, [pc, #52]	; (800aeb0 <TIM_Base_SetConfig+0x140>)
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	d103      	bne.n	800ae88 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	691a      	ldr	r2, [r3, #16]
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	2201      	movs	r2, #1
 800ae8c:	615a      	str	r2, [r3, #20]
}
 800ae8e:	bf00      	nop
 800ae90:	3714      	adds	r7, #20
 800ae92:	46bd      	mov	sp, r7
 800ae94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae98:	4770      	bx	lr
 800ae9a:	bf00      	nop
 800ae9c:	40012c00 	.word	0x40012c00
 800aea0:	40000400 	.word	0x40000400
 800aea4:	40000800 	.word	0x40000800
 800aea8:	40000c00 	.word	0x40000c00
 800aeac:	40013400 	.word	0x40013400
 800aeb0:	40015000 	.word	0x40015000
 800aeb4:	40014000 	.word	0x40014000
 800aeb8:	40014400 	.word	0x40014400
 800aebc:	40014800 	.word	0x40014800

0800aec0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b086      	sub	sp, #24
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
 800aec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	689b      	ldr	r3, [r3, #8]
 800aed0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800aed8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aedc:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	685b      	ldr	r3, [r3, #4]
 800aee2:	697a      	ldr	r2, [r7, #20]
 800aee4:	4313      	orrs	r3, r2
 800aee6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800aee8:	697b      	ldr	r3, [r7, #20]
 800aeea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aeee:	f023 0307 	bic.w	r3, r3, #7
 800aef2:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	697a      	ldr	r2, [r7, #20]
 800aefa:	4313      	orrs	r3, r2
 800aefc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	697a      	ldr	r2, [r7, #20]
 800af04:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	685b      	ldr	r3, [r3, #4]
 800af0a:	2b70      	cmp	r3, #112	; 0x70
 800af0c:	d034      	beq.n	800af78 <TIM_SlaveTimer_SetConfig+0xb8>
 800af0e:	2b70      	cmp	r3, #112	; 0x70
 800af10:	d811      	bhi.n	800af36 <TIM_SlaveTimer_SetConfig+0x76>
 800af12:	2b30      	cmp	r3, #48	; 0x30
 800af14:	d07d      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
 800af16:	2b30      	cmp	r3, #48	; 0x30
 800af18:	d806      	bhi.n	800af28 <TIM_SlaveTimer_SetConfig+0x68>
 800af1a:	2b10      	cmp	r3, #16
 800af1c:	d079      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
 800af1e:	2b20      	cmp	r3, #32
 800af20:	d077      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
 800af22:	2b00      	cmp	r3, #0
 800af24:	d075      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 800af26:	e075      	b.n	800b014 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800af28:	2b50      	cmp	r3, #80	; 0x50
 800af2a:	d05e      	beq.n	800afea <TIM_SlaveTimer_SetConfig+0x12a>
 800af2c:	2b60      	cmp	r3, #96	; 0x60
 800af2e:	d066      	beq.n	800affe <TIM_SlaveTimer_SetConfig+0x13e>
 800af30:	2b40      	cmp	r3, #64	; 0x40
 800af32:	d02c      	beq.n	800af8e <TIM_SlaveTimer_SetConfig+0xce>
      break;
 800af34:	e06e      	b.n	800b014 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800af36:	4a3a      	ldr	r2, [pc, #232]	; (800b020 <TIM_SlaveTimer_SetConfig+0x160>)
 800af38:	4293      	cmp	r3, r2
 800af3a:	d06a      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
 800af3c:	4a38      	ldr	r2, [pc, #224]	; (800b020 <TIM_SlaveTimer_SetConfig+0x160>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d809      	bhi.n	800af56 <TIM_SlaveTimer_SetConfig+0x96>
 800af42:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800af46:	d064      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
 800af48:	4a36      	ldr	r2, [pc, #216]	; (800b024 <TIM_SlaveTimer_SetConfig+0x164>)
 800af4a:	4293      	cmp	r3, r2
 800af4c:	d061      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
 800af4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800af52:	d05e      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800af54:	e05e      	b.n	800b014 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800af56:	4a34      	ldr	r2, [pc, #208]	; (800b028 <TIM_SlaveTimer_SetConfig+0x168>)
 800af58:	4293      	cmp	r3, r2
 800af5a:	d05a      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
 800af5c:	4a32      	ldr	r2, [pc, #200]	; (800b028 <TIM_SlaveTimer_SetConfig+0x168>)
 800af5e:	4293      	cmp	r3, r2
 800af60:	d803      	bhi.n	800af6a <TIM_SlaveTimer_SetConfig+0xaa>
 800af62:	4a32      	ldr	r2, [pc, #200]	; (800b02c <TIM_SlaveTimer_SetConfig+0x16c>)
 800af64:	4293      	cmp	r3, r2
 800af66:	d054      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800af68:	e054      	b.n	800b014 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800af6a:	4a31      	ldr	r2, [pc, #196]	; (800b030 <TIM_SlaveTimer_SetConfig+0x170>)
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d050      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
 800af70:	4a30      	ldr	r2, [pc, #192]	; (800b034 <TIM_SlaveTimer_SetConfig+0x174>)
 800af72:	4293      	cmp	r3, r2
 800af74:	d04d      	beq.n	800b012 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800af76:	e04d      	b.n	800b014 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	6818      	ldr	r0, [r3, #0]
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	68d9      	ldr	r1, [r3, #12]
 800af80:	683b      	ldr	r3, [r7, #0]
 800af82:	689a      	ldr	r2, [r3, #8]
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	691b      	ldr	r3, [r3, #16]
 800af88:	f000 f8d2 	bl	800b130 <TIM_ETR_SetConfig>
      break;
 800af8c:	e042      	b.n	800b014 <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	2b05      	cmp	r3, #5
 800af94:	d004      	beq.n	800afa0 <TIM_SlaveTimer_SetConfig+0xe0>
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800af9e:	d101      	bne.n	800afa4 <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 800afa0:	2301      	movs	r3, #1
 800afa2:	e038      	b.n	800b016 <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	6a1b      	ldr	r3, [r3, #32]
 800afaa:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	6a1a      	ldr	r2, [r3, #32]
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f022 0201 	bic.w	r2, r2, #1
 800afba:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	699b      	ldr	r3, [r3, #24]
 800afc2:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800afca:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	691b      	ldr	r3, [r3, #16]
 800afd0:	011b      	lsls	r3, r3, #4
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	4313      	orrs	r3, r2
 800afd6:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	68fa      	ldr	r2, [r7, #12]
 800afde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	693a      	ldr	r2, [r7, #16]
 800afe6:	621a      	str	r2, [r3, #32]
      break;
 800afe8:	e014      	b.n	800b014 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6818      	ldr	r0, [r3, #0]
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	6899      	ldr	r1, [r3, #8]
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	691b      	ldr	r3, [r3, #16]
 800aff6:	461a      	mov	r2, r3
 800aff8:	f000 f81e 	bl	800b038 <TIM_TI1_ConfigInputStage>
      break;
 800affc:	e00a      	b.n	800b014 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	6818      	ldr	r0, [r3, #0]
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	6899      	ldr	r1, [r3, #8]
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	691b      	ldr	r3, [r3, #16]
 800b00a:	461a      	mov	r2, r3
 800b00c:	f000 f843 	bl	800b096 <TIM_TI2_ConfigInputStage>
      break;
 800b010:	e000      	b.n	800b014 <TIM_SlaveTimer_SetConfig+0x154>
      break;
 800b012:	bf00      	nop
  }
  return HAL_OK;
 800b014:	2300      	movs	r3, #0
}
 800b016:	4618      	mov	r0, r3
 800b018:	3718      	adds	r7, #24
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd80      	pop	{r7, pc}
 800b01e:	bf00      	nop
 800b020:	00100030 	.word	0x00100030
 800b024:	00100020 	.word	0x00100020
 800b028:	00100050 	.word	0x00100050
 800b02c:	00100040 	.word	0x00100040
 800b030:	00100060 	.word	0x00100060
 800b034:	00100070 	.word	0x00100070

0800b038 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b038:	b480      	push	{r7}
 800b03a:	b087      	sub	sp, #28
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	60f8      	str	r0, [r7, #12]
 800b040:	60b9      	str	r1, [r7, #8]
 800b042:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	6a1b      	ldr	r3, [r3, #32]
 800b048:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	6a1b      	ldr	r3, [r3, #32]
 800b04e:	f023 0201 	bic.w	r2, r3, #1
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	699b      	ldr	r3, [r3, #24]
 800b05a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b062:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	011b      	lsls	r3, r3, #4
 800b068:	693a      	ldr	r2, [r7, #16]
 800b06a:	4313      	orrs	r3, r2
 800b06c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	f023 030a 	bic.w	r3, r3, #10
 800b074:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b076:	697a      	ldr	r2, [r7, #20]
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	4313      	orrs	r3, r2
 800b07c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	693a      	ldr	r2, [r7, #16]
 800b082:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	697a      	ldr	r2, [r7, #20]
 800b088:	621a      	str	r2, [r3, #32]
}
 800b08a:	bf00      	nop
 800b08c:	371c      	adds	r7, #28
 800b08e:	46bd      	mov	sp, r7
 800b090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b094:	4770      	bx	lr

0800b096 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b096:	b480      	push	{r7}
 800b098:	b087      	sub	sp, #28
 800b09a:	af00      	add	r7, sp, #0
 800b09c:	60f8      	str	r0, [r7, #12]
 800b09e:	60b9      	str	r1, [r7, #8]
 800b0a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	6a1b      	ldr	r3, [r3, #32]
 800b0a6:	f023 0210 	bic.w	r2, r3, #16
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	699b      	ldr	r3, [r3, #24]
 800b0b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	6a1b      	ldr	r3, [r3, #32]
 800b0b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b0ba:	697b      	ldr	r3, [r7, #20]
 800b0bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b0c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	031b      	lsls	r3, r3, #12
 800b0c6:	697a      	ldr	r2, [r7, #20]
 800b0c8:	4313      	orrs	r3, r2
 800b0ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b0cc:	693b      	ldr	r3, [r7, #16]
 800b0ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b0d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	011b      	lsls	r3, r3, #4
 800b0d8:	693a      	ldr	r2, [r7, #16]
 800b0da:	4313      	orrs	r3, r2
 800b0dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	697a      	ldr	r2, [r7, #20]
 800b0e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	693a      	ldr	r2, [r7, #16]
 800b0e8:	621a      	str	r2, [r3, #32]
}
 800b0ea:	bf00      	nop
 800b0ec:	371c      	adds	r7, #28
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f4:	4770      	bx	lr

0800b0f6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b0f6:	b480      	push	{r7}
 800b0f8:	b085      	sub	sp, #20
 800b0fa:	af00      	add	r7, sp, #0
 800b0fc:	6078      	str	r0, [r7, #4]
 800b0fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	689b      	ldr	r3, [r3, #8]
 800b104:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b10c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b110:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b112:	683a      	ldr	r2, [r7, #0]
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	4313      	orrs	r3, r2
 800b118:	f043 0307 	orr.w	r3, r3, #7
 800b11c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	68fa      	ldr	r2, [r7, #12]
 800b122:	609a      	str	r2, [r3, #8]
}
 800b124:	bf00      	nop
 800b126:	3714      	adds	r7, #20
 800b128:	46bd      	mov	sp, r7
 800b12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12e:	4770      	bx	lr

0800b130 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b130:	b480      	push	{r7}
 800b132:	b087      	sub	sp, #28
 800b134:	af00      	add	r7, sp, #0
 800b136:	60f8      	str	r0, [r7, #12]
 800b138:	60b9      	str	r1, [r7, #8]
 800b13a:	607a      	str	r2, [r7, #4]
 800b13c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	689b      	ldr	r3, [r3, #8]
 800b142:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b144:	697b      	ldr	r3, [r7, #20]
 800b146:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b14a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b14c:	683b      	ldr	r3, [r7, #0]
 800b14e:	021a      	lsls	r2, r3, #8
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	431a      	orrs	r2, r3
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	4313      	orrs	r3, r2
 800b158:	697a      	ldr	r2, [r7, #20]
 800b15a:	4313      	orrs	r3, r2
 800b15c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	697a      	ldr	r2, [r7, #20]
 800b162:	609a      	str	r2, [r3, #8]
}
 800b164:	bf00      	nop
 800b166:	371c      	adds	r7, #28
 800b168:	46bd      	mov	sp, r7
 800b16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16e:	4770      	bx	lr

0800b170 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b170:	b480      	push	{r7}
 800b172:	b085      	sub	sp, #20
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
 800b178:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b180:	2b01      	cmp	r3, #1
 800b182:	d101      	bne.n	800b188 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b184:	2302      	movs	r3, #2
 800b186:	e074      	b.n	800b272 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2201      	movs	r2, #1
 800b18c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2202      	movs	r2, #2
 800b194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	685b      	ldr	r3, [r3, #4]
 800b19e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	689b      	ldr	r3, [r3, #8]
 800b1a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	4a34      	ldr	r2, [pc, #208]	; (800b280 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d009      	beq.n	800b1c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	4a33      	ldr	r2, [pc, #204]	; (800b284 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b1b8:	4293      	cmp	r3, r2
 800b1ba:	d004      	beq.n	800b1c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4a31      	ldr	r2, [pc, #196]	; (800b288 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d108      	bne.n	800b1d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b1cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	685b      	ldr	r3, [r3, #4]
 800b1d2:	68fa      	ldr	r2, [r7, #12]
 800b1d4:	4313      	orrs	r3, r2
 800b1d6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800b1de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	68fa      	ldr	r2, [r7, #12]
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	68fa      	ldr	r2, [r7, #12]
 800b1f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	4a21      	ldr	r2, [pc, #132]	; (800b280 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	d022      	beq.n	800b246 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b208:	d01d      	beq.n	800b246 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	4a1f      	ldr	r2, [pc, #124]	; (800b28c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b210:	4293      	cmp	r3, r2
 800b212:	d018      	beq.n	800b246 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	4a1d      	ldr	r2, [pc, #116]	; (800b290 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d013      	beq.n	800b246 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	4a1c      	ldr	r2, [pc, #112]	; (800b294 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d00e      	beq.n	800b246 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	4a15      	ldr	r2, [pc, #84]	; (800b284 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b22e:	4293      	cmp	r3, r2
 800b230:	d009      	beq.n	800b246 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	4a18      	ldr	r2, [pc, #96]	; (800b298 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b238:	4293      	cmp	r3, r2
 800b23a:	d004      	beq.n	800b246 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	4a11      	ldr	r2, [pc, #68]	; (800b288 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b242:	4293      	cmp	r3, r2
 800b244:	d10c      	bne.n	800b260 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b24c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	689b      	ldr	r3, [r3, #8]
 800b252:	68ba      	ldr	r2, [r7, #8]
 800b254:	4313      	orrs	r3, r2
 800b256:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	68ba      	ldr	r2, [r7, #8]
 800b25e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2201      	movs	r2, #1
 800b264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2200      	movs	r2, #0
 800b26c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b270:	2300      	movs	r3, #0
}
 800b272:	4618      	mov	r0, r3
 800b274:	3714      	adds	r7, #20
 800b276:	46bd      	mov	sp, r7
 800b278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27c:	4770      	bx	lr
 800b27e:	bf00      	nop
 800b280:	40012c00 	.word	0x40012c00
 800b284:	40013400 	.word	0x40013400
 800b288:	40015000 	.word	0x40015000
 800b28c:	40000400 	.word	0x40000400
 800b290:	40000800 	.word	0x40000800
 800b294:	40000c00 	.word	0x40000c00
 800b298:	40014000 	.word	0x40014000

0800b29c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b085      	sub	sp, #20
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
 800b2a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b2b0:	2b01      	cmp	r3, #1
 800b2b2:	d101      	bne.n	800b2b8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b2b4:	2302      	movs	r3, #2
 800b2b6:	e096      	b.n	800b3e6 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	68db      	ldr	r3, [r3, #12]
 800b2ca:	4313      	orrs	r3, r2
 800b2cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	689b      	ldr	r3, [r3, #8]
 800b2d8:	4313      	orrs	r3, r2
 800b2da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	685b      	ldr	r3, [r3, #4]
 800b2e6:	4313      	orrs	r3, r2
 800b2e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	4313      	orrs	r3, r2
 800b2f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	691b      	ldr	r3, [r3, #16]
 800b302:	4313      	orrs	r3, r2
 800b304:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	695b      	ldr	r3, [r3, #20]
 800b310:	4313      	orrs	r3, r2
 800b312:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b31e:	4313      	orrs	r3, r2
 800b320:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	699b      	ldr	r3, [r3, #24]
 800b32c:	041b      	lsls	r3, r3, #16
 800b32e:	4313      	orrs	r3, r2
 800b330:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	4a2f      	ldr	r2, [pc, #188]	; (800b3f4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800b338:	4293      	cmp	r3, r2
 800b33a:	d009      	beq.n	800b350 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	4a2d      	ldr	r2, [pc, #180]	; (800b3f8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800b342:	4293      	cmp	r3, r2
 800b344:	d004      	beq.n	800b350 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	4a2c      	ldr	r2, [pc, #176]	; (800b3fc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800b34c:	4293      	cmp	r3, r2
 800b34e:	d106      	bne.n	800b35e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	69db      	ldr	r3, [r3, #28]
 800b35a:	4313      	orrs	r3, r2
 800b35c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	4a24      	ldr	r2, [pc, #144]	; (800b3f4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800b364:	4293      	cmp	r3, r2
 800b366:	d009      	beq.n	800b37c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	4a22      	ldr	r2, [pc, #136]	; (800b3f8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800b36e:	4293      	cmp	r3, r2
 800b370:	d004      	beq.n	800b37c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	4a21      	ldr	r2, [pc, #132]	; (800b3fc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800b378:	4293      	cmp	r3, r2
 800b37a:	d12b      	bne.n	800b3d4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b386:	051b      	lsls	r3, r3, #20
 800b388:	4313      	orrs	r3, r2
 800b38a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	6a1b      	ldr	r3, [r3, #32]
 800b396:	4313      	orrs	r3, r2
 800b398:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	4a11      	ldr	r2, [pc, #68]	; (800b3f4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800b3ae:	4293      	cmp	r3, r2
 800b3b0:	d009      	beq.n	800b3c6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	4a10      	ldr	r2, [pc, #64]	; (800b3f8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800b3b8:	4293      	cmp	r3, r2
 800b3ba:	d004      	beq.n	800b3c6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	4a0e      	ldr	r2, [pc, #56]	; (800b3fc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800b3c2:	4293      	cmp	r3, r2
 800b3c4:	d106      	bne.n	800b3d4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3d0:	4313      	orrs	r3, r2
 800b3d2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	68fa      	ldr	r2, [r7, #12]
 800b3da:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b3e4:	2300      	movs	r3, #0
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3714      	adds	r7, #20
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f0:	4770      	bx	lr
 800b3f2:	bf00      	nop
 800b3f4:	40012c00 	.word	0x40012c00
 800b3f8:	40013400 	.word	0x40013400
 800b3fc:	40015000 	.word	0x40015000

0800b400 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b400:	b480      	push	{r7}
 800b402:	b083      	sub	sp, #12
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b408:	bf00      	nop
 800b40a:	370c      	adds	r7, #12
 800b40c:	46bd      	mov	sp, r7
 800b40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b412:	4770      	bx	lr

0800b414 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b414:	b480      	push	{r7}
 800b416:	b083      	sub	sp, #12
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b41c:	bf00      	nop
 800b41e:	370c      	adds	r7, #12
 800b420:	46bd      	mov	sp, r7
 800b422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b426:	4770      	bx	lr

0800b428 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b428:	b480      	push	{r7}
 800b42a:	b083      	sub	sp, #12
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b430:	bf00      	nop
 800b432:	370c      	adds	r7, #12
 800b434:	46bd      	mov	sp, r7
 800b436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43a:	4770      	bx	lr

0800b43c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b43c:	b480      	push	{r7}
 800b43e:	b083      	sub	sp, #12
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b444:	bf00      	nop
 800b446:	370c      	adds	r7, #12
 800b448:	46bd      	mov	sp, r7
 800b44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44e:	4770      	bx	lr

0800b450 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b450:	b480      	push	{r7}
 800b452:	b083      	sub	sp, #12
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b458:	bf00      	nop
 800b45a:	370c      	adds	r7, #12
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr

0800b464 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b464:	b480      	push	{r7}
 800b466:	b083      	sub	sp, #12
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b46c:	bf00      	nop
 800b46e:	370c      	adds	r7, #12
 800b470:	46bd      	mov	sp, r7
 800b472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b476:	4770      	bx	lr

0800b478 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b478:	b480      	push	{r7}
 800b47a:	b083      	sub	sp, #12
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b480:	bf00      	nop
 800b482:	370c      	adds	r7, #12
 800b484:	46bd      	mov	sp, r7
 800b486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48a:	4770      	bx	lr

0800b48c <LL_EXTI_EnableIT_0_31>:
{
 800b48c:	b480      	push	{r7}
 800b48e:	b083      	sub	sp, #12
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800b494:	4b05      	ldr	r3, [pc, #20]	; (800b4ac <LL_EXTI_EnableIT_0_31+0x20>)
 800b496:	681a      	ldr	r2, [r3, #0]
 800b498:	4904      	ldr	r1, [pc, #16]	; (800b4ac <LL_EXTI_EnableIT_0_31+0x20>)
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	4313      	orrs	r3, r2
 800b49e:	600b      	str	r3, [r1, #0]
}
 800b4a0:	bf00      	nop
 800b4a2:	370c      	adds	r7, #12
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4aa:	4770      	bx	lr
 800b4ac:	40010400 	.word	0x40010400

0800b4b0 <LL_EXTI_EnableIT_32_63>:
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b083      	sub	sp, #12
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800b4b8:	4b05      	ldr	r3, [pc, #20]	; (800b4d0 <LL_EXTI_EnableIT_32_63+0x20>)
 800b4ba:	6a1a      	ldr	r2, [r3, #32]
 800b4bc:	4904      	ldr	r1, [pc, #16]	; (800b4d0 <LL_EXTI_EnableIT_32_63+0x20>)
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	620b      	str	r3, [r1, #32]
}
 800b4c4:	bf00      	nop
 800b4c6:	370c      	adds	r7, #12
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ce:	4770      	bx	lr
 800b4d0:	40010400 	.word	0x40010400

0800b4d4 <LL_EXTI_DisableIT_0_31>:
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b083      	sub	sp, #12
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800b4dc:	4b06      	ldr	r3, [pc, #24]	; (800b4f8 <LL_EXTI_DisableIT_0_31+0x24>)
 800b4de:	681a      	ldr	r2, [r3, #0]
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	43db      	mvns	r3, r3
 800b4e4:	4904      	ldr	r1, [pc, #16]	; (800b4f8 <LL_EXTI_DisableIT_0_31+0x24>)
 800b4e6:	4013      	ands	r3, r2
 800b4e8:	600b      	str	r3, [r1, #0]
}
 800b4ea:	bf00      	nop
 800b4ec:	370c      	adds	r7, #12
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f4:	4770      	bx	lr
 800b4f6:	bf00      	nop
 800b4f8:	40010400 	.word	0x40010400

0800b4fc <LL_EXTI_DisableIT_32_63>:
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	b083      	sub	sp, #12
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800b504:	4b06      	ldr	r3, [pc, #24]	; (800b520 <LL_EXTI_DisableIT_32_63+0x24>)
 800b506:	6a1a      	ldr	r2, [r3, #32]
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	43db      	mvns	r3, r3
 800b50c:	4904      	ldr	r1, [pc, #16]	; (800b520 <LL_EXTI_DisableIT_32_63+0x24>)
 800b50e:	4013      	ands	r3, r2
 800b510:	620b      	str	r3, [r1, #32]
}
 800b512:	bf00      	nop
 800b514:	370c      	adds	r7, #12
 800b516:	46bd      	mov	sp, r7
 800b518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51c:	4770      	bx	lr
 800b51e:	bf00      	nop
 800b520:	40010400 	.word	0x40010400

0800b524 <LL_EXTI_EnableEvent_0_31>:
{
 800b524:	b480      	push	{r7}
 800b526:	b083      	sub	sp, #12
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800b52c:	4b05      	ldr	r3, [pc, #20]	; (800b544 <LL_EXTI_EnableEvent_0_31+0x20>)
 800b52e:	685a      	ldr	r2, [r3, #4]
 800b530:	4904      	ldr	r1, [pc, #16]	; (800b544 <LL_EXTI_EnableEvent_0_31+0x20>)
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	4313      	orrs	r3, r2
 800b536:	604b      	str	r3, [r1, #4]
}
 800b538:	bf00      	nop
 800b53a:	370c      	adds	r7, #12
 800b53c:	46bd      	mov	sp, r7
 800b53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b542:	4770      	bx	lr
 800b544:	40010400 	.word	0x40010400

0800b548 <LL_EXTI_EnableEvent_32_63>:
{
 800b548:	b480      	push	{r7}
 800b54a:	b083      	sub	sp, #12
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800b550:	4b05      	ldr	r3, [pc, #20]	; (800b568 <LL_EXTI_EnableEvent_32_63+0x20>)
 800b552:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b554:	4904      	ldr	r1, [pc, #16]	; (800b568 <LL_EXTI_EnableEvent_32_63+0x20>)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	4313      	orrs	r3, r2
 800b55a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800b55c:	bf00      	nop
 800b55e:	370c      	adds	r7, #12
 800b560:	46bd      	mov	sp, r7
 800b562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b566:	4770      	bx	lr
 800b568:	40010400 	.word	0x40010400

0800b56c <LL_EXTI_DisableEvent_0_31>:
{
 800b56c:	b480      	push	{r7}
 800b56e:	b083      	sub	sp, #12
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800b574:	4b06      	ldr	r3, [pc, #24]	; (800b590 <LL_EXTI_DisableEvent_0_31+0x24>)
 800b576:	685a      	ldr	r2, [r3, #4]
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	43db      	mvns	r3, r3
 800b57c:	4904      	ldr	r1, [pc, #16]	; (800b590 <LL_EXTI_DisableEvent_0_31+0x24>)
 800b57e:	4013      	ands	r3, r2
 800b580:	604b      	str	r3, [r1, #4]
}
 800b582:	bf00      	nop
 800b584:	370c      	adds	r7, #12
 800b586:	46bd      	mov	sp, r7
 800b588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58c:	4770      	bx	lr
 800b58e:	bf00      	nop
 800b590:	40010400 	.word	0x40010400

0800b594 <LL_EXTI_DisableEvent_32_63>:
{
 800b594:	b480      	push	{r7}
 800b596:	b083      	sub	sp, #12
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800b59c:	4b06      	ldr	r3, [pc, #24]	; (800b5b8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800b59e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	43db      	mvns	r3, r3
 800b5a4:	4904      	ldr	r1, [pc, #16]	; (800b5b8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800b5a6:	4013      	ands	r3, r2
 800b5a8:	624b      	str	r3, [r1, #36]	; 0x24
}
 800b5aa:	bf00      	nop
 800b5ac:	370c      	adds	r7, #12
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b4:	4770      	bx	lr
 800b5b6:	bf00      	nop
 800b5b8:	40010400 	.word	0x40010400

0800b5bc <LL_EXTI_EnableRisingTrig_0_31>:
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b083      	sub	sp, #12
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800b5c4:	4b05      	ldr	r3, [pc, #20]	; (800b5dc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800b5c6:	689a      	ldr	r2, [r3, #8]
 800b5c8:	4904      	ldr	r1, [pc, #16]	; (800b5dc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	4313      	orrs	r3, r2
 800b5ce:	608b      	str	r3, [r1, #8]
}
 800b5d0:	bf00      	nop
 800b5d2:	370c      	adds	r7, #12
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5da:	4770      	bx	lr
 800b5dc:	40010400 	.word	0x40010400

0800b5e0 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b083      	sub	sp, #12
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800b5e8:	4b05      	ldr	r3, [pc, #20]	; (800b600 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800b5ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b5ec:	4904      	ldr	r1, [pc, #16]	; (800b600 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	4313      	orrs	r3, r2
 800b5f2:	628b      	str	r3, [r1, #40]	; 0x28
}
 800b5f4:	bf00      	nop
 800b5f6:	370c      	adds	r7, #12
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fe:	4770      	bx	lr
 800b600:	40010400 	.word	0x40010400

0800b604 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800b604:	b480      	push	{r7}
 800b606:	b083      	sub	sp, #12
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800b60c:	4b06      	ldr	r3, [pc, #24]	; (800b628 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800b60e:	689a      	ldr	r2, [r3, #8]
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	43db      	mvns	r3, r3
 800b614:	4904      	ldr	r1, [pc, #16]	; (800b628 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800b616:	4013      	ands	r3, r2
 800b618:	608b      	str	r3, [r1, #8]
}
 800b61a:	bf00      	nop
 800b61c:	370c      	adds	r7, #12
 800b61e:	46bd      	mov	sp, r7
 800b620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b624:	4770      	bx	lr
 800b626:	bf00      	nop
 800b628:	40010400 	.word	0x40010400

0800b62c <LL_EXTI_DisableRisingTrig_32_63>:
{
 800b62c:	b480      	push	{r7}
 800b62e:	b083      	sub	sp, #12
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800b634:	4b06      	ldr	r3, [pc, #24]	; (800b650 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800b636:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	43db      	mvns	r3, r3
 800b63c:	4904      	ldr	r1, [pc, #16]	; (800b650 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800b63e:	4013      	ands	r3, r2
 800b640:	628b      	str	r3, [r1, #40]	; 0x28
}
 800b642:	bf00      	nop
 800b644:	370c      	adds	r7, #12
 800b646:	46bd      	mov	sp, r7
 800b648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64c:	4770      	bx	lr
 800b64e:	bf00      	nop
 800b650:	40010400 	.word	0x40010400

0800b654 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800b654:	b480      	push	{r7}
 800b656:	b083      	sub	sp, #12
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800b65c:	4b05      	ldr	r3, [pc, #20]	; (800b674 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800b65e:	68da      	ldr	r2, [r3, #12]
 800b660:	4904      	ldr	r1, [pc, #16]	; (800b674 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	4313      	orrs	r3, r2
 800b666:	60cb      	str	r3, [r1, #12]
}
 800b668:	bf00      	nop
 800b66a:	370c      	adds	r7, #12
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr
 800b674:	40010400 	.word	0x40010400

0800b678 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800b678:	b480      	push	{r7}
 800b67a:	b083      	sub	sp, #12
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800b680:	4b05      	ldr	r3, [pc, #20]	; (800b698 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800b682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b684:	4904      	ldr	r1, [pc, #16]	; (800b698 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	4313      	orrs	r3, r2
 800b68a:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800b68c:	bf00      	nop
 800b68e:	370c      	adds	r7, #12
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr
 800b698:	40010400 	.word	0x40010400

0800b69c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800b69c:	b480      	push	{r7}
 800b69e:	b083      	sub	sp, #12
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800b6a4:	4b06      	ldr	r3, [pc, #24]	; (800b6c0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800b6a6:	68da      	ldr	r2, [r3, #12]
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	43db      	mvns	r3, r3
 800b6ac:	4904      	ldr	r1, [pc, #16]	; (800b6c0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800b6ae:	4013      	ands	r3, r2
 800b6b0:	60cb      	str	r3, [r1, #12]
}
 800b6b2:	bf00      	nop
 800b6b4:	370c      	adds	r7, #12
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6bc:	4770      	bx	lr
 800b6be:	bf00      	nop
 800b6c0:	40010400 	.word	0x40010400

0800b6c4 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b083      	sub	sp, #12
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800b6cc:	4b06      	ldr	r3, [pc, #24]	; (800b6e8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800b6ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	43db      	mvns	r3, r3
 800b6d4:	4904      	ldr	r1, [pc, #16]	; (800b6e8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800b6d6:	4013      	ands	r3, r2
 800b6d8:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800b6da:	bf00      	nop
 800b6dc:	370c      	adds	r7, #12
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e4:	4770      	bx	lr
 800b6e6:	bf00      	nop
 800b6e8:	40010400 	.word	0x40010400

0800b6ec <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b084      	sub	sp, #16
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	7a1b      	ldrb	r3, [r3, #8]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	f000 80c8 	beq.w	800b892 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d05d      	beq.n	800b7c6 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	7a5b      	ldrb	r3, [r3, #9]
 800b70e:	2b01      	cmp	r3, #1
 800b710:	d00e      	beq.n	800b730 <LL_EXTI_Init+0x44>
 800b712:	2b02      	cmp	r3, #2
 800b714:	d017      	beq.n	800b746 <LL_EXTI_Init+0x5a>
 800b716:	2b00      	cmp	r3, #0
 800b718:	d120      	bne.n	800b75c <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	4618      	mov	r0, r3
 800b720:	f7ff ff24 	bl	800b56c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	4618      	mov	r0, r3
 800b72a:	f7ff feaf 	bl	800b48c <LL_EXTI_EnableIT_0_31>
          break;
 800b72e:	e018      	b.n	800b762 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	4618      	mov	r0, r3
 800b736:	f7ff fecd 	bl	800b4d4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	4618      	mov	r0, r3
 800b740:	f7ff fef0 	bl	800b524 <LL_EXTI_EnableEvent_0_31>
          break;
 800b744:	e00d      	b.n	800b762 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	4618      	mov	r0, r3
 800b74c:	f7ff fe9e 	bl	800b48c <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	4618      	mov	r0, r3
 800b756:	f7ff fee5 	bl	800b524 <LL_EXTI_EnableEvent_0_31>
          break;
 800b75a:	e002      	b.n	800b762 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800b75c:	2301      	movs	r3, #1
 800b75e:	60fb      	str	r3, [r7, #12]
          break;
 800b760:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	7a9b      	ldrb	r3, [r3, #10]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d02d      	beq.n	800b7c6 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	7a9b      	ldrb	r3, [r3, #10]
 800b76e:	2b02      	cmp	r3, #2
 800b770:	d00e      	beq.n	800b790 <LL_EXTI_Init+0xa4>
 800b772:	2b03      	cmp	r3, #3
 800b774:	d017      	beq.n	800b7a6 <LL_EXTI_Init+0xba>
 800b776:	2b01      	cmp	r3, #1
 800b778:	d120      	bne.n	800b7bc <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	4618      	mov	r0, r3
 800b780:	f7ff ff8c 	bl	800b69c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	4618      	mov	r0, r3
 800b78a:	f7ff ff17 	bl	800b5bc <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800b78e:	e01b      	b.n	800b7c8 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4618      	mov	r0, r3
 800b796:	f7ff ff35 	bl	800b604 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	4618      	mov	r0, r3
 800b7a0:	f7ff ff58 	bl	800b654 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800b7a4:	e010      	b.n	800b7c8 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	f7ff ff06 	bl	800b5bc <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	f7ff ff4d 	bl	800b654 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800b7ba:	e005      	b.n	800b7c8 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	f043 0302 	orr.w	r3, r3, #2
 800b7c2:	60fb      	str	r3, [r7, #12]
            break;
 800b7c4:	e000      	b.n	800b7c8 <LL_EXTI_Init+0xdc>
        }
      }
 800b7c6:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	685b      	ldr	r3, [r3, #4]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d075      	beq.n	800b8bc <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	7a5b      	ldrb	r3, [r3, #9]
 800b7d4:	2b01      	cmp	r3, #1
 800b7d6:	d00e      	beq.n	800b7f6 <LL_EXTI_Init+0x10a>
 800b7d8:	2b02      	cmp	r3, #2
 800b7da:	d017      	beq.n	800b80c <LL_EXTI_Init+0x120>
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d120      	bne.n	800b822 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	685b      	ldr	r3, [r3, #4]
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	f7ff fed5 	bl	800b594 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	685b      	ldr	r3, [r3, #4]
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	f7ff fe5e 	bl	800b4b0 <LL_EXTI_EnableIT_32_63>
          break;
 800b7f4:	e01a      	b.n	800b82c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	685b      	ldr	r3, [r3, #4]
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	f7ff fe7e 	bl	800b4fc <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	685b      	ldr	r3, [r3, #4]
 800b804:	4618      	mov	r0, r3
 800b806:	f7ff fe9f 	bl	800b548 <LL_EXTI_EnableEvent_32_63>
          break;
 800b80a:	e00f      	b.n	800b82c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	685b      	ldr	r3, [r3, #4]
 800b810:	4618      	mov	r0, r3
 800b812:	f7ff fe4d 	bl	800b4b0 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	685b      	ldr	r3, [r3, #4]
 800b81a:	4618      	mov	r0, r3
 800b81c:	f7ff fe94 	bl	800b548 <LL_EXTI_EnableEvent_32_63>
          break;
 800b820:	e004      	b.n	800b82c <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	f043 0304 	orr.w	r3, r3, #4
 800b828:	60fb      	str	r3, [r7, #12]
          break;
 800b82a:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	7a9b      	ldrb	r3, [r3, #10]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d043      	beq.n	800b8bc <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	7a9b      	ldrb	r3, [r3, #10]
 800b838:	2b02      	cmp	r3, #2
 800b83a:	d00e      	beq.n	800b85a <LL_EXTI_Init+0x16e>
 800b83c:	2b03      	cmp	r3, #3
 800b83e:	d017      	beq.n	800b870 <LL_EXTI_Init+0x184>
 800b840:	2b01      	cmp	r3, #1
 800b842:	d120      	bne.n	800b886 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	685b      	ldr	r3, [r3, #4]
 800b848:	4618      	mov	r0, r3
 800b84a:	f7ff ff3b 	bl	800b6c4 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	685b      	ldr	r3, [r3, #4]
 800b852:	4618      	mov	r0, r3
 800b854:	f7ff fec4 	bl	800b5e0 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800b858:	e031      	b.n	800b8be <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	685b      	ldr	r3, [r3, #4]
 800b85e:	4618      	mov	r0, r3
 800b860:	f7ff fee4 	bl	800b62c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	685b      	ldr	r3, [r3, #4]
 800b868:	4618      	mov	r0, r3
 800b86a:	f7ff ff05 	bl	800b678 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800b86e:	e026      	b.n	800b8be <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	685b      	ldr	r3, [r3, #4]
 800b874:	4618      	mov	r0, r3
 800b876:	f7ff feb3 	bl	800b5e0 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	685b      	ldr	r3, [r3, #4]
 800b87e:	4618      	mov	r0, r3
 800b880:	f7ff fefa 	bl	800b678 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800b884:	e01b      	b.n	800b8be <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f043 0305 	orr.w	r3, r3, #5
 800b88c:	60fb      	str	r3, [r7, #12]
            break;
 800b88e:	bf00      	nop
 800b890:	e015      	b.n	800b8be <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	4618      	mov	r0, r3
 800b898:	f7ff fe1c 	bl	800b4d4 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	f7ff fe63 	bl	800b56c <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	685b      	ldr	r3, [r3, #4]
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f7ff fe26 	bl	800b4fc <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	685b      	ldr	r3, [r3, #4]
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	f7ff fe6d 	bl	800b594 <LL_EXTI_DisableEvent_32_63>
 800b8ba:	e000      	b.n	800b8be <LL_EXTI_Init+0x1d2>
      }
 800b8bc:	bf00      	nop
  }

  return status;
 800b8be:	68fb      	ldr	r3, [r7, #12]
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3710      	adds	r7, #16
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}

0800b8c8 <LL_GPIO_SetPinMode>:
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b089      	sub	sp, #36	; 0x24
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	60f8      	str	r0, [r7, #12]
 800b8d0:	60b9      	str	r1, [r7, #8]
 800b8d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	681a      	ldr	r2, [r3, #0]
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	fa93 f3a3 	rbit	r3, r3
 800b8e2:	613b      	str	r3, [r7, #16]
  return result;
 800b8e4:	693b      	ldr	r3, [r7, #16]
 800b8e6:	fab3 f383 	clz	r3, r3
 800b8ea:	b2db      	uxtb	r3, r3
 800b8ec:	005b      	lsls	r3, r3, #1
 800b8ee:	2103      	movs	r1, #3
 800b8f0:	fa01 f303 	lsl.w	r3, r1, r3
 800b8f4:	43db      	mvns	r3, r3
 800b8f6:	401a      	ands	r2, r3
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8fc:	69fb      	ldr	r3, [r7, #28]
 800b8fe:	fa93 f3a3 	rbit	r3, r3
 800b902:	61bb      	str	r3, [r7, #24]
  return result;
 800b904:	69bb      	ldr	r3, [r7, #24]
 800b906:	fab3 f383 	clz	r3, r3
 800b90a:	b2db      	uxtb	r3, r3
 800b90c:	005b      	lsls	r3, r3, #1
 800b90e:	6879      	ldr	r1, [r7, #4]
 800b910:	fa01 f303 	lsl.w	r3, r1, r3
 800b914:	431a      	orrs	r2, r3
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	601a      	str	r2, [r3, #0]
}
 800b91a:	bf00      	nop
 800b91c:	3724      	adds	r7, #36	; 0x24
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr

0800b926 <LL_GPIO_SetPinOutputType>:
{
 800b926:	b480      	push	{r7}
 800b928:	b085      	sub	sp, #20
 800b92a:	af00      	add	r7, sp, #0
 800b92c:	60f8      	str	r0, [r7, #12]
 800b92e:	60b9      	str	r1, [r7, #8]
 800b930:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	685a      	ldr	r2, [r3, #4]
 800b936:	68bb      	ldr	r3, [r7, #8]
 800b938:	43db      	mvns	r3, r3
 800b93a:	401a      	ands	r2, r3
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	6879      	ldr	r1, [r7, #4]
 800b940:	fb01 f303 	mul.w	r3, r1, r3
 800b944:	431a      	orrs	r2, r3
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	605a      	str	r2, [r3, #4]
}
 800b94a:	bf00      	nop
 800b94c:	3714      	adds	r7, #20
 800b94e:	46bd      	mov	sp, r7
 800b950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b954:	4770      	bx	lr

0800b956 <LL_GPIO_SetPinSpeed>:
{
 800b956:	b480      	push	{r7}
 800b958:	b089      	sub	sp, #36	; 0x24
 800b95a:	af00      	add	r7, sp, #0
 800b95c:	60f8      	str	r0, [r7, #12]
 800b95e:	60b9      	str	r1, [r7, #8]
 800b960:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	689a      	ldr	r2, [r3, #8]
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	fa93 f3a3 	rbit	r3, r3
 800b970:	613b      	str	r3, [r7, #16]
  return result;
 800b972:	693b      	ldr	r3, [r7, #16]
 800b974:	fab3 f383 	clz	r3, r3
 800b978:	b2db      	uxtb	r3, r3
 800b97a:	005b      	lsls	r3, r3, #1
 800b97c:	2103      	movs	r1, #3
 800b97e:	fa01 f303 	lsl.w	r3, r1, r3
 800b982:	43db      	mvns	r3, r3
 800b984:	401a      	ands	r2, r3
 800b986:	68bb      	ldr	r3, [r7, #8]
 800b988:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b98a:	69fb      	ldr	r3, [r7, #28]
 800b98c:	fa93 f3a3 	rbit	r3, r3
 800b990:	61bb      	str	r3, [r7, #24]
  return result;
 800b992:	69bb      	ldr	r3, [r7, #24]
 800b994:	fab3 f383 	clz	r3, r3
 800b998:	b2db      	uxtb	r3, r3
 800b99a:	005b      	lsls	r3, r3, #1
 800b99c:	6879      	ldr	r1, [r7, #4]
 800b99e:	fa01 f303 	lsl.w	r3, r1, r3
 800b9a2:	431a      	orrs	r2, r3
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	609a      	str	r2, [r3, #8]
}
 800b9a8:	bf00      	nop
 800b9aa:	3724      	adds	r7, #36	; 0x24
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b2:	4770      	bx	lr

0800b9b4 <LL_GPIO_SetPinPull>:
{
 800b9b4:	b480      	push	{r7}
 800b9b6:	b089      	sub	sp, #36	; 0x24
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	60f8      	str	r0, [r7, #12]
 800b9bc:	60b9      	str	r1, [r7, #8]
 800b9be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	68da      	ldr	r2, [r3, #12]
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b9c8:	697b      	ldr	r3, [r7, #20]
 800b9ca:	fa93 f3a3 	rbit	r3, r3
 800b9ce:	613b      	str	r3, [r7, #16]
  return result;
 800b9d0:	693b      	ldr	r3, [r7, #16]
 800b9d2:	fab3 f383 	clz	r3, r3
 800b9d6:	b2db      	uxtb	r3, r3
 800b9d8:	005b      	lsls	r3, r3, #1
 800b9da:	2103      	movs	r1, #3
 800b9dc:	fa01 f303 	lsl.w	r3, r1, r3
 800b9e0:	43db      	mvns	r3, r3
 800b9e2:	401a      	ands	r2, r3
 800b9e4:	68bb      	ldr	r3, [r7, #8]
 800b9e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b9e8:	69fb      	ldr	r3, [r7, #28]
 800b9ea:	fa93 f3a3 	rbit	r3, r3
 800b9ee:	61bb      	str	r3, [r7, #24]
  return result;
 800b9f0:	69bb      	ldr	r3, [r7, #24]
 800b9f2:	fab3 f383 	clz	r3, r3
 800b9f6:	b2db      	uxtb	r3, r3
 800b9f8:	005b      	lsls	r3, r3, #1
 800b9fa:	6879      	ldr	r1, [r7, #4]
 800b9fc:	fa01 f303 	lsl.w	r3, r1, r3
 800ba00:	431a      	orrs	r2, r3
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	60da      	str	r2, [r3, #12]
}
 800ba06:	bf00      	nop
 800ba08:	3724      	adds	r7, #36	; 0x24
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba10:	4770      	bx	lr

0800ba12 <LL_GPIO_SetAFPin_0_7>:
{
 800ba12:	b480      	push	{r7}
 800ba14:	b089      	sub	sp, #36	; 0x24
 800ba16:	af00      	add	r7, sp, #0
 800ba18:	60f8      	str	r0, [r7, #12]
 800ba1a:	60b9      	str	r1, [r7, #8]
 800ba1c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	6a1a      	ldr	r2, [r3, #32]
 800ba22:	68bb      	ldr	r3, [r7, #8]
 800ba24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	fa93 f3a3 	rbit	r3, r3
 800ba2c:	613b      	str	r3, [r7, #16]
  return result;
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	fab3 f383 	clz	r3, r3
 800ba34:	b2db      	uxtb	r3, r3
 800ba36:	009b      	lsls	r3, r3, #2
 800ba38:	210f      	movs	r1, #15
 800ba3a:	fa01 f303 	lsl.w	r3, r1, r3
 800ba3e:	43db      	mvns	r3, r3
 800ba40:	401a      	ands	r2, r3
 800ba42:	68bb      	ldr	r3, [r7, #8]
 800ba44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba46:	69fb      	ldr	r3, [r7, #28]
 800ba48:	fa93 f3a3 	rbit	r3, r3
 800ba4c:	61bb      	str	r3, [r7, #24]
  return result;
 800ba4e:	69bb      	ldr	r3, [r7, #24]
 800ba50:	fab3 f383 	clz	r3, r3
 800ba54:	b2db      	uxtb	r3, r3
 800ba56:	009b      	lsls	r3, r3, #2
 800ba58:	6879      	ldr	r1, [r7, #4]
 800ba5a:	fa01 f303 	lsl.w	r3, r1, r3
 800ba5e:	431a      	orrs	r2, r3
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	621a      	str	r2, [r3, #32]
}
 800ba64:	bf00      	nop
 800ba66:	3724      	adds	r7, #36	; 0x24
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6e:	4770      	bx	lr

0800ba70 <LL_GPIO_SetAFPin_8_15>:
{
 800ba70:	b480      	push	{r7}
 800ba72:	b089      	sub	sp, #36	; 0x24
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	60f8      	str	r0, [r7, #12]
 800ba78:	60b9      	str	r1, [r7, #8]
 800ba7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	0a1b      	lsrs	r3, r3, #8
 800ba84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba86:	697b      	ldr	r3, [r7, #20]
 800ba88:	fa93 f3a3 	rbit	r3, r3
 800ba8c:	613b      	str	r3, [r7, #16]
  return result;
 800ba8e:	693b      	ldr	r3, [r7, #16]
 800ba90:	fab3 f383 	clz	r3, r3
 800ba94:	b2db      	uxtb	r3, r3
 800ba96:	009b      	lsls	r3, r3, #2
 800ba98:	210f      	movs	r1, #15
 800ba9a:	fa01 f303 	lsl.w	r3, r1, r3
 800ba9e:	43db      	mvns	r3, r3
 800baa0:	401a      	ands	r2, r3
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	0a1b      	lsrs	r3, r3, #8
 800baa6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800baa8:	69fb      	ldr	r3, [r7, #28]
 800baaa:	fa93 f3a3 	rbit	r3, r3
 800baae:	61bb      	str	r3, [r7, #24]
  return result;
 800bab0:	69bb      	ldr	r3, [r7, #24]
 800bab2:	fab3 f383 	clz	r3, r3
 800bab6:	b2db      	uxtb	r3, r3
 800bab8:	009b      	lsls	r3, r3, #2
 800baba:	6879      	ldr	r1, [r7, #4]
 800babc:	fa01 f303 	lsl.w	r3, r1, r3
 800bac0:	431a      	orrs	r2, r3
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	625a      	str	r2, [r3, #36]	; 0x24
}
 800bac6:	bf00      	nop
 800bac8:	3724      	adds	r7, #36	; 0x24
 800baca:	46bd      	mov	sp, r7
 800bacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad0:	4770      	bx	lr

0800bad2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800bad2:	b580      	push	{r7, lr}
 800bad4:	b086      	sub	sp, #24
 800bad6:	af00      	add	r7, sp, #0
 800bad8:	6078      	str	r0, [r7, #4]
 800bada:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	fa93 f3a3 	rbit	r3, r3
 800bae8:	60bb      	str	r3, [r7, #8]
  return result;
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	fab3 f383 	clz	r3, r3
 800baf0:	b2db      	uxtb	r3, r3
 800baf2:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800baf4:	e040      	b.n	800bb78 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	681a      	ldr	r2, [r3, #0]
 800bafa:	2101      	movs	r1, #1
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	fa01 f303 	lsl.w	r3, r1, r3
 800bb02:	4013      	ands	r3, r2
 800bb04:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d032      	beq.n	800bb72 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	461a      	mov	r2, r3
 800bb12:	6939      	ldr	r1, [r7, #16]
 800bb14:	6878      	ldr	r0, [r7, #4]
 800bb16:	f7ff fed7 	bl	800b8c8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	685b      	ldr	r3, [r3, #4]
 800bb1e:	2b01      	cmp	r3, #1
 800bb20:	d003      	beq.n	800bb2a <LL_GPIO_Init+0x58>
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	685b      	ldr	r3, [r3, #4]
 800bb26:	2b02      	cmp	r3, #2
 800bb28:	d106      	bne.n	800bb38 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	689b      	ldr	r3, [r3, #8]
 800bb2e:	461a      	mov	r2, r3
 800bb30:	6939      	ldr	r1, [r7, #16]
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f7ff ff0f 	bl	800b956 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	691b      	ldr	r3, [r3, #16]
 800bb3c:	461a      	mov	r2, r3
 800bb3e:	6939      	ldr	r1, [r7, #16]
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	f7ff ff37 	bl	800b9b4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	685b      	ldr	r3, [r3, #4]
 800bb4a:	2b02      	cmp	r3, #2
 800bb4c:	d111      	bne.n	800bb72 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	2bff      	cmp	r3, #255	; 0xff
 800bb52:	d807      	bhi.n	800bb64 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	695b      	ldr	r3, [r3, #20]
 800bb58:	461a      	mov	r2, r3
 800bb5a:	6939      	ldr	r1, [r7, #16]
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f7ff ff58 	bl	800ba12 <LL_GPIO_SetAFPin_0_7>
 800bb62:	e006      	b.n	800bb72 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	695b      	ldr	r3, [r3, #20]
 800bb68:	461a      	mov	r2, r3
 800bb6a:	6939      	ldr	r1, [r7, #16]
 800bb6c:	6878      	ldr	r0, [r7, #4]
 800bb6e:	f7ff ff7f 	bl	800ba70 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800bb72:	697b      	ldr	r3, [r7, #20]
 800bb74:	3301      	adds	r3, #1
 800bb76:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	681a      	ldr	r2, [r3, #0]
 800bb7c:	697b      	ldr	r3, [r7, #20]
 800bb7e:	fa22 f303 	lsr.w	r3, r2, r3
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d1b7      	bne.n	800baf6 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	685b      	ldr	r3, [r3, #4]
 800bb8a:	2b01      	cmp	r3, #1
 800bb8c:	d003      	beq.n	800bb96 <LL_GPIO_Init+0xc4>
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	685b      	ldr	r3, [r3, #4]
 800bb92:	2b02      	cmp	r3, #2
 800bb94:	d107      	bne.n	800bba6 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	6819      	ldr	r1, [r3, #0]
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	68db      	ldr	r3, [r3, #12]
 800bb9e:	461a      	mov	r2, r3
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f7ff fec0 	bl	800b926 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800bba6:	2300      	movs	r3, #0
}
 800bba8:	4618      	mov	r0, r3
 800bbaa:	3718      	adds	r7, #24
 800bbac:	46bd      	mov	sp, r7
 800bbae:	bd80      	pop	{r7, pc}

0800bbb0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 */

void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint8_t border_colour)
{
 800bbb0:	b590      	push	{r4, r7, lr}
 800bbb2:	b087      	sub	sp, #28
 800bbb4:	af02      	add	r7, sp, #8
 800bbb6:	4604      	mov	r4, r0
 800bbb8:	4608      	mov	r0, r1
 800bbba:	4611      	mov	r1, r2
 800bbbc:	461a      	mov	r2, r3
 800bbbe:	4623      	mov	r3, r4
 800bbc0:	80fb      	strh	r3, [r7, #6]
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	80bb      	strh	r3, [r7, #4]
 800bbc6:	460b      	mov	r3, r1
 800bbc8:	807b      	strh	r3, [r7, #2]
 800bbca:	4613      	mov	r3, r2
 800bbcc:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800bbce:	2300      	movs	r3, #0
 800bbd0:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800bbd2:	7bfa      	ldrb	r2, [r7, #15]
 800bbd4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800bbd8:	429a      	cmp	r2, r3
 800bbda:	d93a      	bls.n	800bc52 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa2>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800bbdc:	88ba      	ldrh	r2, [r7, #4]
 800bbde:	7bfb      	ldrb	r3, [r7, #15]
 800bbe0:	441a      	add	r2, r3
 800bbe2:	88b9      	ldrh	r1, [r7, #4]
 800bbe4:	883b      	ldrh	r3, [r7, #0]
 800bbe6:	4419      	add	r1, r3
 800bbe8:	7bfb      	ldrb	r3, [r7, #15]
 800bbea:	1acb      	subs	r3, r1, r3
 800bbec:	429a      	cmp	r2, r3
 800bbee:	f000 8090 	beq.w	800bd12 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
 800bbf2:	88fa      	ldrh	r2, [r7, #6]
 800bbf4:	7bfb      	ldrb	r3, [r7, #15]
 800bbf6:	441a      	add	r2, r3
 800bbf8:	88f9      	ldrh	r1, [r7, #6]
 800bbfa:	887b      	ldrh	r3, [r7, #2]
 800bbfc:	4419      	add	r1, r3
 800bbfe:	7bfb      	ldrb	r3, [r7, #15]
 800bc00:	1acb      	subs	r3, r1, r3
 800bc02:	429a      	cmp	r2, r3
 800bc04:	f000 8085 	beq.w	800bd12 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800bc08:	7bfb      	ldrb	r3, [r7, #15]
 800bc0a:	b29a      	uxth	r2, r3
 800bc0c:	88fb      	ldrh	r3, [r7, #6]
 800bc0e:	4413      	add	r3, r2
 800bc10:	b298      	uxth	r0, r3
 800bc12:	7bfb      	ldrb	r3, [r7, #15]
 800bc14:	b29a      	uxth	r2, r3
 800bc16:	88bb      	ldrh	r3, [r7, #4]
 800bc18:	4413      	add	r3, r2
 800bc1a:	b299      	uxth	r1, r3
 800bc1c:	7bfb      	ldrb	r3, [r7, #15]
 800bc1e:	b29b      	uxth	r3, r3
 800bc20:	005b      	lsls	r3, r3, #1
 800bc22:	b29b      	uxth	r3, r3
 800bc24:	887a      	ldrh	r2, [r7, #2]
 800bc26:	1ad3      	subs	r3, r2, r3
 800bc28:	b29b      	uxth	r3, r3
 800bc2a:	3301      	adds	r3, #1
 800bc2c:	b29c      	uxth	r4, r3
 800bc2e:	7bfb      	ldrb	r3, [r7, #15]
 800bc30:	b29b      	uxth	r3, r3
 800bc32:	005b      	lsls	r3, r3, #1
 800bc34:	b29b      	uxth	r3, r3
 800bc36:	883a      	ldrh	r2, [r7, #0]
 800bc38:	1ad3      	subs	r3, r2, r3
 800bc3a:	b29b      	uxth	r3, r3
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	b29a      	uxth	r2, r3
 800bc40:	2304      	movs	r3, #4
 800bc42:	9301      	str	r3, [sp, #4]
 800bc44:	8c3b      	ldrh	r3, [r7, #32]
 800bc46:	9300      	str	r3, [sp, #0]
 800bc48:	4613      	mov	r3, r2
 800bc4a:	4622      	mov	r2, r4
 800bc4c:	f000 fcd6 	bl	800c5fc <ILI9341_Draw_Rectangle>
				goto finish;
 800bc50:	e060      	b.n	800bd14 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x164>
			}
		}

		// Horizontal lines
		ILI9341_Draw_Horizontal_Line(	x + b,
 800bc52:	7bfb      	ldrb	r3, [r7, #15]
 800bc54:	b29a      	uxth	r2, r3
 800bc56:	88fb      	ldrh	r3, [r7, #6]
 800bc58:	4413      	add	r3, r2
 800bc5a:	b298      	uxth	r0, r3
 800bc5c:	7bfb      	ldrb	r3, [r7, #15]
 800bc5e:	b29a      	uxth	r2, r3
 800bc60:	88bb      	ldrh	r3, [r7, #4]
 800bc62:	4413      	add	r3, r2
 800bc64:	b299      	uxth	r1, r3
 800bc66:	7bfb      	ldrb	r3, [r7, #15]
 800bc68:	b29b      	uxth	r3, r3
 800bc6a:	005b      	lsls	r3, r3, #1
 800bc6c:	b29b      	uxth	r3, r3
 800bc6e:	887a      	ldrh	r2, [r7, #2]
 800bc70:	1ad3      	subs	r3, r2, r3
 800bc72:	b29a      	uxth	r2, r3
 800bc74:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bc78:	b29b      	uxth	r3, r3
 800bc7a:	f000 fa81 	bl	800c180 <ILI9341_Draw_Horizontal_Line>
										y + b,
										w - (2*b),
										border_colour);

		ILI9341_Draw_Horizontal_Line(	x + b,
 800bc7e:	7bfb      	ldrb	r3, [r7, #15]
 800bc80:	b29a      	uxth	r2, r3
 800bc82:	88fb      	ldrh	r3, [r7, #6]
 800bc84:	4413      	add	r3, r2
 800bc86:	b298      	uxth	r0, r3
										(y + h) - b,
 800bc88:	88ba      	ldrh	r2, [r7, #4]
 800bc8a:	883b      	ldrh	r3, [r7, #0]
 800bc8c:	4413      	add	r3, r2
 800bc8e:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800bc90:	7bfb      	ldrb	r3, [r7, #15]
 800bc92:	b29b      	uxth	r3, r3
 800bc94:	1ad3      	subs	r3, r2, r3
 800bc96:	b299      	uxth	r1, r3
 800bc98:	7bfb      	ldrb	r3, [r7, #15]
 800bc9a:	b29b      	uxth	r3, r3
 800bc9c:	887a      	ldrh	r2, [r7, #2]
 800bc9e:	1ad3      	subs	r3, r2, r3
 800bca0:	b29a      	uxth	r2, r3
 800bca2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bca6:	b29b      	uxth	r3, r3
 800bca8:	f000 fa6a 	bl	800c180 <ILI9341_Draw_Horizontal_Line>
										w - (b),
										border_colour);


		// Vertical lines
		ILI9341_Draw_Vertical_Line(		x + b,
 800bcac:	7bfb      	ldrb	r3, [r7, #15]
 800bcae:	b29a      	uxth	r2, r3
 800bcb0:	88fb      	ldrh	r3, [r7, #6]
 800bcb2:	4413      	add	r3, r2
 800bcb4:	b298      	uxth	r0, r3
 800bcb6:	7bfb      	ldrb	r3, [r7, #15]
 800bcb8:	b29a      	uxth	r2, r3
 800bcba:	88bb      	ldrh	r3, [r7, #4]
 800bcbc:	4413      	add	r3, r2
 800bcbe:	b299      	uxth	r1, r3
 800bcc0:	7bfb      	ldrb	r3, [r7, #15]
 800bcc2:	b29b      	uxth	r3, r3
 800bcc4:	005b      	lsls	r3, r3, #1
 800bcc6:	b29b      	uxth	r3, r3
 800bcc8:	883a      	ldrh	r2, [r7, #0]
 800bcca:	1ad3      	subs	r3, r2, r3
 800bccc:	b29a      	uxth	r2, r3
 800bcce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bcd2:	b29b      	uxth	r3, r3
 800bcd4:	f000 fa9c 	bl	800c210 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);

		ILI9341_Draw_Vertical_Line(		(x + w) - b,
 800bcd8:	88fa      	ldrh	r2, [r7, #6]
 800bcda:	887b      	ldrh	r3, [r7, #2]
 800bcdc:	4413      	add	r3, r2
 800bcde:	b29a      	uxth	r2, r3
 800bce0:	7bfb      	ldrb	r3, [r7, #15]
 800bce2:	b29b      	uxth	r3, r3
 800bce4:	1ad3      	subs	r3, r2, r3
 800bce6:	b298      	uxth	r0, r3
 800bce8:	7bfb      	ldrb	r3, [r7, #15]
 800bcea:	b29a      	uxth	r2, r3
 800bcec:	88bb      	ldrh	r3, [r7, #4]
 800bcee:	4413      	add	r3, r2
 800bcf0:	b299      	uxth	r1, r3
 800bcf2:	7bfb      	ldrb	r3, [r7, #15]
 800bcf4:	b29b      	uxth	r3, r3
 800bcf6:	005b      	lsls	r3, r3, #1
 800bcf8:	b29b      	uxth	r3, r3
 800bcfa:	883a      	ldrh	r2, [r7, #0]
 800bcfc:	1ad3      	subs	r3, r2, r3
 800bcfe:	b29a      	uxth	r2, r3
 800bd00:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bd04:	b29b      	uxth	r3, r3
 800bd06:	f000 fa83 	bl	800c210 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800bd0a:	7bfb      	ldrb	r3, [r7, #15]
 800bd0c:	3301      	adds	r3, #1
 800bd0e:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800bd10:	e75f      	b.n	800bbd2 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800bd12:	bf00      	nop
	// done
	return;
 800bd14:	bf00      	nop
}
 800bd16:	3714      	adds	r7, #20
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	bd90      	pop	{r4, r7, pc}

0800bd1c <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800bd1c:	b590      	push	{r4, r7, lr}
 800bd1e:	b089      	sub	sp, #36	; 0x24
 800bd20:	af02      	add	r7, sp, #8
 800bd22:	4604      	mov	r4, r0
 800bd24:	4608      	mov	r0, r1
 800bd26:	4611      	mov	r1, r2
 800bd28:	461a      	mov	r2, r3
 800bd2a:	4623      	mov	r3, r4
 800bd2c:	71fb      	strb	r3, [r7, #7]
 800bd2e:	4603      	mov	r3, r0
 800bd30:	80bb      	strh	r3, [r7, #4]
 800bd32:	460b      	mov	r3, r1
 800bd34:	807b      	strh	r3, [r7, #2]
 800bd36:	4613      	mov	r3, r2
 800bd38:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800bd3a:	79fb      	ldrb	r3, [r7, #7]
 800bd3c:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800bd3e:	7dfb      	ldrb	r3, [r7, #23]
 800bd40:	2b1f      	cmp	r3, #31
 800bd42:	d802      	bhi.n	800bd4a <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800bd44:	2300      	movs	r3, #0
 800bd46:	71fb      	strb	r3, [r7, #7]
 800bd48:	e002      	b.n	800bd50 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800bd4a:	7dfb      	ldrb	r3, [r7, #23]
 800bd4c:	3b20      	subs	r3, #32
 800bd4e:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800bd50:	2300      	movs	r3, #0
 800bd52:	753b      	strb	r3, [r7, #20]
 800bd54:	e012      	b.n	800bd7c <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800bd56:	7dfa      	ldrb	r2, [r7, #23]
 800bd58:	7d38      	ldrb	r0, [r7, #20]
 800bd5a:	7d39      	ldrb	r1, [r7, #20]
 800bd5c:	4c48      	ldr	r4, [pc, #288]	; (800be80 <ILI9341_Draw_Char+0x164>)
 800bd5e:	4613      	mov	r3, r2
 800bd60:	005b      	lsls	r3, r3, #1
 800bd62:	4413      	add	r3, r2
 800bd64:	005b      	lsls	r3, r3, #1
 800bd66:	4423      	add	r3, r4
 800bd68:	4403      	add	r3, r0
 800bd6a:	781a      	ldrb	r2, [r3, #0]
 800bd6c:	f107 0318 	add.w	r3, r7, #24
 800bd70:	440b      	add	r3, r1
 800bd72:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800bd76:	7d3b      	ldrb	r3, [r7, #20]
 800bd78:	3301      	adds	r3, #1
 800bd7a:	753b      	strb	r3, [r7, #20]
 800bd7c:	7d3b      	ldrb	r3, [r7, #20]
 800bd7e:	2b05      	cmp	r3, #5
 800bd80:	d9e9      	bls.n	800bd56 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800bd82:	2300      	movs	r3, #0
 800bd84:	757b      	strb	r3, [r7, #21]
 800bd86:	e074      	b.n	800be72 <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800bd88:	2300      	movs	r3, #0
 800bd8a:	75bb      	strb	r3, [r7, #22]
 800bd8c:	e06b      	b.n	800be66 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800bd8e:	7d7b      	ldrb	r3, [r7, #21]
 800bd90:	f107 0218 	add.w	r2, r7, #24
 800bd94:	4413      	add	r3, r2
 800bd96:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800bd9a:	461a      	mov	r2, r3
 800bd9c:	7dbb      	ldrb	r3, [r7, #22]
 800bd9e:	fa42 f303 	asr.w	r3, r2, r3
 800bda2:	f003 0301 	and.w	r3, r3, #1
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d02d      	beq.n	800be06 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800bdaa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800bdac:	2b01      	cmp	r3, #1
 800bdae:	d10e      	bne.n	800bdce <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800bdb0:	7d7b      	ldrb	r3, [r7, #21]
 800bdb2:	b29a      	uxth	r2, r3
 800bdb4:	88bb      	ldrh	r3, [r7, #4]
 800bdb6:	4413      	add	r3, r2
 800bdb8:	b298      	uxth	r0, r3
 800bdba:	7dbb      	ldrb	r3, [r7, #22]
 800bdbc:	b29a      	uxth	r2, r3
 800bdbe:	887b      	ldrh	r3, [r7, #2]
 800bdc0:	4413      	add	r3, r2
 800bdc2:	b29b      	uxth	r3, r3
 800bdc4:	883a      	ldrh	r2, [r7, #0]
 800bdc6:	4619      	mov	r1, r3
 800bdc8:	f000 fae0 	bl	800c38c <ILI9341_Draw_Pixel>
 800bdcc:	e048      	b.n	800be60 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800bdce:	7d7b      	ldrb	r3, [r7, #21]
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800bdd4:	fb12 f303 	smulbb	r3, r2, r3
 800bdd8:	b29a      	uxth	r2, r3
 800bdda:	88bb      	ldrh	r3, [r7, #4]
 800bddc:	4413      	add	r3, r2
 800bdde:	b298      	uxth	r0, r3
 800bde0:	7dbb      	ldrb	r3, [r7, #22]
 800bde2:	b29b      	uxth	r3, r3
 800bde4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800bde6:	fb12 f303 	smulbb	r3, r2, r3
 800bdea:	b29a      	uxth	r2, r3
 800bdec:	887b      	ldrh	r3, [r7, #2]
 800bdee:	4413      	add	r3, r2
 800bdf0:	b299      	uxth	r1, r3
 800bdf2:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800bdf4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	9301      	str	r3, [sp, #4]
 800bdfa:	883b      	ldrh	r3, [r7, #0]
 800bdfc:	9300      	str	r3, [sp, #0]
 800bdfe:	4623      	mov	r3, r4
 800be00:	f000 fbfc 	bl	800c5fc <ILI9341_Draw_Rectangle>
 800be04:	e02c      	b.n	800be60 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800be06:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800be08:	2b01      	cmp	r3, #1
 800be0a:	d10e      	bne.n	800be2a <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800be0c:	7d7b      	ldrb	r3, [r7, #21]
 800be0e:	b29a      	uxth	r2, r3
 800be10:	88bb      	ldrh	r3, [r7, #4]
 800be12:	4413      	add	r3, r2
 800be14:	b298      	uxth	r0, r3
 800be16:	7dbb      	ldrb	r3, [r7, #22]
 800be18:	b29a      	uxth	r2, r3
 800be1a:	887b      	ldrh	r3, [r7, #2]
 800be1c:	4413      	add	r3, r2
 800be1e:	b29b      	uxth	r3, r3
 800be20:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800be22:	4619      	mov	r1, r3
 800be24:	f000 fab2 	bl	800c38c <ILI9341_Draw_Pixel>
 800be28:	e01a      	b.n	800be60 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800be2a:	7d7b      	ldrb	r3, [r7, #21]
 800be2c:	b29b      	uxth	r3, r3
 800be2e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800be30:	fb12 f303 	smulbb	r3, r2, r3
 800be34:	b29a      	uxth	r2, r3
 800be36:	88bb      	ldrh	r3, [r7, #4]
 800be38:	4413      	add	r3, r2
 800be3a:	b298      	uxth	r0, r3
 800be3c:	7dbb      	ldrb	r3, [r7, #22]
 800be3e:	b29b      	uxth	r3, r3
 800be40:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800be42:	fb12 f303 	smulbb	r3, r2, r3
 800be46:	b29a      	uxth	r2, r3
 800be48:	887b      	ldrh	r3, [r7, #2]
 800be4a:	4413      	add	r3, r2
 800be4c:	b299      	uxth	r1, r3
 800be4e:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800be50:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800be52:	2301      	movs	r3, #1
 800be54:	9301      	str	r3, [sp, #4]
 800be56:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800be58:	9300      	str	r3, [sp, #0]
 800be5a:	4623      	mov	r3, r4
 800be5c:	f000 fbce 	bl	800c5fc <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800be60:	7dbb      	ldrb	r3, [r7, #22]
 800be62:	3301      	adds	r3, #1
 800be64:	75bb      	strb	r3, [r7, #22]
 800be66:	7dbb      	ldrb	r3, [r7, #22]
 800be68:	2b07      	cmp	r3, #7
 800be6a:	d990      	bls.n	800bd8e <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800be6c:	7d7b      	ldrb	r3, [r7, #21]
 800be6e:	3301      	adds	r3, #1
 800be70:	757b      	strb	r3, [r7, #21]
 800be72:	7d7b      	ldrb	r3, [r7, #21]
 800be74:	2b05      	cmp	r3, #5
 800be76:	d987      	bls.n	800bd88 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800be78:	bf00      	nop
 800be7a:	371c      	adds	r7, #28
 800be7c:	46bd      	mov	sp, r7
 800be7e:	bd90      	pop	{r4, r7, pc}
 800be80:	0800ffac 	.word	0x0800ffac

0800be84 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800be84:	b590      	push	{r4, r7, lr}
 800be86:	b087      	sub	sp, #28
 800be88:	af02      	add	r7, sp, #8
 800be8a:	60f8      	str	r0, [r7, #12]
 800be8c:	4608      	mov	r0, r1
 800be8e:	4611      	mov	r1, r2
 800be90:	461a      	mov	r2, r3
 800be92:	4603      	mov	r3, r0
 800be94:	817b      	strh	r3, [r7, #10]
 800be96:	460b      	mov	r3, r1
 800be98:	813b      	strh	r3, [r7, #8]
 800be9a:	4613      	mov	r3, r2
 800be9c:	80fb      	strh	r3, [r7, #6]
    /*if(size & 1)
    {
    	size = ((size >> 1) * 2);
    }*/

    while (*Text) {
 800be9e:	e016      	b.n	800bece <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	1c5a      	adds	r2, r3, #1
 800bea4:	60fa      	str	r2, [r7, #12]
 800bea6:	7818      	ldrb	r0, [r3, #0]
 800bea8:	88fc      	ldrh	r4, [r7, #6]
 800beaa:	893a      	ldrh	r2, [r7, #8]
 800beac:	8979      	ldrh	r1, [r7, #10]
 800beae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800beb0:	9301      	str	r3, [sp, #4]
 800beb2:	8c3b      	ldrh	r3, [r7, #32]
 800beb4:	9300      	str	r3, [sp, #0]
 800beb6:	4623      	mov	r3, r4
 800beb8:	f7ff ff30 	bl	800bd1c <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800bebc:	8c3b      	ldrh	r3, [r7, #32]
 800bebe:	461a      	mov	r2, r3
 800bec0:	0052      	lsls	r2, r2, #1
 800bec2:	4413      	add	r3, r2
 800bec4:	005b      	lsls	r3, r3, #1
 800bec6:	b29a      	uxth	r2, r3
 800bec8:	897b      	ldrh	r3, [r7, #10]
 800beca:	4413      	add	r3, r2
 800becc:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	781b      	ldrb	r3, [r3, #0]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d1e4      	bne.n	800bea0 <ILI9341_Draw_Text+0x1c>
    }


}
 800bed6:	bf00      	nop
 800bed8:	3714      	adds	r7, #20
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd90      	pop	{r4, r7, pc}
	...

0800bee0 <ILI9341_FillScreenGradient>:
		GPIOC->ODR |= CS_Pin;
	}
}

void ILI9341_FillScreenGradient()
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b084      	sub	sp, #16
 800bee4:	af02      	add	r7, sp, #8
	uint16_t x = 0;
 800bee6:	2300      	movs	r3, #0
 800bee8:	80bb      	strh	r3, [r7, #4]
	//ILI9341_Draw_Text("Colour gradient", 10, 10, BLACK, 1, WHITE);
	//ILI9341_Draw_Text("Grayscale", 10, 20, BLACK, 1, WHITE);



	for(uint16_t i = 0; i <= (320); i++)
 800beea:	2300      	movs	r3, #0
 800beec:	80fb      	strh	r3, [r7, #6]
 800beee:	e010      	b.n	800bf12 <ILI9341_FillScreenGradient+0x32>

		uint16_t RGB_color = Red + Green + Blue;
		ILI9341_Draw_Rectangle(i, x, 1, 240, RGB_color, AREA_CHUNK);
*/

	ILI9341_Draw_Rectangle(i, x, 1, 240, (uint16_t)fade_log_seq_data_table[i], AREA_CHUNK);
 800bef0:	88fb      	ldrh	r3, [r7, #6]
 800bef2:	4a0c      	ldr	r2, [pc, #48]	; (800bf24 <ILI9341_FillScreenGradient+0x44>)
 800bef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bef8:	b29b      	uxth	r3, r3
 800befa:	88b9      	ldrh	r1, [r7, #4]
 800befc:	88f8      	ldrh	r0, [r7, #6]
 800befe:	2204      	movs	r2, #4
 800bf00:	9201      	str	r2, [sp, #4]
 800bf02:	9300      	str	r3, [sp, #0]
 800bf04:	23f0      	movs	r3, #240	; 0xf0
 800bf06:	2201      	movs	r2, #1
 800bf08:	f000 fb78 	bl	800c5fc <ILI9341_Draw_Rectangle>
	for(uint16_t i = 0; i <= (320); i++)
 800bf0c:	88fb      	ldrh	r3, [r7, #6]
 800bf0e:	3301      	adds	r3, #1
 800bf10:	80fb      	strh	r3, [r7, #6]
 800bf12:	88fb      	ldrh	r3, [r7, #6]
 800bf14:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800bf18:	d9ea      	bls.n	800bef0 <ILI9341_FillScreenGradient+0x10>

	}
}
 800bf1a:	bf00      	nop
 800bf1c:	3708      	adds	r7, #8
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bd80      	pop	{r7, pc}
 800bf22:	bf00      	nop
 800bf24:	20000ca8 	.word	0x20000ca8

0800bf28 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800bf2c:	f000 fc3a 	bl	800c7a4 <_LCD_Enable>
	ILI9341_SPI_Init();
 800bf30:	f000 f908 	bl	800c144 <ILI9341_SPI_Init>
	_LCD_Reset();
 800bf34:	f000 fc46 	bl	800c7c4 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800bf38:	2001      	movs	r0, #1
 800bf3a:	f000 fd11 	bl	800c960 <_LCD_SendCommand>
	HAL_Delay(2000);
 800bf3e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800bf42:	f7fa fd2b 	bl	800699c <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800bf46:	20cb      	movs	r0, #203	; 0xcb
 800bf48:	f000 fd0a 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800bf4c:	2039      	movs	r0, #57	; 0x39
 800bf4e:	f000 fd39 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800bf52:	202c      	movs	r0, #44	; 0x2c
 800bf54:	f000 fd36 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800bf58:	2000      	movs	r0, #0
 800bf5a:	f000 fd33 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x34);
 800bf5e:	2034      	movs	r0, #52	; 0x34
 800bf60:	f000 fd30 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x02);
 800bf64:	2002      	movs	r0, #2
 800bf66:	f000 fd2d 	bl	800c9c4 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800bf6a:	20cf      	movs	r0, #207	; 0xcf
 800bf6c:	f000 fcf8 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800bf70:	2000      	movs	r0, #0
 800bf72:	f000 fd27 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800bf76:	20c1      	movs	r0, #193	; 0xc1
 800bf78:	f000 fd24 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x30);
 800bf7c:	2030      	movs	r0, #48	; 0x30
 800bf7e:	f000 fd21 	bl	800c9c4 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800bf82:	20e8      	movs	r0, #232	; 0xe8
 800bf84:	f000 fcec 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800bf88:	2085      	movs	r0, #133	; 0x85
 800bf8a:	f000 fd1b 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800bf8e:	2000      	movs	r0, #0
 800bf90:	f000 fd18 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x78);
 800bf94:	2078      	movs	r0, #120	; 0x78
 800bf96:	f000 fd15 	bl	800c9c4 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800bf9a:	20ea      	movs	r0, #234	; 0xea
 800bf9c:	f000 fce0 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800bfa0:	2000      	movs	r0, #0
 800bfa2:	f000 fd0f 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800bfa6:	2000      	movs	r0, #0
 800bfa8:	f000 fd0c 	bl	800c9c4 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800bfac:	20ed      	movs	r0, #237	; 0xed
 800bfae:	f000 fcd7 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800bfb2:	2064      	movs	r0, #100	; 0x64
 800bfb4:	f000 fd06 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x03);
 800bfb8:	2003      	movs	r0, #3
 800bfba:	f000 fd03 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x12);
 800bfbe:	2012      	movs	r0, #18
 800bfc0:	f000 fd00 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x81);
 800bfc4:	2081      	movs	r0, #129	; 0x81
 800bfc6:	f000 fcfd 	bl	800c9c4 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800bfca:	20f7      	movs	r0, #247	; 0xf7
 800bfcc:	f000 fcc8 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800bfd0:	2020      	movs	r0, #32
 800bfd2:	f000 fcf7 	bl	800c9c4 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800bfd6:	20c0      	movs	r0, #192	; 0xc0
 800bfd8:	f000 fcc2 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800bfdc:	2023      	movs	r0, #35	; 0x23
 800bfde:	f000 fcf1 	bl	800c9c4 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800bfe2:	20c1      	movs	r0, #193	; 0xc1
 800bfe4:	f000 fcbc 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800bfe8:	2010      	movs	r0, #16
 800bfea:	f000 fceb 	bl	800c9c4 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800bfee:	20c5      	movs	r0, #197	; 0xc5
 800bff0:	f000 fcb6 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800bff4:	203e      	movs	r0, #62	; 0x3e
 800bff6:	f000 fce5 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x28);
 800bffa:	2028      	movs	r0, #40	; 0x28
 800bffc:	f000 fce2 	bl	800c9c4 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800c000:	20c7      	movs	r0, #199	; 0xc7
 800c002:	f000 fcad 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800c006:	2086      	movs	r0, #134	; 0x86
 800c008:	f000 fcdc 	bl	800c9c4 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800c00c:	2036      	movs	r0, #54	; 0x36
 800c00e:	f000 fca7 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800c012:	2048      	movs	r0, #72	; 0x48
 800c014:	f000 fcd6 	bl	800c9c4 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800c018:	203a      	movs	r0, #58	; 0x3a
 800c01a:	f000 fca1 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800c01e:	2055      	movs	r0, #85	; 0x55
 800c020:	f000 fcd0 	bl	800c9c4 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800c024:	20b1      	movs	r0, #177	; 0xb1
 800c026:	f000 fc9b 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800c02a:	2000      	movs	r0, #0
 800c02c:	f000 fcca 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x18);
 800c030:	2018      	movs	r0, #24
 800c032:	f000 fcc7 	bl	800c9c4 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800c036:	20b6      	movs	r0, #182	; 0xb6
 800c038:	f000 fc92 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800c03c:	2008      	movs	r0, #8
 800c03e:	f000 fcc1 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x82);
 800c042:	2082      	movs	r0, #130	; 0x82
 800c044:	f000 fcbe 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x27);
 800c048:	2027      	movs	r0, #39	; 0x27
 800c04a:	f000 fcbb 	bl	800c9c4 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800c04e:	20f2      	movs	r0, #242	; 0xf2
 800c050:	f000 fc86 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800c054:	2000      	movs	r0, #0
 800c056:	f000 fcb5 	bl	800c9c4 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800c05a:	2026      	movs	r0, #38	; 0x26
 800c05c:	f000 fc80 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800c060:	2001      	movs	r0, #1
 800c062:	f000 fcaf 	bl	800c9c4 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800c066:	20e0      	movs	r0, #224	; 0xe0
 800c068:	f000 fc7a 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800c06c:	200f      	movs	r0, #15
 800c06e:	f000 fca9 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x31);
 800c072:	2031      	movs	r0, #49	; 0x31
 800c074:	f000 fca6 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x2B);
 800c078:	202b      	movs	r0, #43	; 0x2b
 800c07a:	f000 fca3 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800c07e:	200c      	movs	r0, #12
 800c080:	f000 fca0 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800c084:	200e      	movs	r0, #14
 800c086:	f000 fc9d 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x08);
 800c08a:	2008      	movs	r0, #8
 800c08c:	f000 fc9a 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x4E);
 800c090:	204e      	movs	r0, #78	; 0x4e
 800c092:	f000 fc97 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0xF1);
 800c096:	20f1      	movs	r0, #241	; 0xf1
 800c098:	f000 fc94 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x37);
 800c09c:	2037      	movs	r0, #55	; 0x37
 800c09e:	f000 fc91 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x07);
 800c0a2:	2007      	movs	r0, #7
 800c0a4:	f000 fc8e 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x10);
 800c0a8:	2010      	movs	r0, #16
 800c0aa:	f000 fc8b 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x03);
 800c0ae:	2003      	movs	r0, #3
 800c0b0:	f000 fc88 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800c0b4:	200e      	movs	r0, #14
 800c0b6:	f000 fc85 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x09);
 800c0ba:	2009      	movs	r0, #9
 800c0bc:	f000 fc82 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800c0c0:	2000      	movs	r0, #0
 800c0c2:	f000 fc7f 	bl	800c9c4 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800c0c6:	20e1      	movs	r0, #225	; 0xe1
 800c0c8:	f000 fc4a 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800c0cc:	2000      	movs	r0, #0
 800c0ce:	f000 fc79 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800c0d2:	200e      	movs	r0, #14
 800c0d4:	f000 fc76 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x14);
 800c0d8:	2014      	movs	r0, #20
 800c0da:	f000 fc73 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x03);
 800c0de:	2003      	movs	r0, #3
 800c0e0:	f000 fc70 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x11);
 800c0e4:	2011      	movs	r0, #17
 800c0e6:	f000 fc6d 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x07);
 800c0ea:	2007      	movs	r0, #7
 800c0ec:	f000 fc6a 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x31);
 800c0f0:	2031      	movs	r0, #49	; 0x31
 800c0f2:	f000 fc67 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800c0f6:	20c1      	movs	r0, #193	; 0xc1
 800c0f8:	f000 fc64 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x48);
 800c0fc:	2048      	movs	r0, #72	; 0x48
 800c0fe:	f000 fc61 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x08);
 800c102:	2008      	movs	r0, #8
 800c104:	f000 fc5e 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800c108:	200f      	movs	r0, #15
 800c10a:	f000 fc5b 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800c10e:	200c      	movs	r0, #12
 800c110:	f000 fc58 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x31);
 800c114:	2031      	movs	r0, #49	; 0x31
 800c116:	f000 fc55 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x36);
 800c11a:	2036      	movs	r0, #54	; 0x36
 800c11c:	f000 fc52 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800c120:	200f      	movs	r0, #15
 800c122:	f000 fc4f 	bl	800c9c4 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800c126:	2011      	movs	r0, #17
 800c128:	f000 fc1a 	bl	800c960 <_LCD_SendCommand>
	HAL_Delay(240);
 800c12c:	20f0      	movs	r0, #240	; 0xf0
 800c12e:	f7fa fc35 	bl	800699c <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800c132:	2029      	movs	r0, #41	; 0x29
 800c134:	f000 fc14 	bl	800c960 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800c138:	2000      	movs	r0, #0
 800c13a:	f000 fae5 	bl	800c708 <ILI9341_Set_Rotation>
}
 800c13e:	bf00      	nop
 800c140:	bd80      	pop	{r7, pc}
	...

0800c144 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800c144:	b480      	push	{r7}
 800c146:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c148:	4b0b      	ldr	r3, [pc, #44]	; (800c178 <ILI9341_SPI_Init+0x34>)
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c150:	2b40      	cmp	r3, #64	; 0x40
 800c152:	d005      	beq.n	800c160 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800c154:	4b08      	ldr	r3, [pc, #32]	; (800c178 <ILI9341_SPI_Init+0x34>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	4a07      	ldr	r2, [pc, #28]	; (800c178 <ILI9341_SPI_Init+0x34>)
 800c15a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c15e:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c160:	4b06      	ldr	r3, [pc, #24]	; (800c17c <ILI9341_SPI_Init+0x38>)
 800c162:	695b      	ldr	r3, [r3, #20]
 800c164:	4a05      	ldr	r2, [pc, #20]	; (800c17c <ILI9341_SPI_Init+0x38>)
 800c166:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c16a:	6153      	str	r3, [r2, #20]
}
 800c16c:	bf00      	nop
 800c16e:	46bd      	mov	sp, r7
 800c170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c174:	4770      	bx	lr
 800c176:	bf00      	nop
 800c178:	40003c00 	.word	0x40003c00
 800c17c:	48000400 	.word	0x48000400

0800c180 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800c180:	b590      	push	{r4, r7, lr}
 800c182:	b085      	sub	sp, #20
 800c184:	af02      	add	r7, sp, #8
 800c186:	4604      	mov	r4, r0
 800c188:	4608      	mov	r0, r1
 800c18a:	4611      	mov	r1, r2
 800c18c:	461a      	mov	r2, r3
 800c18e:	4623      	mov	r3, r4
 800c190:	80fb      	strh	r3, [r7, #6]
 800c192:	4603      	mov	r3, r0
 800c194:	80bb      	strh	r3, [r7, #4]
 800c196:	460b      	mov	r3, r1
 800c198:	807b      	strh	r3, [r7, #2]
 800c19a:	4613      	mov	r3, r2
 800c19c:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800c19e:	4b1a      	ldr	r3, [pc, #104]	; (800c208 <ILI9341_Draw_Horizontal_Line+0x88>)
 800c1a0:	881b      	ldrh	r3, [r3, #0]
 800c1a2:	b29b      	uxth	r3, r3
 800c1a4:	88fa      	ldrh	r2, [r7, #6]
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	d229      	bcs.n	800c1fe <ILI9341_Draw_Horizontal_Line+0x7e>
 800c1aa:	4b18      	ldr	r3, [pc, #96]	; (800c20c <ILI9341_Draw_Horizontal_Line+0x8c>)
 800c1ac:	881b      	ldrh	r3, [r3, #0]
 800c1ae:	b29b      	uxth	r3, r3
 800c1b0:	88ba      	ldrh	r2, [r7, #4]
 800c1b2:	429a      	cmp	r2, r3
 800c1b4:	d223      	bcs.n	800c1fe <ILI9341_Draw_Horizontal_Line+0x7e>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800c1b6:	88fa      	ldrh	r2, [r7, #6]
 800c1b8:	887b      	ldrh	r3, [r7, #2]
 800c1ba:	4413      	add	r3, r2
 800c1bc:	3b01      	subs	r3, #1
 800c1be:	4a12      	ldr	r2, [pc, #72]	; (800c208 <ILI9341_Draw_Horizontal_Line+0x88>)
 800c1c0:	8812      	ldrh	r2, [r2, #0]
 800c1c2:	b292      	uxth	r2, r2
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	db05      	blt.n	800c1d4 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800c1c8:	4b0f      	ldr	r3, [pc, #60]	; (800c208 <ILI9341_Draw_Horizontal_Line+0x88>)
 800c1ca:	881b      	ldrh	r3, [r3, #0]
 800c1cc:	b29a      	uxth	r2, r3
 800c1ce:	88fb      	ldrh	r3, [r7, #6]
 800c1d0:	1ad3      	subs	r3, r2, r3
 800c1d2:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800c1d4:	88fa      	ldrh	r2, [r7, #6]
 800c1d6:	887b      	ldrh	r3, [r7, #2]
 800c1d8:	4413      	add	r3, r2
 800c1da:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800c1dc:	3b01      	subs	r3, #1
 800c1de:	b29a      	uxth	r2, r3
 800c1e0:	88bb      	ldrh	r3, [r7, #4]
 800c1e2:	88b9      	ldrh	r1, [r7, #4]
 800c1e4:	88f8      	ldrh	r0, [r7, #6]
 800c1e6:	f000 f85b 	bl	800c2a0 <ILI9341_Set_Frame>
							ypos);

	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800c1ea:	887c      	ldrh	r4, [r7, #2]
 800c1ec:	883a      	ldrh	r2, [r7, #0]
 800c1ee:	88b9      	ldrh	r1, [r7, #4]
 800c1f0:	88f8      	ldrh	r0, [r7, #6]
 800c1f2:	2303      	movs	r3, #3
 800c1f4:	9300      	str	r3, [sp, #0]
 800c1f6:	4623      	mov	r3, r4
 800c1f8:	f000 fb02 	bl	800c800 <_LCD_Write_Frame>
 800c1fc:	e000      	b.n	800c200 <ILI9341_Draw_Horizontal_Line+0x80>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800c1fe:	bf00      	nop
}
 800c200:	370c      	adds	r7, #12
 800c202:	46bd      	mov	sp, r7
 800c204:	bd90      	pop	{r4, r7, pc}
 800c206:	bf00      	nop
 800c208:	20000ca2 	.word	0x20000ca2
 800c20c:	20000ca0 	.word	0x20000ca0

0800c210 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800c210:	b590      	push	{r4, r7, lr}
 800c212:	b085      	sub	sp, #20
 800c214:	af02      	add	r7, sp, #8
 800c216:	4604      	mov	r4, r0
 800c218:	4608      	mov	r0, r1
 800c21a:	4611      	mov	r1, r2
 800c21c:	461a      	mov	r2, r3
 800c21e:	4623      	mov	r3, r4
 800c220:	80fb      	strh	r3, [r7, #6]
 800c222:	4603      	mov	r3, r0
 800c224:	80bb      	strh	r3, [r7, #4]
 800c226:	460b      	mov	r3, r1
 800c228:	807b      	strh	r3, [r7, #2]
 800c22a:	4613      	mov	r3, r2
 800c22c:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800c22e:	4b1a      	ldr	r3, [pc, #104]	; (800c298 <ILI9341_Draw_Vertical_Line+0x88>)
 800c230:	881b      	ldrh	r3, [r3, #0]
 800c232:	b29b      	uxth	r3, r3
 800c234:	88fa      	ldrh	r2, [r7, #6]
 800c236:	429a      	cmp	r2, r3
 800c238:	d229      	bcs.n	800c28e <ILI9341_Draw_Vertical_Line+0x7e>
 800c23a:	4b18      	ldr	r3, [pc, #96]	; (800c29c <ILI9341_Draw_Vertical_Line+0x8c>)
 800c23c:	881b      	ldrh	r3, [r3, #0]
 800c23e:	b29b      	uxth	r3, r3
 800c240:	88ba      	ldrh	r2, [r7, #4]
 800c242:	429a      	cmp	r2, r3
 800c244:	d223      	bcs.n	800c28e <ILI9341_Draw_Vertical_Line+0x7e>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800c246:	88ba      	ldrh	r2, [r7, #4]
 800c248:	887b      	ldrh	r3, [r7, #2]
 800c24a:	4413      	add	r3, r2
 800c24c:	3b01      	subs	r3, #1
 800c24e:	4a13      	ldr	r2, [pc, #76]	; (800c29c <ILI9341_Draw_Vertical_Line+0x8c>)
 800c250:	8812      	ldrh	r2, [r2, #0]
 800c252:	b292      	uxth	r2, r2
 800c254:	4293      	cmp	r3, r2
 800c256:	db05      	blt.n	800c264 <ILI9341_Draw_Vertical_Line+0x54>
		{
			height= LCD_HEIGHT - ypos;
 800c258:	4b10      	ldr	r3, [pc, #64]	; (800c29c <ILI9341_Draw_Vertical_Line+0x8c>)
 800c25a:	881b      	ldrh	r3, [r3, #0]
 800c25c:	b29a      	uxth	r2, r3
 800c25e:	88bb      	ldrh	r3, [r7, #4]
 800c260:	1ad3      	subs	r3, r2, r3
 800c262:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800c264:	88ba      	ldrh	r2, [r7, #4]
 800c266:	887b      	ldrh	r3, [r7, #2]
 800c268:	4413      	add	r3, r2
 800c26a:	b29b      	uxth	r3, r3
 800c26c:	3b01      	subs	r3, #1
 800c26e:	b29b      	uxth	r3, r3
 800c270:	88fa      	ldrh	r2, [r7, #6]
 800c272:	88b9      	ldrh	r1, [r7, #4]
 800c274:	88f8      	ldrh	r0, [r7, #6]
 800c276:	f000 f813 	bl	800c2a0 <ILI9341_Set_Frame>
	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800c27a:	887c      	ldrh	r4, [r7, #2]
 800c27c:	883a      	ldrh	r2, [r7, #0]
 800c27e:	88b9      	ldrh	r1, [r7, #4]
 800c280:	88f8      	ldrh	r0, [r7, #6]
 800c282:	2303      	movs	r3, #3
 800c284:	9300      	str	r3, [sp, #0]
 800c286:	4623      	mov	r3, r4
 800c288:	f000 faba 	bl	800c800 <_LCD_Write_Frame>
 800c28c:	e000      	b.n	800c290 <ILI9341_Draw_Vertical_Line+0x80>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800c28e:	bf00      	nop
}
 800c290:	370c      	adds	r7, #12
 800c292:	46bd      	mov	sp, r7
 800c294:	bd90      	pop	{r4, r7, pc}
 800c296:	bf00      	nop
 800c298:	20000ca2 	.word	0x20000ca2
 800c29c:	20000ca0 	.word	0x20000ca0

0800c2a0 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800c2a0:	b590      	push	{r4, r7, lr}
 800c2a2:	b083      	sub	sp, #12
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	4604      	mov	r4, r0
 800c2a8:	4608      	mov	r0, r1
 800c2aa:	4611      	mov	r1, r2
 800c2ac:	461a      	mov	r2, r3
 800c2ae:	4623      	mov	r3, r4
 800c2b0:	80fb      	strh	r3, [r7, #6]
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	80bb      	strh	r3, [r7, #4]
 800c2b6:	460b      	mov	r3, r1
 800c2b8:	807b      	strh	r3, [r7, #2]
 800c2ba:	4613      	mov	r3, r2
 800c2bc:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800c2be:	202a      	movs	r0, #42	; 0x2a
 800c2c0:	f000 fb4e 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800c2c4:	88fb      	ldrh	r3, [r7, #6]
 800c2c6:	0a1b      	lsrs	r3, r3, #8
 800c2c8:	b29b      	uxth	r3, r3
 800c2ca:	b2db      	uxtb	r3, r3
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	f000 fb79 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(sc);
 800c2d2:	88fb      	ldrh	r3, [r7, #6]
 800c2d4:	b2db      	uxtb	r3, r3
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f000 fb74 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800c2dc:	887b      	ldrh	r3, [r7, #2]
 800c2de:	0a1b      	lsrs	r3, r3, #8
 800c2e0:	b29b      	uxth	r3, r3
 800c2e2:	b2db      	uxtb	r3, r3
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	f000 fb6d 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(ec);
 800c2ea:	887b      	ldrh	r3, [r7, #2]
 800c2ec:	b2db      	uxtb	r3, r3
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	f000 fb68 	bl	800c9c4 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800c2f4:	202b      	movs	r0, #43	; 0x2b
 800c2f6:	f000 fb33 	bl	800c960 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800c2fa:	88bb      	ldrh	r3, [r7, #4]
 800c2fc:	0a1b      	lsrs	r3, r3, #8
 800c2fe:	b29b      	uxth	r3, r3
 800c300:	b2db      	uxtb	r3, r3
 800c302:	4618      	mov	r0, r3
 800c304:	f000 fb5e 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(sp);
 800c308:	88bb      	ldrh	r3, [r7, #4]
 800c30a:	b2db      	uxtb	r3, r3
 800c30c:	4618      	mov	r0, r3
 800c30e:	f000 fb59 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800c312:	883b      	ldrh	r3, [r7, #0]
 800c314:	0a1b      	lsrs	r3, r3, #8
 800c316:	b29b      	uxth	r3, r3
 800c318:	b2db      	uxtb	r3, r3
 800c31a:	4618      	mov	r0, r3
 800c31c:	f000 fb52 	bl	800c9c4 <_LCD_SendData>
	_LCD_SendData(ep);
 800c320:	883b      	ldrh	r3, [r7, #0]
 800c322:	b2db      	uxtb	r3, r3
 800c324:	4618      	mov	r0, r3
 800c326:	f000 fb4d 	bl	800c9c4 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800c32a:	202c      	movs	r0, #44	; 0x2c
 800c32c:	f000 fb18 	bl	800c960 <_LCD_SendCommand>
}
 800c330:	bf00      	nop
 800c332:	370c      	adds	r7, #12
 800c334:	46bd      	mov	sp, r7
 800c336:	bd90      	pop	{r4, r7, pc}

0800c338 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b084      	sub	sp, #16
 800c33c:	af02      	add	r7, sp, #8
 800c33e:	4603      	mov	r3, r0
 800c340:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800c342:	4b10      	ldr	r3, [pc, #64]	; (800c384 <ILI9341_Fill_Screen+0x4c>)
 800c344:	881b      	ldrh	r3, [r3, #0]
 800c346:	b29a      	uxth	r2, r3
 800c348:	4b0f      	ldr	r3, [pc, #60]	; (800c388 <ILI9341_Fill_Screen+0x50>)
 800c34a:	881b      	ldrh	r3, [r3, #0]
 800c34c:	b29b      	uxth	r3, r3
 800c34e:	2100      	movs	r1, #0
 800c350:	2000      	movs	r0, #0
 800c352:	f7ff ffa5 	bl	800c2a0 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800c356:	4b0b      	ldr	r3, [pc, #44]	; (800c384 <ILI9341_Fill_Screen+0x4c>)
 800c358:	881b      	ldrh	r3, [r3, #0]
 800c35a:	b29b      	uxth	r3, r3
 800c35c:	461a      	mov	r2, r3
 800c35e:	4b0a      	ldr	r3, [pc, #40]	; (800c388 <ILI9341_Fill_Screen+0x50>)
 800c360:	881b      	ldrh	r3, [r3, #0]
 800c362:	b29b      	uxth	r3, r3
 800c364:	fb03 f302 	mul.w	r3, r3, r2
 800c368:	4619      	mov	r1, r3
 800c36a:	88fa      	ldrh	r2, [r7, #6]
 800c36c:	2304      	movs	r3, #4
 800c36e:	9300      	str	r3, [sp, #0]
 800c370:	460b      	mov	r3, r1
 800c372:	2100      	movs	r1, #0
 800c374:	2000      	movs	r0, #0
 800c376:	f000 fa43 	bl	800c800 <_LCD_Write_Frame>
}
 800c37a:	bf00      	nop
 800c37c:	3708      	adds	r7, #8
 800c37e:	46bd      	mov	sp, r7
 800c380:	bd80      	pop	{r7, pc}
 800c382:	bf00      	nop
 800c384:	20000ca2 	.word	0x20000ca2
 800c388:	20000ca0 	.word	0x20000ca0

0800c38c <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	b08c      	sub	sp, #48	; 0x30
 800c390:	af00      	add	r7, sp, #0
 800c392:	4603      	mov	r3, r0
 800c394:	80fb      	strh	r3, [r7, #6]
 800c396:	460b      	mov	r3, r1
 800c398:	80bb      	strh	r3, [r7, #4]
 800c39a:	4613      	mov	r3, r2
 800c39c:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800c39e:	4b94      	ldr	r3, [pc, #592]	; (800c5f0 <ILI9341_Draw_Pixel+0x264>)
 800c3a0:	881b      	ldrh	r3, [r3, #0]
 800c3a2:	b29b      	uxth	r3, r3
 800c3a4:	88fa      	ldrh	r2, [r7, #6]
 800c3a6:	429a      	cmp	r2, r3
 800c3a8:	f080 811e 	bcs.w	800c5e8 <ILI9341_Draw_Pixel+0x25c>
 800c3ac:	4b91      	ldr	r3, [pc, #580]	; (800c5f4 <ILI9341_Draw_Pixel+0x268>)
 800c3ae:	881b      	ldrh	r3, [r3, #0]
 800c3b0:	b29b      	uxth	r3, r3
 800c3b2:	88ba      	ldrh	r2, [r7, #4]
 800c3b4:	429a      	cmp	r2, r3
 800c3b6:	f080 8117 	bcs.w	800c5e8 <ILI9341_Draw_Pixel+0x25c>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800c3ba:	4b8f      	ldr	r3, [pc, #572]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c3bc:	695b      	ldr	r3, [r3, #20]
 800c3be:	4a8e      	ldr	r2, [pc, #568]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c3c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c3c4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c3c6:	4b8c      	ldr	r3, [pc, #560]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c3c8:	695b      	ldr	r3, [r3, #20]
 800c3ca:	4a8b      	ldr	r2, [pc, #556]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c3cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3d0:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2A, 0, 0);
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	2100      	movs	r1, #0
 800c3d6:	202a      	movs	r0, #42	; 0x2a
 800c3d8:	f000 fb26 	bl	800ca28 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c3dc:	2300      	movs	r3, #0
 800c3de:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c3e0:	e008      	b.n	800c3f4 <ILI9341_Draw_Pixel+0x68>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c3e2:	4b85      	ldr	r3, [pc, #532]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c3e4:	695b      	ldr	r3, [r3, #20]
 800c3e6:	4a84      	ldr	r2, [pc, #528]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c3e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3ec:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c3ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3f0:	3301      	adds	r3, #1
 800c3f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c3f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3f6:	2b02      	cmp	r3, #2
 800c3f8:	ddf3      	ble.n	800c3e2 <ILI9341_Draw_Pixel+0x56>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c3fa:	4b7f      	ldr	r3, [pc, #508]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c3fc:	695b      	ldr	r3, [r3, #20]
 800c3fe:	4a7e      	ldr	r2, [pc, #504]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c400:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c404:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c406:	4b7c      	ldr	r3, [pc, #496]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c408:	695b      	ldr	r3, [r3, #20]
 800c40a:	4a7b      	ldr	r2, [pc, #492]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c40c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c410:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c412:	4b79      	ldr	r3, [pc, #484]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c414:	695b      	ldr	r3, [r3, #20]
 800c416:	4a78      	ldr	r2, [pc, #480]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c418:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c41c:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] =
 800c41e:	88fb      	ldrh	r3, [r7, #6]
 800c420:	0a1b      	lsrs	r3, r3, #8
 800c422:	b29b      	uxth	r3, r3
 800c424:	b2db      	uxtb	r3, r3
 800c426:	753b      	strb	r3, [r7, #20]
 800c428:	88fb      	ldrh	r3, [r7, #6]
 800c42a:	b2db      	uxtb	r3, r3
 800c42c:	757b      	strb	r3, [r7, #21]
	{
			x >> 8,
			x,
			(x + 1) >> 8,
 800c42e:	88fb      	ldrh	r3, [r7, #6]
 800c430:	3301      	adds	r3, #1
 800c432:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer[4] =
 800c434:	b2db      	uxtb	r3, r3
 800c436:	75bb      	strb	r3, [r7, #22]
			(x + 1)
 800c438:	88fb      	ldrh	r3, [r7, #6]
 800c43a:	b2db      	uxtb	r3, r3
 800c43c:	3301      	adds	r3, #1
 800c43e:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer[4] =
 800c440:	75fb      	strb	r3, [r7, #23]
	};

	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 800c442:	f107 0014 	add.w	r0, r7, #20
 800c446:	230a      	movs	r3, #10
 800c448:	2200      	movs	r2, #0
 800c44a:	2104      	movs	r1, #4
 800c44c:	f000 fb1e 	bl	800ca8c <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c450:	2300      	movs	r3, #0
 800c452:	62bb      	str	r3, [r7, #40]	; 0x28
 800c454:	e008      	b.n	800c468 <ILI9341_Draw_Pixel+0xdc>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c456:	4b68      	ldr	r3, [pc, #416]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c458:	695b      	ldr	r3, [r3, #20]
 800c45a:	4a67      	ldr	r2, [pc, #412]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c45c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c460:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c464:	3301      	adds	r3, #1
 800c466:	62bb      	str	r3, [r7, #40]	; 0x28
 800c468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c46a:	2b02      	cmp	r3, #2
 800c46c:	ddf3      	ble.n	800c456 <ILI9341_Draw_Pixel+0xca>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c46e:	4b62      	ldr	r3, [pc, #392]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c470:	695b      	ldr	r3, [r3, #20]
 800c472:	4a61      	ldr	r2, [pc, #388]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c474:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c478:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800c47a:	4b5f      	ldr	r3, [pc, #380]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c47c:	695b      	ldr	r3, [r3, #20]
 800c47e:	4a5e      	ldr	r2, [pc, #376]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c480:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c484:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c486:	4b5c      	ldr	r3, [pc, #368]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c488:	695b      	ldr	r3, [r3, #20]
 800c48a:	4a5b      	ldr	r2, [pc, #364]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c48c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c490:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2B, 0, 0);
 800c492:	2200      	movs	r2, #0
 800c494:	2100      	movs	r1, #0
 800c496:	202b      	movs	r0, #43	; 0x2b
 800c498:	f000 fac6 	bl	800ca28 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c49c:	2300      	movs	r3, #0
 800c49e:	627b      	str	r3, [r7, #36]	; 0x24
 800c4a0:	e008      	b.n	800c4b4 <ILI9341_Draw_Pixel+0x128>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c4a2:	4b55      	ldr	r3, [pc, #340]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c4a4:	695b      	ldr	r3, [r3, #20]
 800c4a6:	4a54      	ldr	r2, [pc, #336]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c4a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c4ac:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c4ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4b0:	3301      	adds	r3, #1
 800c4b2:	627b      	str	r3, [r7, #36]	; 0x24
 800c4b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4b6:	2b02      	cmp	r3, #2
 800c4b8:	ddf3      	ble.n	800c4a2 <ILI9341_Draw_Pixel+0x116>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c4ba:	4b4f      	ldr	r3, [pc, #316]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c4bc:	695b      	ldr	r3, [r3, #20]
 800c4be:	4a4e      	ldr	r2, [pc, #312]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c4c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4c4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c4c6:	4b4c      	ldr	r3, [pc, #304]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c4c8:	695b      	ldr	r3, [r3, #20]
 800c4ca:	4a4b      	ldr	r2, [pc, #300]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c4cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4d0:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c4d2:	4b49      	ldr	r3, [pc, #292]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c4d4:	695b      	ldr	r3, [r3, #20]
 800c4d6:	4a48      	ldr	r2, [pc, #288]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c4d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c4dc:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] =
 800c4de:	88bb      	ldrh	r3, [r7, #4]
 800c4e0:	0a1b      	lsrs	r3, r3, #8
 800c4e2:	b29b      	uxth	r3, r3
 800c4e4:	b2db      	uxtb	r3, r3
 800c4e6:	743b      	strb	r3, [r7, #16]
 800c4e8:	88bb      	ldrh	r3, [r7, #4]
 800c4ea:	b2db      	uxtb	r3, r3
 800c4ec:	747b      	strb	r3, [r7, #17]
	{
			y >> 8,
			y,
			(y + 1) >> 8,
 800c4ee:	88bb      	ldrh	r3, [r7, #4]
 800c4f0:	3301      	adds	r3, #1
 800c4f2:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer1[4] =
 800c4f4:	b2db      	uxtb	r3, r3
 800c4f6:	74bb      	strb	r3, [r7, #18]
			(y + 1)
 800c4f8:	88bb      	ldrh	r3, [r7, #4]
 800c4fa:	b2db      	uxtb	r3, r3
 800c4fc:	3301      	adds	r3, #1
 800c4fe:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer1[4] =
 800c500:	74fb      	strb	r3, [r7, #19]
	};

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 800c502:	f107 0010 	add.w	r0, r7, #16
 800c506:	230a      	movs	r3, #10
 800c508:	2200      	movs	r2, #0
 800c50a:	2104      	movs	r1, #4
 800c50c:	f000 fabe 	bl	800ca8c <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c510:	2300      	movs	r3, #0
 800c512:	623b      	str	r3, [r7, #32]
 800c514:	e008      	b.n	800c528 <ILI9341_Draw_Pixel+0x19c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c516:	4b38      	ldr	r3, [pc, #224]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c518:	695b      	ldr	r3, [r3, #20]
 800c51a:	4a37      	ldr	r2, [pc, #220]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c51c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c520:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c522:	6a3b      	ldr	r3, [r7, #32]
 800c524:	3301      	adds	r3, #1
 800c526:	623b      	str	r3, [r7, #32]
 800c528:	6a3b      	ldr	r3, [r7, #32]
 800c52a:	2b02      	cmp	r3, #2
 800c52c:	ddf3      	ble.n	800c516 <ILI9341_Draw_Pixel+0x18a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c52e:	4b32      	ldr	r3, [pc, #200]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c530:	695b      	ldr	r3, [r3, #20]
 800c532:	4a31      	ldr	r2, [pc, #196]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c538:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800c53a:	4b2f      	ldr	r3, [pc, #188]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c53c:	695b      	ldr	r3, [r3, #20]
 800c53e:	4a2e      	ldr	r2, [pc, #184]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c540:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c544:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c546:	4b2c      	ldr	r3, [pc, #176]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c548:	695b      	ldr	r3, [r3, #20]
 800c54a:	4a2b      	ldr	r2, [pc, #172]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c54c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c550:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2C, 0, 0);
 800c552:	2200      	movs	r2, #0
 800c554:	2100      	movs	r1, #0
 800c556:	202c      	movs	r0, #44	; 0x2c
 800c558:	f000 fa66 	bl	800ca28 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c55c:	2300      	movs	r3, #0
 800c55e:	61fb      	str	r3, [r7, #28]
 800c560:	e008      	b.n	800c574 <ILI9341_Draw_Pixel+0x1e8>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c562:	4b25      	ldr	r3, [pc, #148]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c564:	695b      	ldr	r3, [r3, #20]
 800c566:	4a24      	ldr	r2, [pc, #144]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c568:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c56c:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c56e:	69fb      	ldr	r3, [r7, #28]
 800c570:	3301      	adds	r3, #1
 800c572:	61fb      	str	r3, [r7, #28]
 800c574:	69fb      	ldr	r3, [r7, #28]
 800c576:	2b02      	cmp	r3, #2
 800c578:	ddf3      	ble.n	800c562 <ILI9341_Draw_Pixel+0x1d6>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c57a:	4b1f      	ldr	r3, [pc, #124]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c57c:	695b      	ldr	r3, [r3, #20]
 800c57e:	4a1e      	ldr	r2, [pc, #120]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c580:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c584:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c586:	4b1c      	ldr	r3, [pc, #112]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c588:	695b      	ldr	r3, [r3, #20]
 800c58a:	4a1b      	ldr	r2, [pc, #108]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c58c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c590:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c592:	4b19      	ldr	r3, [pc, #100]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c594:	695b      	ldr	r3, [r3, #20]
 800c596:	4a18      	ldr	r2, [pc, #96]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c598:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c59c:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800c59e:	887b      	ldrh	r3, [r7, #2]
 800c5a0:	0a1b      	lsrs	r3, r3, #8
 800c5a2:	b29b      	uxth	r3, r3
 800c5a4:	b2db      	uxtb	r3, r3
 800c5a6:	733b      	strb	r3, [r7, #12]
 800c5a8:	887b      	ldrh	r3, [r7, #2]
 800c5aa:	b2db      	uxtb	r3, r3
 800c5ac:	737b      	strb	r3, [r7, #13]

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 4, 0, 10);
 800c5ae:	f107 000c 	add.w	r0, r7, #12
 800c5b2:	230a      	movs	r3, #10
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	2104      	movs	r1, #4
 800c5b8:	f000 fa68 	bl	800ca8c <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c5bc:	2300      	movs	r3, #0
 800c5be:	61bb      	str	r3, [r7, #24]
 800c5c0:	e008      	b.n	800c5d4 <ILI9341_Draw_Pixel+0x248>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c5c2:	4b0d      	ldr	r3, [pc, #52]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c5c4:	695b      	ldr	r3, [r3, #20]
 800c5c6:	4a0c      	ldr	r2, [pc, #48]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c5c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c5cc:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c5ce:	69bb      	ldr	r3, [r7, #24]
 800c5d0:	3301      	adds	r3, #1
 800c5d2:	61bb      	str	r3, [r7, #24]
 800c5d4:	69bb      	ldr	r3, [r7, #24]
 800c5d6:	2b02      	cmp	r3, #2
 800c5d8:	ddf3      	ble.n	800c5c2 <ILI9341_Draw_Pixel+0x236>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c5da:	4b07      	ldr	r3, [pc, #28]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c5dc:	695b      	ldr	r3, [r3, #20]
 800c5de:	4a06      	ldr	r2, [pc, #24]	; (800c5f8 <ILI9341_Draw_Pixel+0x26c>)
 800c5e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5e4:	6153      	str	r3, [r2, #20]
 800c5e6:	e000      	b.n	800c5ea <ILI9341_Draw_Pixel+0x25e>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800c5e8:	bf00      	nop


}
 800c5ea:	3730      	adds	r7, #48	; 0x30
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	bd80      	pop	{r7, pc}
 800c5f0:	20000ca2 	.word	0x20000ca2
 800c5f4:	20000ca0 	.word	0x20000ca0
 800c5f8:	48000400 	.word	0x48000400

0800c5fc <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800c5fc:	b590      	push	{r4, r7, lr}
 800c5fe:	b087      	sub	sp, #28
 800c600:	af02      	add	r7, sp, #8
 800c602:	4604      	mov	r4, r0
 800c604:	4608      	mov	r0, r1
 800c606:	4611      	mov	r1, r2
 800c608:	461a      	mov	r2, r3
 800c60a:	4623      	mov	r3, r4
 800c60c:	80fb      	strh	r3, [r7, #6]
 800c60e:	4603      	mov	r3, r0
 800c610:	80bb      	strh	r3, [r7, #4]
 800c612:	460b      	mov	r3, r1
 800c614:	807b      	strh	r3, [r7, #2]
 800c616:	4613      	mov	r3, r2
 800c618:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800c61a:	4b39      	ldr	r3, [pc, #228]	; (800c700 <ILI9341_Draw_Rectangle+0x104>)
 800c61c:	881b      	ldrh	r3, [r3, #0]
 800c61e:	b29b      	uxth	r3, r3
 800c620:	88fa      	ldrh	r2, [r7, #6]
 800c622:	429a      	cmp	r2, r3
 800c624:	d268      	bcs.n	800c6f8 <ILI9341_Draw_Rectangle+0xfc>
 800c626:	4b37      	ldr	r3, [pc, #220]	; (800c704 <ILI9341_Draw_Rectangle+0x108>)
 800c628:	881b      	ldrh	r3, [r3, #0]
 800c62a:	b29b      	uxth	r3, r3
 800c62c:	88ba      	ldrh	r2, [r7, #4]
 800c62e:	429a      	cmp	r2, r3
 800c630:	d262      	bcs.n	800c6f8 <ILI9341_Draw_Rectangle+0xfc>
	if((xpos+width-1)>=LCD_WIDTH)
 800c632:	88fa      	ldrh	r2, [r7, #6]
 800c634:	887b      	ldrh	r3, [r7, #2]
 800c636:	4413      	add	r3, r2
 800c638:	3b01      	subs	r3, #1
 800c63a:	4a31      	ldr	r2, [pc, #196]	; (800c700 <ILI9341_Draw_Rectangle+0x104>)
 800c63c:	8812      	ldrh	r2, [r2, #0]
 800c63e:	b292      	uxth	r2, r2
 800c640:	4293      	cmp	r3, r2
 800c642:	db05      	blt.n	800c650 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800c644:	4b2e      	ldr	r3, [pc, #184]	; (800c700 <ILI9341_Draw_Rectangle+0x104>)
 800c646:	881b      	ldrh	r3, [r3, #0]
 800c648:	b29a      	uxth	r2, r3
 800c64a:	88fb      	ldrh	r3, [r7, #6]
 800c64c:	1ad3      	subs	r3, r2, r3
 800c64e:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800c650:	88ba      	ldrh	r2, [r7, #4]
 800c652:	883b      	ldrh	r3, [r7, #0]
 800c654:	4413      	add	r3, r2
 800c656:	3b01      	subs	r3, #1
 800c658:	4a2a      	ldr	r2, [pc, #168]	; (800c704 <ILI9341_Draw_Rectangle+0x108>)
 800c65a:	8812      	ldrh	r2, [r2, #0]
 800c65c:	b292      	uxth	r2, r2
 800c65e:	4293      	cmp	r3, r2
 800c660:	db05      	blt.n	800c66e <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800c662:	4b28      	ldr	r3, [pc, #160]	; (800c704 <ILI9341_Draw_Rectangle+0x108>)
 800c664:	881b      	ldrh	r3, [r3, #0]
 800c666:	b29a      	uxth	r2, r3
 800c668:	88bb      	ldrh	r3, [r7, #4]
 800c66a:	1ad3      	subs	r3, r2, r3
 800c66c:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800c66e:	88fa      	ldrh	r2, [r7, #6]
 800c670:	887b      	ldrh	r3, [r7, #2]
 800c672:	4413      	add	r3, r2
 800c674:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800c676:	3b01      	subs	r3, #1
 800c678:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800c67a:	88ba      	ldrh	r2, [r7, #4]
 800c67c:	883b      	ldrh	r3, [r7, #0]
 800c67e:	4413      	add	r3, r2
 800c680:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800c682:	3b01      	subs	r3, #1
 800c684:	b29b      	uxth	r3, r3
 800c686:	88b9      	ldrh	r1, [r7, #4]
 800c688:	88f8      	ldrh	r0, [r7, #6]
 800c68a:	4622      	mov	r2, r4
 800c68c:	f7ff fe08 	bl	800c2a0 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800c690:	883a      	ldrh	r2, [r7, #0]
 800c692:	887b      	ldrh	r3, [r7, #2]
 800c694:	fb12 f303 	smulbb	r3, r2, r3
 800c698:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800c69a:	2300      	movs	r3, #0
 800c69c:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800c69e:	89fb      	ldrh	r3, [r7, #14]
 800c6a0:	f003 0301 	and.w	r3, r3, #1
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d009      	beq.n	800c6bc <ILI9341_Draw_Rectangle+0xc0>
 800c6a8:	89fb      	ldrh	r3, [r7, #14]
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d906      	bls.n	800c6bc <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800c6ae:	2301      	movs	r3, #1
 800c6b0:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800c6b2:	89fb      	ldrh	r3, [r7, #14]
 800c6b4:	085b      	lsrs	r3, r3, #1
 800c6b6:	b29b      	uxth	r3, r3
 800c6b8:	005b      	lsls	r3, r3, #1
 800c6ba:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800c6bc:	89fc      	ldrh	r4, [r7, #14]
 800c6be:	8c3a      	ldrh	r2, [r7, #32]
 800c6c0:	88b9      	ldrh	r1, [r7, #4]
 800c6c2:	88f8      	ldrh	r0, [r7, #6]
 800c6c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c6c8:	9300      	str	r3, [sp, #0]
 800c6ca:	4623      	mov	r3, r4
 800c6cc:	f000 f898 	bl	800c800 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800c6d0:	7b7b      	ldrb	r3, [r7, #13]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d011      	beq.n	800c6fa <ILI9341_Draw_Rectangle+0xfe>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800c6d6:	88fa      	ldrh	r2, [r7, #6]
 800c6d8:	887b      	ldrh	r3, [r7, #2]
 800c6da:	4413      	add	r3, r2
 800c6dc:	b29b      	uxth	r3, r3
 800c6de:	3b01      	subs	r3, #1
 800c6e0:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800c6e2:	88ba      	ldrh	r2, [r7, #4]
 800c6e4:	883b      	ldrh	r3, [r7, #0]
 800c6e6:	4413      	add	r3, r2
 800c6e8:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800c6ea:	3b01      	subs	r3, #1
 800c6ec:	b29b      	uxth	r3, r3
 800c6ee:	8c3a      	ldrh	r2, [r7, #32]
 800c6f0:	4619      	mov	r1, r3
 800c6f2:	f7ff fe4b 	bl	800c38c <ILI9341_Draw_Pixel>
 800c6f6:	e000      	b.n	800c6fa <ILI9341_Draw_Rectangle+0xfe>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800c6f8:	bf00      	nop
							colour);
	}
}
 800c6fa:	3714      	adds	r7, #20
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd90      	pop	{r4, r7, pc}
 800c700:	20000ca2 	.word	0x20000ca2
 800c704:	20000ca0 	.word	0x20000ca0

0800c708 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b084      	sub	sp, #16
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	4603      	mov	r3, r0
 800c710:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800c712:	79fb      	ldrb	r3, [r7, #7]
 800c714:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800c716:	2036      	movs	r0, #54	; 0x36
 800c718:	f000 f922 	bl	800c960 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800c71c:	7bfb      	ldrb	r3, [r7, #15]
 800c71e:	2b03      	cmp	r3, #3
 800c720:	d836      	bhi.n	800c790 <ILI9341_Set_Rotation+0x88>
 800c722:	a201      	add	r2, pc, #4	; (adr r2, 800c728 <ILI9341_Set_Rotation+0x20>)
 800c724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c728:	0800c739 	.word	0x0800c739
 800c72c:	0800c74f 	.word	0x0800c74f
 800c730:	0800c765 	.word	0x0800c765
 800c734:	0800c77b 	.word	0x0800c77b
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800c738:	2048      	movs	r0, #72	; 0x48
 800c73a:	f000 f943 	bl	800c9c4 <_LCD_SendData>
			LCD_WIDTH = 240;
 800c73e:	4b17      	ldr	r3, [pc, #92]	; (800c79c <ILI9341_Set_Rotation+0x94>)
 800c740:	22f0      	movs	r2, #240	; 0xf0
 800c742:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800c744:	4b16      	ldr	r3, [pc, #88]	; (800c7a0 <ILI9341_Set_Rotation+0x98>)
 800c746:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c74a:	801a      	strh	r2, [r3, #0]
			break;
 800c74c:	e021      	b.n	800c792 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800c74e:	2028      	movs	r0, #40	; 0x28
 800c750:	f000 f938 	bl	800c9c4 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800c754:	4b11      	ldr	r3, [pc, #68]	; (800c79c <ILI9341_Set_Rotation+0x94>)
 800c756:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c75a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800c75c:	4b10      	ldr	r3, [pc, #64]	; (800c7a0 <ILI9341_Set_Rotation+0x98>)
 800c75e:	22f0      	movs	r2, #240	; 0xf0
 800c760:	801a      	strh	r2, [r3, #0]
			break;
 800c762:	e016      	b.n	800c792 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800c764:	2088      	movs	r0, #136	; 0x88
 800c766:	f000 f92d 	bl	800c9c4 <_LCD_SendData>
			LCD_WIDTH  = 240;
 800c76a:	4b0c      	ldr	r3, [pc, #48]	; (800c79c <ILI9341_Set_Rotation+0x94>)
 800c76c:	22f0      	movs	r2, #240	; 0xf0
 800c76e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800c770:	4b0b      	ldr	r3, [pc, #44]	; (800c7a0 <ILI9341_Set_Rotation+0x98>)
 800c772:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c776:	801a      	strh	r2, [r3, #0]
			break;
 800c778:	e00b      	b.n	800c792 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800c77a:	20e8      	movs	r0, #232	; 0xe8
 800c77c:	f000 f922 	bl	800c9c4 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800c780:	4b06      	ldr	r3, [pc, #24]	; (800c79c <ILI9341_Set_Rotation+0x94>)
 800c782:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c786:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800c788:	4b05      	ldr	r3, [pc, #20]	; (800c7a0 <ILI9341_Set_Rotation+0x98>)
 800c78a:	22f0      	movs	r2, #240	; 0xf0
 800c78c:	801a      	strh	r2, [r3, #0]
			break;
 800c78e:	e000      	b.n	800c792 <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800c790:	bf00      	nop
	}
}
 800c792:	bf00      	nop
 800c794:	3710      	adds	r7, #16
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}
 800c79a:	bf00      	nop
 800c79c:	20000ca2 	.word	0x20000ca2
 800c7a0:	20000ca0 	.word	0x20000ca0

0800c7a4 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800c7a4:	b480      	push	{r7}
 800c7a6:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800c7a8:	4b05      	ldr	r3, [pc, #20]	; (800c7c0 <_LCD_Enable+0x1c>)
 800c7aa:	695b      	ldr	r3, [r3, #20]
 800c7ac:	4a04      	ldr	r2, [pc, #16]	; (800c7c0 <_LCD_Enable+0x1c>)
 800c7ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c7b2:	6153      	str	r3, [r2, #20]
}
 800c7b4:	bf00      	nop
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7bc:	4770      	bx	lr
 800c7be:	bf00      	nop
 800c7c0:	48000400 	.word	0x48000400

0800c7c4 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800c7c8:	4b0c      	ldr	r3, [pc, #48]	; (800c7fc <_LCD_Reset+0x38>)
 800c7ca:	695b      	ldr	r3, [r3, #20]
 800c7cc:	4a0b      	ldr	r2, [pc, #44]	; (800c7fc <_LCD_Reset+0x38>)
 800c7ce:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c7d2:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800c7d4:	20c8      	movs	r0, #200	; 0xc8
 800c7d6:	f7fa f8e1 	bl	800699c <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c7da:	4b08      	ldr	r3, [pc, #32]	; (800c7fc <_LCD_Reset+0x38>)
 800c7dc:	695b      	ldr	r3, [r3, #20]
 800c7de:	4a07      	ldr	r2, [pc, #28]	; (800c7fc <_LCD_Reset+0x38>)
 800c7e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c7e4:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800c7e6:	20c8      	movs	r0, #200	; 0xc8
 800c7e8:	f7fa f8d8 	bl	800699c <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800c7ec:	4b03      	ldr	r3, [pc, #12]	; (800c7fc <_LCD_Reset+0x38>)
 800c7ee:	695b      	ldr	r3, [r3, #20]
 800c7f0:	4a02      	ldr	r2, [pc, #8]	; (800c7fc <_LCD_Reset+0x38>)
 800c7f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c7f6:	6153      	str	r3, [r2, #20]
}
 800c7f8:	bf00      	nop
 800c7fa:	bd80      	pop	{r7, pc}
 800c7fc:	48000400 	.word	0x48000400

0800c800 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800c800:	b5b0      	push	{r4, r5, r7, lr}
 800c802:	b08e      	sub	sp, #56	; 0x38
 800c804:	af00      	add	r7, sp, #0
 800c806:	607b      	str	r3, [r7, #4]
 800c808:	4603      	mov	r3, r0
 800c80a:	81fb      	strh	r3, [r7, #14]
 800c80c:	460b      	mov	r3, r1
 800c80e:	81bb      	strh	r3, [r7, #12]
 800c810:	4613      	mov	r3, r2
 800c812:	817b      	strh	r3, [r7, #10]
 800c814:	466b      	mov	r3, sp
 800c816:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800c818:	2300      	movs	r3, #0
 800c81a:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	005b      	lsls	r3, r3, #1
 800c820:	4a4d      	ldr	r2, [pc, #308]	; (800c958 <_LCD_Write_Frame+0x158>)
 800c822:	8812      	ldrh	r2, [r2, #0]
 800c824:	4293      	cmp	r3, r2
 800c826:	d202      	bcs.n	800c82e <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c82c:	e002      	b.n	800c834 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800c82e:	4b4a      	ldr	r3, [pc, #296]	; (800c958 <_LCD_Write_Frame+0x158>)
 800c830:	881b      	ldrh	r3, [r3, #0]
 800c832:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800c834:	897b      	ldrh	r3, [r7, #10]
 800c836:	0a1b      	lsrs	r3, r3, #8
 800c838:	b29b      	uxth	r3, r3
 800c83a:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800c83c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c83e:	4603      	mov	r3, r0
 800c840:	3b01      	subs	r3, #1
 800c842:	61bb      	str	r3, [r7, #24]
 800c844:	4601      	mov	r1, r0
 800c846:	f04f 0200 	mov.w	r2, #0
 800c84a:	f04f 0300 	mov.w	r3, #0
 800c84e:	f04f 0400 	mov.w	r4, #0
 800c852:	00d4      	lsls	r4, r2, #3
 800c854:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800c858:	00cb      	lsls	r3, r1, #3
 800c85a:	4601      	mov	r1, r0
 800c85c:	f04f 0200 	mov.w	r2, #0
 800c860:	f04f 0300 	mov.w	r3, #0
 800c864:	f04f 0400 	mov.w	r4, #0
 800c868:	00d4      	lsls	r4, r2, #3
 800c86a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800c86e:	00cb      	lsls	r3, r1, #3
 800c870:	1dc3      	adds	r3, r0, #7
 800c872:	08db      	lsrs	r3, r3, #3
 800c874:	00db      	lsls	r3, r3, #3
 800c876:	ebad 0d03 	sub.w	sp, sp, r3
 800c87a:	466b      	mov	r3, sp
 800c87c:	3300      	adds	r3, #0
 800c87e:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800c880:	2300      	movs	r3, #0
 800c882:	633b      	str	r3, [r7, #48]	; 0x30
 800c884:	e00d      	b.n	800c8a2 <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800c886:	697a      	ldr	r2, [r7, #20]
 800c888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c88a:	4413      	add	r3, r2
 800c88c:	7ffa      	ldrb	r2, [r7, #31]
 800c88e:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800c890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c892:	3301      	adds	r3, #1
 800c894:	897a      	ldrh	r2, [r7, #10]
 800c896:	b2d1      	uxtb	r1, r2
 800c898:	697a      	ldr	r2, [r7, #20]
 800c89a:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800c89c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c89e:	3302      	adds	r3, #2
 800c8a0:	633b      	str	r3, [r7, #48]	; 0x30
 800c8a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c8a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8a6:	429a      	cmp	r2, r3
 800c8a8:	d3ed      	bcc.n	800c886 <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	005b      	lsls	r3, r3, #1
 800c8ae:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800c8b0:	2301      	movs	r3, #1
 800c8b2:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d00d      	beq.n	800c8da <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800c8be:	693a      	ldr	r2, [r7, #16]
 800c8c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8c6:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800c8c8:	693b      	ldr	r3, [r7, #16]
 800c8ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8cc:	fbb3 f2f2 	udiv	r2, r3, r2
 800c8d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c8d2:	fb01 f202 	mul.w	r2, r1, r2
 800c8d6:	1a9b      	subs	r3, r3, r2
 800c8d8:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c8da:	4b20      	ldr	r3, [pc, #128]	; (800c95c <_LCD_Write_Frame+0x15c>)
 800c8dc:	695b      	ldr	r3, [r3, #20]
 800c8de:	4a1f      	ldr	r2, [pc, #124]	; (800c95c <_LCD_Write_Frame+0x15c>)
 800c8e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8e4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c8e6:	4b1d      	ldr	r3, [pc, #116]	; (800c95c <_LCD_Write_Frame+0x15c>)
 800c8e8:	695b      	ldr	r3, [r3, #20]
 800c8ea:	4a1c      	ldr	r2, [pc, #112]	; (800c95c <_LCD_Write_Frame+0x15c>)
 800c8ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c8f0:	6153      	str	r3, [r2, #20]

	if(Sending_in_Block != 0)
 800c8f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d00f      	beq.n	800c918 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	627b      	str	r3, [r7, #36]	; 0x24
 800c8fc:	e008      	b.n	800c910 <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 800c8fe:	6978      	ldr	r0, [r7, #20]
 800c900:	230a      	movs	r3, #10
 800c902:	2200      	movs	r2, #0
 800c904:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c906:	f000 f8c1 	bl	800ca8c <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800c90a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c90c:	3301      	adds	r3, #1
 800c90e:	627b      	str	r3, [r7, #36]	; 0x24
 800c910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c914:	429a      	cmp	r2, r3
 800c916:	d3f2      	bcc.n	800c8fe <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 800c918:	6978      	ldr	r0, [r7, #20]
 800c91a:	230a      	movs	r3, #10
 800c91c:	2200      	movs	r2, #0
 800c91e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c920:	f000 f8b4 	bl	800ca8c <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c924:	2300      	movs	r3, #0
 800c926:	623b      	str	r3, [r7, #32]
 800c928:	e008      	b.n	800c93c <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c92a:	4b0c      	ldr	r3, [pc, #48]	; (800c95c <_LCD_Write_Frame+0x15c>)
 800c92c:	695b      	ldr	r3, [r3, #20]
 800c92e:	4a0b      	ldr	r2, [pc, #44]	; (800c95c <_LCD_Write_Frame+0x15c>)
 800c930:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c934:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c936:	6a3b      	ldr	r3, [r7, #32]
 800c938:	3301      	adds	r3, #1
 800c93a:	623b      	str	r3, [r7, #32]
 800c93c:	6a3b      	ldr	r3, [r7, #32]
 800c93e:	2b02      	cmp	r3, #2
 800c940:	ddf3      	ble.n	800c92a <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c942:	4b06      	ldr	r3, [pc, #24]	; (800c95c <_LCD_Write_Frame+0x15c>)
 800c944:	695b      	ldr	r3, [r3, #20]
 800c946:	4a05      	ldr	r2, [pc, #20]	; (800c95c <_LCD_Write_Frame+0x15c>)
 800c948:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c94c:	6153      	str	r3, [r2, #20]
 800c94e:	46ad      	mov	sp, r5

}
 800c950:	bf00      	nop
 800c952:	3738      	adds	r7, #56	; 0x38
 800c954:	46bd      	mov	sp, r7
 800c956:	bdb0      	pop	{r4, r5, r7, pc}
 800c958:	20000ca4 	.word	0x20000ca4
 800c95c:	48000400 	.word	0x48000400

0800c960 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b084      	sub	sp, #16
 800c964:	af00      	add	r7, sp, #0
 800c966:	4603      	mov	r3, r0
 800c968:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c96a:	4b15      	ldr	r3, [pc, #84]	; (800c9c0 <_LCD_SendCommand+0x60>)
 800c96c:	695b      	ldr	r3, [r3, #20]
 800c96e:	4a14      	ldr	r2, [pc, #80]	; (800c9c0 <_LCD_SendCommand+0x60>)
 800c970:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c974:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800c976:	4b12      	ldr	r3, [pc, #72]	; (800c9c0 <_LCD_SendCommand+0x60>)
 800c978:	695b      	ldr	r3, [r3, #20]
 800c97a:	4a11      	ldr	r2, [pc, #68]	; (800c9c0 <_LCD_SendCommand+0x60>)
 800c97c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c980:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800c982:	79fb      	ldrb	r3, [r7, #7]
 800c984:	2200      	movs	r2, #0
 800c986:	2100      	movs	r1, #0
 800c988:	4618      	mov	r0, r3
 800c98a:	f000 f84d 	bl	800ca28 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c98e:	2300      	movs	r3, #0
 800c990:	60fb      	str	r3, [r7, #12]
 800c992:	e008      	b.n	800c9a6 <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c994:	4b0a      	ldr	r3, [pc, #40]	; (800c9c0 <_LCD_SendCommand+0x60>)
 800c996:	695b      	ldr	r3, [r3, #20]
 800c998:	4a09      	ldr	r2, [pc, #36]	; (800c9c0 <_LCD_SendCommand+0x60>)
 800c99a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c99e:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	3301      	adds	r3, #1
 800c9a4:	60fb      	str	r3, [r7, #12]
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	2b02      	cmp	r3, #2
 800c9aa:	ddf3      	ble.n	800c994 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c9ac:	4b04      	ldr	r3, [pc, #16]	; (800c9c0 <_LCD_SendCommand+0x60>)
 800c9ae:	695b      	ldr	r3, [r3, #20]
 800c9b0:	4a03      	ldr	r2, [pc, #12]	; (800c9c0 <_LCD_SendCommand+0x60>)
 800c9b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9b6:	6153      	str	r3, [r2, #20]
}
 800c9b8:	bf00      	nop
 800c9ba:	3710      	adds	r7, #16
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	bd80      	pop	{r7, pc}
 800c9c0:	48000400 	.word	0x48000400

0800c9c4 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b084      	sub	sp, #16
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c9ce:	4b15      	ldr	r3, [pc, #84]	; (800ca24 <_LCD_SendData+0x60>)
 800c9d0:	695b      	ldr	r3, [r3, #20]
 800c9d2:	4a14      	ldr	r2, [pc, #80]	; (800ca24 <_LCD_SendData+0x60>)
 800c9d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9d8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c9da:	4b12      	ldr	r3, [pc, #72]	; (800ca24 <_LCD_SendData+0x60>)
 800c9dc:	695b      	ldr	r3, [r3, #20]
 800c9de:	4a11      	ldr	r2, [pc, #68]	; (800ca24 <_LCD_SendData+0x60>)
 800c9e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c9e4:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800c9e6:	79fb      	ldrb	r3, [r7, #7]
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	2100      	movs	r1, #0
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	f000 f81b 	bl	800ca28 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	60fb      	str	r3, [r7, #12]
 800c9f6:	e008      	b.n	800ca0a <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c9f8:	4b0a      	ldr	r3, [pc, #40]	; (800ca24 <_LCD_SendData+0x60>)
 800c9fa:	695b      	ldr	r3, [r3, #20]
 800c9fc:	4a09      	ldr	r2, [pc, #36]	; (800ca24 <_LCD_SendData+0x60>)
 800c9fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ca02:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	3301      	adds	r3, #1
 800ca08:	60fb      	str	r3, [r7, #12]
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	2b02      	cmp	r3, #2
 800ca0e:	ddf3      	ble.n	800c9f8 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ca10:	4b04      	ldr	r3, [pc, #16]	; (800ca24 <_LCD_SendData+0x60>)
 800ca12:	695b      	ldr	r3, [r3, #20]
 800ca14:	4a03      	ldr	r2, [pc, #12]	; (800ca24 <_LCD_SendData+0x60>)
 800ca16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ca1a:	6153      	str	r3, [r2, #20]
}
 800ca1c:	bf00      	nop
 800ca1e:	3710      	adds	r7, #16
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	48000400 	.word	0x48000400

0800ca28 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800ca28:	b480      	push	{r7}
 800ca2a:	b085      	sub	sp, #20
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	4603      	mov	r3, r0
 800ca30:	71fb      	strb	r3, [r7, #7]
 800ca32:	460b      	mov	r3, r1
 800ca34:	71bb      	strb	r3, [r7, #6]
 800ca36:	4613      	mov	r3, r2
 800ca38:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	60fb      	str	r3, [r7, #12]
 800ca3e:	e003      	b.n	800ca48 <_SPI_SendByte+0x20>
   		asm("nop");
 800ca40:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	3301      	adds	r3, #1
 800ca46:	60fb      	str	r3, [r7, #12]
 800ca48:	79bb      	ldrb	r3, [r7, #6]
 800ca4a:	68fa      	ldr	r2, [r7, #12]
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	dbf7      	blt.n	800ca40 <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800ca50:	4b0c      	ldr	r3, [pc, #48]	; (800ca84 <_SPI_SendByte+0x5c>)
 800ca52:	689b      	ldr	r3, [r3, #8]
 800ca54:	f003 0302 	and.w	r3, r3, #2
 800ca58:	2b02      	cmp	r3, #2
 800ca5a:	d102      	bne.n	800ca62 <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 800ca5c:	4a0a      	ldr	r2, [pc, #40]	; (800ca88 <_SPI_SendByte+0x60>)
 800ca5e:	79fb      	ldrb	r3, [r7, #7]
 800ca60:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800ca62:	2300      	movs	r3, #0
 800ca64:	60bb      	str	r3, [r7, #8]
 800ca66:	e003      	b.n	800ca70 <_SPI_SendByte+0x48>
   		asm("nop");
 800ca68:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	3301      	adds	r3, #1
 800ca6e:	60bb      	str	r3, [r7, #8]
 800ca70:	797b      	ldrb	r3, [r7, #5]
 800ca72:	68ba      	ldr	r2, [r7, #8]
 800ca74:	429a      	cmp	r2, r3
 800ca76:	dbf7      	blt.n	800ca68 <_SPI_SendByte+0x40>

#endif

}
 800ca78:	bf00      	nop
 800ca7a:	3714      	adds	r7, #20
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca82:	4770      	bx	lr
 800ca84:	40003c00 	.word	0x40003c00
 800ca88:	40003c0c 	.word	0x40003c0c

0800ca8c <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800ca8c:	b480      	push	{r7}
 800ca8e:	b089      	sub	sp, #36	; 0x24
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	60f8      	str	r0, [r7, #12]
 800ca94:	60b9      	str	r1, [r7, #8]
 800ca96:	4611      	mov	r1, r2
 800ca98:	461a      	mov	r2, r3
 800ca9a:	460b      	mov	r3, r1
 800ca9c:	71fb      	strb	r3, [r7, #7]
 800ca9e:	4613      	mov	r3, r2
 800caa0:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800caa2:	2300      	movs	r3, #0
 800caa4:	61fb      	str	r3, [r7, #28]
 800caa6:	e003      	b.n	800cab0 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 800caa8:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800caaa:	69fb      	ldr	r3, [r7, #28]
 800caac:	3301      	adds	r3, #1
 800caae:	61fb      	str	r3, [r7, #28]
 800cab0:	79fb      	ldrb	r3, [r7, #7]
 800cab2:	69fa      	ldr	r2, [r7, #28]
 800cab4:	429a      	cmp	r2, r3
 800cab6:	dbf7      	blt.n	800caa8 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 800cabc:	e01d      	b.n	800cafa <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800cabe:	4b1c      	ldr	r3, [pc, #112]	; (800cb30 <_SPI_SendByteMultiByte+0xa4>)
 800cac0:	689b      	ldr	r3, [r3, #8]
 800cac2:	f003 0302 	and.w	r3, r3, #2
 800cac6:	2b02      	cmp	r3, #2
 800cac8:	d117      	bne.n	800cafa <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	2b01      	cmp	r3, #1
 800cace:	d90a      	bls.n	800cae6 <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 800cad0:	69bb      	ldr	r3, [r7, #24]
 800cad2:	881a      	ldrh	r2, [r3, #0]
 800cad4:	4b16      	ldr	r3, [pc, #88]	; (800cb30 <_SPI_SendByteMultiByte+0xa4>)
 800cad6:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800cad8:	69bb      	ldr	r3, [r7, #24]
 800cada:	3302      	adds	r3, #2
 800cadc:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 800cade:	68bb      	ldr	r3, [r7, #8]
 800cae0:	3b02      	subs	r3, #2
 800cae2:	60bb      	str	r3, [r7, #8]
 800cae4:	e009      	b.n	800cafa <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 800cae6:	4a13      	ldr	r2, [pc, #76]	; (800cb34 <_SPI_SendByteMultiByte+0xa8>)
 800cae8:	69bb      	ldr	r3, [r7, #24]
 800caea:	781b      	ldrb	r3, [r3, #0]
 800caec:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 800caee:	69bb      	ldr	r3, [r7, #24]
 800caf0:	3301      	adds	r3, #1
 800caf2:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 800caf4:	68bb      	ldr	r3, [r7, #8]
 800caf6:	3b01      	subs	r3, #1
 800caf8:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d1de      	bne.n	800cabe <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 800cb00:	4b0b      	ldr	r3, [pc, #44]	; (800cb30 <_SPI_SendByteMultiByte+0xa4>)
 800cb02:	689b      	ldr	r3, [r3, #8]
 800cb04:	4a0a      	ldr	r2, [pc, #40]	; (800cb30 <_SPI_SendByteMultiByte+0xa4>)
 800cb06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cb0a:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	617b      	str	r3, [r7, #20]
 800cb10:	e003      	b.n	800cb1a <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 800cb12:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800cb14:	697b      	ldr	r3, [r7, #20]
 800cb16:	3301      	adds	r3, #1
 800cb18:	617b      	str	r3, [r7, #20]
 800cb1a:	79bb      	ldrb	r3, [r7, #6]
 800cb1c:	697a      	ldr	r2, [r7, #20]
 800cb1e:	429a      	cmp	r2, r3
 800cb20:	dbf7      	blt.n	800cb12 <_SPI_SendByteMultiByte+0x86>

#endif

}
 800cb22:	bf00      	nop
 800cb24:	3724      	adds	r7, #36	; 0x24
 800cb26:	46bd      	mov	sp, r7
 800cb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2c:	4770      	bx	lr
 800cb2e:	bf00      	nop
 800cb30:	40003c00 	.word	0x40003c00
 800cb34:	40003c0c 	.word	0x40003c0c

0800cb38 <__errno>:
 800cb38:	4b01      	ldr	r3, [pc, #4]	; (800cb40 <__errno+0x8>)
 800cb3a:	6818      	ldr	r0, [r3, #0]
 800cb3c:	4770      	bx	lr
 800cb3e:	bf00      	nop
 800cb40:	20001ce8 	.word	0x20001ce8

0800cb44 <__libc_init_array>:
 800cb44:	b570      	push	{r4, r5, r6, lr}
 800cb46:	4e0d      	ldr	r6, [pc, #52]	; (800cb7c <__libc_init_array+0x38>)
 800cb48:	4c0d      	ldr	r4, [pc, #52]	; (800cb80 <__libc_init_array+0x3c>)
 800cb4a:	1ba4      	subs	r4, r4, r6
 800cb4c:	10a4      	asrs	r4, r4, #2
 800cb4e:	2500      	movs	r5, #0
 800cb50:	42a5      	cmp	r5, r4
 800cb52:	d109      	bne.n	800cb68 <__libc_init_array+0x24>
 800cb54:	4e0b      	ldr	r6, [pc, #44]	; (800cb84 <__libc_init_array+0x40>)
 800cb56:	4c0c      	ldr	r4, [pc, #48]	; (800cb88 <__libc_init_array+0x44>)
 800cb58:	f002 fc32 	bl	800f3c0 <_init>
 800cb5c:	1ba4      	subs	r4, r4, r6
 800cb5e:	10a4      	asrs	r4, r4, #2
 800cb60:	2500      	movs	r5, #0
 800cb62:	42a5      	cmp	r5, r4
 800cb64:	d105      	bne.n	800cb72 <__libc_init_array+0x2e>
 800cb66:	bd70      	pop	{r4, r5, r6, pc}
 800cb68:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cb6c:	4798      	blx	r3
 800cb6e:	3501      	adds	r5, #1
 800cb70:	e7ee      	b.n	800cb50 <__libc_init_array+0xc>
 800cb72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cb76:	4798      	blx	r3
 800cb78:	3501      	adds	r5, #1
 800cb7a:	e7f2      	b.n	800cb62 <__libc_init_array+0x1e>
 800cb7c:	080104b0 	.word	0x080104b0
 800cb80:	080104b0 	.word	0x080104b0
 800cb84:	080104b0 	.word	0x080104b0
 800cb88:	080104b4 	.word	0x080104b4

0800cb8c <memset>:
 800cb8c:	4402      	add	r2, r0
 800cb8e:	4603      	mov	r3, r0
 800cb90:	4293      	cmp	r3, r2
 800cb92:	d100      	bne.n	800cb96 <memset+0xa>
 800cb94:	4770      	bx	lr
 800cb96:	f803 1b01 	strb.w	r1, [r3], #1
 800cb9a:	e7f9      	b.n	800cb90 <memset+0x4>

0800cb9c <__cvt>:
 800cb9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cba0:	ec55 4b10 	vmov	r4, r5, d0
 800cba4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800cba6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800cbaa:	2d00      	cmp	r5, #0
 800cbac:	460e      	mov	r6, r1
 800cbae:	4691      	mov	r9, r2
 800cbb0:	4619      	mov	r1, r3
 800cbb2:	bfb8      	it	lt
 800cbb4:	4622      	movlt	r2, r4
 800cbb6:	462b      	mov	r3, r5
 800cbb8:	f027 0720 	bic.w	r7, r7, #32
 800cbbc:	bfbb      	ittet	lt
 800cbbe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800cbc2:	461d      	movlt	r5, r3
 800cbc4:	2300      	movge	r3, #0
 800cbc6:	232d      	movlt	r3, #45	; 0x2d
 800cbc8:	bfb8      	it	lt
 800cbca:	4614      	movlt	r4, r2
 800cbcc:	2f46      	cmp	r7, #70	; 0x46
 800cbce:	700b      	strb	r3, [r1, #0]
 800cbd0:	d004      	beq.n	800cbdc <__cvt+0x40>
 800cbd2:	2f45      	cmp	r7, #69	; 0x45
 800cbd4:	d100      	bne.n	800cbd8 <__cvt+0x3c>
 800cbd6:	3601      	adds	r6, #1
 800cbd8:	2102      	movs	r1, #2
 800cbda:	e000      	b.n	800cbde <__cvt+0x42>
 800cbdc:	2103      	movs	r1, #3
 800cbde:	ab03      	add	r3, sp, #12
 800cbe0:	9301      	str	r3, [sp, #4]
 800cbe2:	ab02      	add	r3, sp, #8
 800cbe4:	9300      	str	r3, [sp, #0]
 800cbe6:	4632      	mov	r2, r6
 800cbe8:	4653      	mov	r3, sl
 800cbea:	ec45 4b10 	vmov	d0, r4, r5
 800cbee:	f000 fe27 	bl	800d840 <_dtoa_r>
 800cbf2:	2f47      	cmp	r7, #71	; 0x47
 800cbf4:	4680      	mov	r8, r0
 800cbf6:	d102      	bne.n	800cbfe <__cvt+0x62>
 800cbf8:	f019 0f01 	tst.w	r9, #1
 800cbfc:	d026      	beq.n	800cc4c <__cvt+0xb0>
 800cbfe:	2f46      	cmp	r7, #70	; 0x46
 800cc00:	eb08 0906 	add.w	r9, r8, r6
 800cc04:	d111      	bne.n	800cc2a <__cvt+0x8e>
 800cc06:	f898 3000 	ldrb.w	r3, [r8]
 800cc0a:	2b30      	cmp	r3, #48	; 0x30
 800cc0c:	d10a      	bne.n	800cc24 <__cvt+0x88>
 800cc0e:	2200      	movs	r2, #0
 800cc10:	2300      	movs	r3, #0
 800cc12:	4620      	mov	r0, r4
 800cc14:	4629      	mov	r1, r5
 800cc16:	f7f3 ff7f 	bl	8000b18 <__aeabi_dcmpeq>
 800cc1a:	b918      	cbnz	r0, 800cc24 <__cvt+0x88>
 800cc1c:	f1c6 0601 	rsb	r6, r6, #1
 800cc20:	f8ca 6000 	str.w	r6, [sl]
 800cc24:	f8da 3000 	ldr.w	r3, [sl]
 800cc28:	4499      	add	r9, r3
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	4620      	mov	r0, r4
 800cc30:	4629      	mov	r1, r5
 800cc32:	f7f3 ff71 	bl	8000b18 <__aeabi_dcmpeq>
 800cc36:	b938      	cbnz	r0, 800cc48 <__cvt+0xac>
 800cc38:	2230      	movs	r2, #48	; 0x30
 800cc3a:	9b03      	ldr	r3, [sp, #12]
 800cc3c:	454b      	cmp	r3, r9
 800cc3e:	d205      	bcs.n	800cc4c <__cvt+0xb0>
 800cc40:	1c59      	adds	r1, r3, #1
 800cc42:	9103      	str	r1, [sp, #12]
 800cc44:	701a      	strb	r2, [r3, #0]
 800cc46:	e7f8      	b.n	800cc3a <__cvt+0x9e>
 800cc48:	f8cd 900c 	str.w	r9, [sp, #12]
 800cc4c:	9b03      	ldr	r3, [sp, #12]
 800cc4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cc50:	eba3 0308 	sub.w	r3, r3, r8
 800cc54:	4640      	mov	r0, r8
 800cc56:	6013      	str	r3, [r2, #0]
 800cc58:	b004      	add	sp, #16
 800cc5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800cc5e <__exponent>:
 800cc5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc60:	2900      	cmp	r1, #0
 800cc62:	4604      	mov	r4, r0
 800cc64:	bfba      	itte	lt
 800cc66:	4249      	neglt	r1, r1
 800cc68:	232d      	movlt	r3, #45	; 0x2d
 800cc6a:	232b      	movge	r3, #43	; 0x2b
 800cc6c:	2909      	cmp	r1, #9
 800cc6e:	f804 2b02 	strb.w	r2, [r4], #2
 800cc72:	7043      	strb	r3, [r0, #1]
 800cc74:	dd20      	ble.n	800ccb8 <__exponent+0x5a>
 800cc76:	f10d 0307 	add.w	r3, sp, #7
 800cc7a:	461f      	mov	r7, r3
 800cc7c:	260a      	movs	r6, #10
 800cc7e:	fb91 f5f6 	sdiv	r5, r1, r6
 800cc82:	fb06 1115 	mls	r1, r6, r5, r1
 800cc86:	3130      	adds	r1, #48	; 0x30
 800cc88:	2d09      	cmp	r5, #9
 800cc8a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cc8e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800cc92:	4629      	mov	r1, r5
 800cc94:	dc09      	bgt.n	800ccaa <__exponent+0x4c>
 800cc96:	3130      	adds	r1, #48	; 0x30
 800cc98:	3b02      	subs	r3, #2
 800cc9a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800cc9e:	42bb      	cmp	r3, r7
 800cca0:	4622      	mov	r2, r4
 800cca2:	d304      	bcc.n	800ccae <__exponent+0x50>
 800cca4:	1a10      	subs	r0, r2, r0
 800cca6:	b003      	add	sp, #12
 800cca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ccaa:	4613      	mov	r3, r2
 800ccac:	e7e7      	b.n	800cc7e <__exponent+0x20>
 800ccae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccb2:	f804 2b01 	strb.w	r2, [r4], #1
 800ccb6:	e7f2      	b.n	800cc9e <__exponent+0x40>
 800ccb8:	2330      	movs	r3, #48	; 0x30
 800ccba:	4419      	add	r1, r3
 800ccbc:	7083      	strb	r3, [r0, #2]
 800ccbe:	1d02      	adds	r2, r0, #4
 800ccc0:	70c1      	strb	r1, [r0, #3]
 800ccc2:	e7ef      	b.n	800cca4 <__exponent+0x46>

0800ccc4 <_printf_float>:
 800ccc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccc8:	b08d      	sub	sp, #52	; 0x34
 800ccca:	460c      	mov	r4, r1
 800cccc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800ccd0:	4616      	mov	r6, r2
 800ccd2:	461f      	mov	r7, r3
 800ccd4:	4605      	mov	r5, r0
 800ccd6:	f001 fce5 	bl	800e6a4 <_localeconv_r>
 800ccda:	6803      	ldr	r3, [r0, #0]
 800ccdc:	9304      	str	r3, [sp, #16]
 800ccde:	4618      	mov	r0, r3
 800cce0:	f7f3 fa9e 	bl	8000220 <strlen>
 800cce4:	2300      	movs	r3, #0
 800cce6:	930a      	str	r3, [sp, #40]	; 0x28
 800cce8:	f8d8 3000 	ldr.w	r3, [r8]
 800ccec:	9005      	str	r0, [sp, #20]
 800ccee:	3307      	adds	r3, #7
 800ccf0:	f023 0307 	bic.w	r3, r3, #7
 800ccf4:	f103 0208 	add.w	r2, r3, #8
 800ccf8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ccfc:	f8d4 b000 	ldr.w	fp, [r4]
 800cd00:	f8c8 2000 	str.w	r2, [r8]
 800cd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd08:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800cd0c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800cd10:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cd14:	9307      	str	r3, [sp, #28]
 800cd16:	f8cd 8018 	str.w	r8, [sp, #24]
 800cd1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cd1e:	4ba7      	ldr	r3, [pc, #668]	; (800cfbc <_printf_float+0x2f8>)
 800cd20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cd24:	f7f3 ff2a 	bl	8000b7c <__aeabi_dcmpun>
 800cd28:	bb70      	cbnz	r0, 800cd88 <_printf_float+0xc4>
 800cd2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cd2e:	4ba3      	ldr	r3, [pc, #652]	; (800cfbc <_printf_float+0x2f8>)
 800cd30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cd34:	f7f3 ff04 	bl	8000b40 <__aeabi_dcmple>
 800cd38:	bb30      	cbnz	r0, 800cd88 <_printf_float+0xc4>
 800cd3a:	2200      	movs	r2, #0
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	4640      	mov	r0, r8
 800cd40:	4649      	mov	r1, r9
 800cd42:	f7f3 fef3 	bl	8000b2c <__aeabi_dcmplt>
 800cd46:	b110      	cbz	r0, 800cd4e <_printf_float+0x8a>
 800cd48:	232d      	movs	r3, #45	; 0x2d
 800cd4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cd4e:	4a9c      	ldr	r2, [pc, #624]	; (800cfc0 <_printf_float+0x2fc>)
 800cd50:	4b9c      	ldr	r3, [pc, #624]	; (800cfc4 <_printf_float+0x300>)
 800cd52:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800cd56:	bf8c      	ite	hi
 800cd58:	4690      	movhi	r8, r2
 800cd5a:	4698      	movls	r8, r3
 800cd5c:	2303      	movs	r3, #3
 800cd5e:	f02b 0204 	bic.w	r2, fp, #4
 800cd62:	6123      	str	r3, [r4, #16]
 800cd64:	6022      	str	r2, [r4, #0]
 800cd66:	f04f 0900 	mov.w	r9, #0
 800cd6a:	9700      	str	r7, [sp, #0]
 800cd6c:	4633      	mov	r3, r6
 800cd6e:	aa0b      	add	r2, sp, #44	; 0x2c
 800cd70:	4621      	mov	r1, r4
 800cd72:	4628      	mov	r0, r5
 800cd74:	f000 f9e6 	bl	800d144 <_printf_common>
 800cd78:	3001      	adds	r0, #1
 800cd7a:	f040 808d 	bne.w	800ce98 <_printf_float+0x1d4>
 800cd7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd82:	b00d      	add	sp, #52	; 0x34
 800cd84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd88:	4642      	mov	r2, r8
 800cd8a:	464b      	mov	r3, r9
 800cd8c:	4640      	mov	r0, r8
 800cd8e:	4649      	mov	r1, r9
 800cd90:	f7f3 fef4 	bl	8000b7c <__aeabi_dcmpun>
 800cd94:	b110      	cbz	r0, 800cd9c <_printf_float+0xd8>
 800cd96:	4a8c      	ldr	r2, [pc, #560]	; (800cfc8 <_printf_float+0x304>)
 800cd98:	4b8c      	ldr	r3, [pc, #560]	; (800cfcc <_printf_float+0x308>)
 800cd9a:	e7da      	b.n	800cd52 <_printf_float+0x8e>
 800cd9c:	6861      	ldr	r1, [r4, #4]
 800cd9e:	1c4b      	adds	r3, r1, #1
 800cda0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800cda4:	a80a      	add	r0, sp, #40	; 0x28
 800cda6:	d13e      	bne.n	800ce26 <_printf_float+0x162>
 800cda8:	2306      	movs	r3, #6
 800cdaa:	6063      	str	r3, [r4, #4]
 800cdac:	2300      	movs	r3, #0
 800cdae:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800cdb2:	ab09      	add	r3, sp, #36	; 0x24
 800cdb4:	9300      	str	r3, [sp, #0]
 800cdb6:	ec49 8b10 	vmov	d0, r8, r9
 800cdba:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cdbe:	6022      	str	r2, [r4, #0]
 800cdc0:	f8cd a004 	str.w	sl, [sp, #4]
 800cdc4:	6861      	ldr	r1, [r4, #4]
 800cdc6:	4628      	mov	r0, r5
 800cdc8:	f7ff fee8 	bl	800cb9c <__cvt>
 800cdcc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800cdd0:	2b47      	cmp	r3, #71	; 0x47
 800cdd2:	4680      	mov	r8, r0
 800cdd4:	d109      	bne.n	800cdea <_printf_float+0x126>
 800cdd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdd8:	1cd8      	adds	r0, r3, #3
 800cdda:	db02      	blt.n	800cde2 <_printf_float+0x11e>
 800cddc:	6862      	ldr	r2, [r4, #4]
 800cdde:	4293      	cmp	r3, r2
 800cde0:	dd47      	ble.n	800ce72 <_printf_float+0x1ae>
 800cde2:	f1aa 0a02 	sub.w	sl, sl, #2
 800cde6:	fa5f fa8a 	uxtb.w	sl, sl
 800cdea:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800cdee:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cdf0:	d824      	bhi.n	800ce3c <_printf_float+0x178>
 800cdf2:	3901      	subs	r1, #1
 800cdf4:	4652      	mov	r2, sl
 800cdf6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cdfa:	9109      	str	r1, [sp, #36]	; 0x24
 800cdfc:	f7ff ff2f 	bl	800cc5e <__exponent>
 800ce00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce02:	1813      	adds	r3, r2, r0
 800ce04:	2a01      	cmp	r2, #1
 800ce06:	4681      	mov	r9, r0
 800ce08:	6123      	str	r3, [r4, #16]
 800ce0a:	dc02      	bgt.n	800ce12 <_printf_float+0x14e>
 800ce0c:	6822      	ldr	r2, [r4, #0]
 800ce0e:	07d1      	lsls	r1, r2, #31
 800ce10:	d501      	bpl.n	800ce16 <_printf_float+0x152>
 800ce12:	3301      	adds	r3, #1
 800ce14:	6123      	str	r3, [r4, #16]
 800ce16:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d0a5      	beq.n	800cd6a <_printf_float+0xa6>
 800ce1e:	232d      	movs	r3, #45	; 0x2d
 800ce20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ce24:	e7a1      	b.n	800cd6a <_printf_float+0xa6>
 800ce26:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800ce2a:	f000 8177 	beq.w	800d11c <_printf_float+0x458>
 800ce2e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ce32:	d1bb      	bne.n	800cdac <_printf_float+0xe8>
 800ce34:	2900      	cmp	r1, #0
 800ce36:	d1b9      	bne.n	800cdac <_printf_float+0xe8>
 800ce38:	2301      	movs	r3, #1
 800ce3a:	e7b6      	b.n	800cdaa <_printf_float+0xe6>
 800ce3c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800ce40:	d119      	bne.n	800ce76 <_printf_float+0x1b2>
 800ce42:	2900      	cmp	r1, #0
 800ce44:	6863      	ldr	r3, [r4, #4]
 800ce46:	dd0c      	ble.n	800ce62 <_printf_float+0x19e>
 800ce48:	6121      	str	r1, [r4, #16]
 800ce4a:	b913      	cbnz	r3, 800ce52 <_printf_float+0x18e>
 800ce4c:	6822      	ldr	r2, [r4, #0]
 800ce4e:	07d2      	lsls	r2, r2, #31
 800ce50:	d502      	bpl.n	800ce58 <_printf_float+0x194>
 800ce52:	3301      	adds	r3, #1
 800ce54:	440b      	add	r3, r1
 800ce56:	6123      	str	r3, [r4, #16]
 800ce58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce5a:	65a3      	str	r3, [r4, #88]	; 0x58
 800ce5c:	f04f 0900 	mov.w	r9, #0
 800ce60:	e7d9      	b.n	800ce16 <_printf_float+0x152>
 800ce62:	b913      	cbnz	r3, 800ce6a <_printf_float+0x1a6>
 800ce64:	6822      	ldr	r2, [r4, #0]
 800ce66:	07d0      	lsls	r0, r2, #31
 800ce68:	d501      	bpl.n	800ce6e <_printf_float+0x1aa>
 800ce6a:	3302      	adds	r3, #2
 800ce6c:	e7f3      	b.n	800ce56 <_printf_float+0x192>
 800ce6e:	2301      	movs	r3, #1
 800ce70:	e7f1      	b.n	800ce56 <_printf_float+0x192>
 800ce72:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800ce76:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ce7a:	4293      	cmp	r3, r2
 800ce7c:	db05      	blt.n	800ce8a <_printf_float+0x1c6>
 800ce7e:	6822      	ldr	r2, [r4, #0]
 800ce80:	6123      	str	r3, [r4, #16]
 800ce82:	07d1      	lsls	r1, r2, #31
 800ce84:	d5e8      	bpl.n	800ce58 <_printf_float+0x194>
 800ce86:	3301      	adds	r3, #1
 800ce88:	e7e5      	b.n	800ce56 <_printf_float+0x192>
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	bfd4      	ite	le
 800ce8e:	f1c3 0302 	rsble	r3, r3, #2
 800ce92:	2301      	movgt	r3, #1
 800ce94:	4413      	add	r3, r2
 800ce96:	e7de      	b.n	800ce56 <_printf_float+0x192>
 800ce98:	6823      	ldr	r3, [r4, #0]
 800ce9a:	055a      	lsls	r2, r3, #21
 800ce9c:	d407      	bmi.n	800ceae <_printf_float+0x1ea>
 800ce9e:	6923      	ldr	r3, [r4, #16]
 800cea0:	4642      	mov	r2, r8
 800cea2:	4631      	mov	r1, r6
 800cea4:	4628      	mov	r0, r5
 800cea6:	47b8      	blx	r7
 800cea8:	3001      	adds	r0, #1
 800ceaa:	d12b      	bne.n	800cf04 <_printf_float+0x240>
 800ceac:	e767      	b.n	800cd7e <_printf_float+0xba>
 800ceae:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800ceb2:	f240 80dc 	bls.w	800d06e <_printf_float+0x3aa>
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	2300      	movs	r3, #0
 800ceba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cebe:	f7f3 fe2b 	bl	8000b18 <__aeabi_dcmpeq>
 800cec2:	2800      	cmp	r0, #0
 800cec4:	d033      	beq.n	800cf2e <_printf_float+0x26a>
 800cec6:	2301      	movs	r3, #1
 800cec8:	4a41      	ldr	r2, [pc, #260]	; (800cfd0 <_printf_float+0x30c>)
 800ceca:	4631      	mov	r1, r6
 800cecc:	4628      	mov	r0, r5
 800cece:	47b8      	blx	r7
 800ced0:	3001      	adds	r0, #1
 800ced2:	f43f af54 	beq.w	800cd7e <_printf_float+0xba>
 800ced6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ceda:	429a      	cmp	r2, r3
 800cedc:	db02      	blt.n	800cee4 <_printf_float+0x220>
 800cede:	6823      	ldr	r3, [r4, #0]
 800cee0:	07d8      	lsls	r0, r3, #31
 800cee2:	d50f      	bpl.n	800cf04 <_printf_float+0x240>
 800cee4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cee8:	4631      	mov	r1, r6
 800ceea:	4628      	mov	r0, r5
 800ceec:	47b8      	blx	r7
 800ceee:	3001      	adds	r0, #1
 800cef0:	f43f af45 	beq.w	800cd7e <_printf_float+0xba>
 800cef4:	f04f 0800 	mov.w	r8, #0
 800cef8:	f104 091a 	add.w	r9, r4, #26
 800cefc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cefe:	3b01      	subs	r3, #1
 800cf00:	4543      	cmp	r3, r8
 800cf02:	dc09      	bgt.n	800cf18 <_printf_float+0x254>
 800cf04:	6823      	ldr	r3, [r4, #0]
 800cf06:	079b      	lsls	r3, r3, #30
 800cf08:	f100 8103 	bmi.w	800d112 <_printf_float+0x44e>
 800cf0c:	68e0      	ldr	r0, [r4, #12]
 800cf0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf10:	4298      	cmp	r0, r3
 800cf12:	bfb8      	it	lt
 800cf14:	4618      	movlt	r0, r3
 800cf16:	e734      	b.n	800cd82 <_printf_float+0xbe>
 800cf18:	2301      	movs	r3, #1
 800cf1a:	464a      	mov	r2, r9
 800cf1c:	4631      	mov	r1, r6
 800cf1e:	4628      	mov	r0, r5
 800cf20:	47b8      	blx	r7
 800cf22:	3001      	adds	r0, #1
 800cf24:	f43f af2b 	beq.w	800cd7e <_printf_float+0xba>
 800cf28:	f108 0801 	add.w	r8, r8, #1
 800cf2c:	e7e6      	b.n	800cefc <_printf_float+0x238>
 800cf2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	dc2b      	bgt.n	800cf8c <_printf_float+0x2c8>
 800cf34:	2301      	movs	r3, #1
 800cf36:	4a26      	ldr	r2, [pc, #152]	; (800cfd0 <_printf_float+0x30c>)
 800cf38:	4631      	mov	r1, r6
 800cf3a:	4628      	mov	r0, r5
 800cf3c:	47b8      	blx	r7
 800cf3e:	3001      	adds	r0, #1
 800cf40:	f43f af1d 	beq.w	800cd7e <_printf_float+0xba>
 800cf44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf46:	b923      	cbnz	r3, 800cf52 <_printf_float+0x28e>
 800cf48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf4a:	b913      	cbnz	r3, 800cf52 <_printf_float+0x28e>
 800cf4c:	6823      	ldr	r3, [r4, #0]
 800cf4e:	07d9      	lsls	r1, r3, #31
 800cf50:	d5d8      	bpl.n	800cf04 <_printf_float+0x240>
 800cf52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf56:	4631      	mov	r1, r6
 800cf58:	4628      	mov	r0, r5
 800cf5a:	47b8      	blx	r7
 800cf5c:	3001      	adds	r0, #1
 800cf5e:	f43f af0e 	beq.w	800cd7e <_printf_float+0xba>
 800cf62:	f04f 0900 	mov.w	r9, #0
 800cf66:	f104 0a1a 	add.w	sl, r4, #26
 800cf6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf6c:	425b      	negs	r3, r3
 800cf6e:	454b      	cmp	r3, r9
 800cf70:	dc01      	bgt.n	800cf76 <_printf_float+0x2b2>
 800cf72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf74:	e794      	b.n	800cea0 <_printf_float+0x1dc>
 800cf76:	2301      	movs	r3, #1
 800cf78:	4652      	mov	r2, sl
 800cf7a:	4631      	mov	r1, r6
 800cf7c:	4628      	mov	r0, r5
 800cf7e:	47b8      	blx	r7
 800cf80:	3001      	adds	r0, #1
 800cf82:	f43f aefc 	beq.w	800cd7e <_printf_float+0xba>
 800cf86:	f109 0901 	add.w	r9, r9, #1
 800cf8a:	e7ee      	b.n	800cf6a <_printf_float+0x2a6>
 800cf8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cf90:	429a      	cmp	r2, r3
 800cf92:	bfa8      	it	ge
 800cf94:	461a      	movge	r2, r3
 800cf96:	2a00      	cmp	r2, #0
 800cf98:	4691      	mov	r9, r2
 800cf9a:	dd07      	ble.n	800cfac <_printf_float+0x2e8>
 800cf9c:	4613      	mov	r3, r2
 800cf9e:	4631      	mov	r1, r6
 800cfa0:	4642      	mov	r2, r8
 800cfa2:	4628      	mov	r0, r5
 800cfa4:	47b8      	blx	r7
 800cfa6:	3001      	adds	r0, #1
 800cfa8:	f43f aee9 	beq.w	800cd7e <_printf_float+0xba>
 800cfac:	f104 031a 	add.w	r3, r4, #26
 800cfb0:	f04f 0b00 	mov.w	fp, #0
 800cfb4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cfb8:	9306      	str	r3, [sp, #24]
 800cfba:	e015      	b.n	800cfe8 <_printf_float+0x324>
 800cfbc:	7fefffff 	.word	0x7fefffff
 800cfc0:	080101f4 	.word	0x080101f4
 800cfc4:	080101f0 	.word	0x080101f0
 800cfc8:	080101fc 	.word	0x080101fc
 800cfcc:	080101f8 	.word	0x080101f8
 800cfd0:	08010200 	.word	0x08010200
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	9a06      	ldr	r2, [sp, #24]
 800cfd8:	4631      	mov	r1, r6
 800cfda:	4628      	mov	r0, r5
 800cfdc:	47b8      	blx	r7
 800cfde:	3001      	adds	r0, #1
 800cfe0:	f43f aecd 	beq.w	800cd7e <_printf_float+0xba>
 800cfe4:	f10b 0b01 	add.w	fp, fp, #1
 800cfe8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800cfec:	ebaa 0309 	sub.w	r3, sl, r9
 800cff0:	455b      	cmp	r3, fp
 800cff2:	dcef      	bgt.n	800cfd4 <_printf_float+0x310>
 800cff4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cff8:	429a      	cmp	r2, r3
 800cffa:	44d0      	add	r8, sl
 800cffc:	db15      	blt.n	800d02a <_printf_float+0x366>
 800cffe:	6823      	ldr	r3, [r4, #0]
 800d000:	07da      	lsls	r2, r3, #31
 800d002:	d412      	bmi.n	800d02a <_printf_float+0x366>
 800d004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d006:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d008:	eba3 020a 	sub.w	r2, r3, sl
 800d00c:	eba3 0a01 	sub.w	sl, r3, r1
 800d010:	4592      	cmp	sl, r2
 800d012:	bfa8      	it	ge
 800d014:	4692      	movge	sl, r2
 800d016:	f1ba 0f00 	cmp.w	sl, #0
 800d01a:	dc0e      	bgt.n	800d03a <_printf_float+0x376>
 800d01c:	f04f 0800 	mov.w	r8, #0
 800d020:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d024:	f104 091a 	add.w	r9, r4, #26
 800d028:	e019      	b.n	800d05e <_printf_float+0x39a>
 800d02a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d02e:	4631      	mov	r1, r6
 800d030:	4628      	mov	r0, r5
 800d032:	47b8      	blx	r7
 800d034:	3001      	adds	r0, #1
 800d036:	d1e5      	bne.n	800d004 <_printf_float+0x340>
 800d038:	e6a1      	b.n	800cd7e <_printf_float+0xba>
 800d03a:	4653      	mov	r3, sl
 800d03c:	4642      	mov	r2, r8
 800d03e:	4631      	mov	r1, r6
 800d040:	4628      	mov	r0, r5
 800d042:	47b8      	blx	r7
 800d044:	3001      	adds	r0, #1
 800d046:	d1e9      	bne.n	800d01c <_printf_float+0x358>
 800d048:	e699      	b.n	800cd7e <_printf_float+0xba>
 800d04a:	2301      	movs	r3, #1
 800d04c:	464a      	mov	r2, r9
 800d04e:	4631      	mov	r1, r6
 800d050:	4628      	mov	r0, r5
 800d052:	47b8      	blx	r7
 800d054:	3001      	adds	r0, #1
 800d056:	f43f ae92 	beq.w	800cd7e <_printf_float+0xba>
 800d05a:	f108 0801 	add.w	r8, r8, #1
 800d05e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d062:	1a9b      	subs	r3, r3, r2
 800d064:	eba3 030a 	sub.w	r3, r3, sl
 800d068:	4543      	cmp	r3, r8
 800d06a:	dcee      	bgt.n	800d04a <_printf_float+0x386>
 800d06c:	e74a      	b.n	800cf04 <_printf_float+0x240>
 800d06e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d070:	2a01      	cmp	r2, #1
 800d072:	dc01      	bgt.n	800d078 <_printf_float+0x3b4>
 800d074:	07db      	lsls	r3, r3, #31
 800d076:	d53a      	bpl.n	800d0ee <_printf_float+0x42a>
 800d078:	2301      	movs	r3, #1
 800d07a:	4642      	mov	r2, r8
 800d07c:	4631      	mov	r1, r6
 800d07e:	4628      	mov	r0, r5
 800d080:	47b8      	blx	r7
 800d082:	3001      	adds	r0, #1
 800d084:	f43f ae7b 	beq.w	800cd7e <_printf_float+0xba>
 800d088:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d08c:	4631      	mov	r1, r6
 800d08e:	4628      	mov	r0, r5
 800d090:	47b8      	blx	r7
 800d092:	3001      	adds	r0, #1
 800d094:	f108 0801 	add.w	r8, r8, #1
 800d098:	f43f ae71 	beq.w	800cd7e <_printf_float+0xba>
 800d09c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d09e:	2200      	movs	r2, #0
 800d0a0:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800d0a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	f7f3 fd35 	bl	8000b18 <__aeabi_dcmpeq>
 800d0ae:	b9c8      	cbnz	r0, 800d0e4 <_printf_float+0x420>
 800d0b0:	4653      	mov	r3, sl
 800d0b2:	4642      	mov	r2, r8
 800d0b4:	4631      	mov	r1, r6
 800d0b6:	4628      	mov	r0, r5
 800d0b8:	47b8      	blx	r7
 800d0ba:	3001      	adds	r0, #1
 800d0bc:	d10e      	bne.n	800d0dc <_printf_float+0x418>
 800d0be:	e65e      	b.n	800cd7e <_printf_float+0xba>
 800d0c0:	2301      	movs	r3, #1
 800d0c2:	4652      	mov	r2, sl
 800d0c4:	4631      	mov	r1, r6
 800d0c6:	4628      	mov	r0, r5
 800d0c8:	47b8      	blx	r7
 800d0ca:	3001      	adds	r0, #1
 800d0cc:	f43f ae57 	beq.w	800cd7e <_printf_float+0xba>
 800d0d0:	f108 0801 	add.w	r8, r8, #1
 800d0d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0d6:	3b01      	subs	r3, #1
 800d0d8:	4543      	cmp	r3, r8
 800d0da:	dcf1      	bgt.n	800d0c0 <_printf_float+0x3fc>
 800d0dc:	464b      	mov	r3, r9
 800d0de:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d0e2:	e6de      	b.n	800cea2 <_printf_float+0x1de>
 800d0e4:	f04f 0800 	mov.w	r8, #0
 800d0e8:	f104 0a1a 	add.w	sl, r4, #26
 800d0ec:	e7f2      	b.n	800d0d4 <_printf_float+0x410>
 800d0ee:	2301      	movs	r3, #1
 800d0f0:	e7df      	b.n	800d0b2 <_printf_float+0x3ee>
 800d0f2:	2301      	movs	r3, #1
 800d0f4:	464a      	mov	r2, r9
 800d0f6:	4631      	mov	r1, r6
 800d0f8:	4628      	mov	r0, r5
 800d0fa:	47b8      	blx	r7
 800d0fc:	3001      	adds	r0, #1
 800d0fe:	f43f ae3e 	beq.w	800cd7e <_printf_float+0xba>
 800d102:	f108 0801 	add.w	r8, r8, #1
 800d106:	68e3      	ldr	r3, [r4, #12]
 800d108:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d10a:	1a9b      	subs	r3, r3, r2
 800d10c:	4543      	cmp	r3, r8
 800d10e:	dcf0      	bgt.n	800d0f2 <_printf_float+0x42e>
 800d110:	e6fc      	b.n	800cf0c <_printf_float+0x248>
 800d112:	f04f 0800 	mov.w	r8, #0
 800d116:	f104 0919 	add.w	r9, r4, #25
 800d11a:	e7f4      	b.n	800d106 <_printf_float+0x442>
 800d11c:	2900      	cmp	r1, #0
 800d11e:	f43f ae8b 	beq.w	800ce38 <_printf_float+0x174>
 800d122:	2300      	movs	r3, #0
 800d124:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d128:	ab09      	add	r3, sp, #36	; 0x24
 800d12a:	9300      	str	r3, [sp, #0]
 800d12c:	ec49 8b10 	vmov	d0, r8, r9
 800d130:	6022      	str	r2, [r4, #0]
 800d132:	f8cd a004 	str.w	sl, [sp, #4]
 800d136:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d13a:	4628      	mov	r0, r5
 800d13c:	f7ff fd2e 	bl	800cb9c <__cvt>
 800d140:	4680      	mov	r8, r0
 800d142:	e648      	b.n	800cdd6 <_printf_float+0x112>

0800d144 <_printf_common>:
 800d144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d148:	4691      	mov	r9, r2
 800d14a:	461f      	mov	r7, r3
 800d14c:	688a      	ldr	r2, [r1, #8]
 800d14e:	690b      	ldr	r3, [r1, #16]
 800d150:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d154:	4293      	cmp	r3, r2
 800d156:	bfb8      	it	lt
 800d158:	4613      	movlt	r3, r2
 800d15a:	f8c9 3000 	str.w	r3, [r9]
 800d15e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d162:	4606      	mov	r6, r0
 800d164:	460c      	mov	r4, r1
 800d166:	b112      	cbz	r2, 800d16e <_printf_common+0x2a>
 800d168:	3301      	adds	r3, #1
 800d16a:	f8c9 3000 	str.w	r3, [r9]
 800d16e:	6823      	ldr	r3, [r4, #0]
 800d170:	0699      	lsls	r1, r3, #26
 800d172:	bf42      	ittt	mi
 800d174:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d178:	3302      	addmi	r3, #2
 800d17a:	f8c9 3000 	strmi.w	r3, [r9]
 800d17e:	6825      	ldr	r5, [r4, #0]
 800d180:	f015 0506 	ands.w	r5, r5, #6
 800d184:	d107      	bne.n	800d196 <_printf_common+0x52>
 800d186:	f104 0a19 	add.w	sl, r4, #25
 800d18a:	68e3      	ldr	r3, [r4, #12]
 800d18c:	f8d9 2000 	ldr.w	r2, [r9]
 800d190:	1a9b      	subs	r3, r3, r2
 800d192:	42ab      	cmp	r3, r5
 800d194:	dc28      	bgt.n	800d1e8 <_printf_common+0xa4>
 800d196:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d19a:	6822      	ldr	r2, [r4, #0]
 800d19c:	3300      	adds	r3, #0
 800d19e:	bf18      	it	ne
 800d1a0:	2301      	movne	r3, #1
 800d1a2:	0692      	lsls	r2, r2, #26
 800d1a4:	d42d      	bmi.n	800d202 <_printf_common+0xbe>
 800d1a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d1aa:	4639      	mov	r1, r7
 800d1ac:	4630      	mov	r0, r6
 800d1ae:	47c0      	blx	r8
 800d1b0:	3001      	adds	r0, #1
 800d1b2:	d020      	beq.n	800d1f6 <_printf_common+0xb2>
 800d1b4:	6823      	ldr	r3, [r4, #0]
 800d1b6:	68e5      	ldr	r5, [r4, #12]
 800d1b8:	f8d9 2000 	ldr.w	r2, [r9]
 800d1bc:	f003 0306 	and.w	r3, r3, #6
 800d1c0:	2b04      	cmp	r3, #4
 800d1c2:	bf08      	it	eq
 800d1c4:	1aad      	subeq	r5, r5, r2
 800d1c6:	68a3      	ldr	r3, [r4, #8]
 800d1c8:	6922      	ldr	r2, [r4, #16]
 800d1ca:	bf0c      	ite	eq
 800d1cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d1d0:	2500      	movne	r5, #0
 800d1d2:	4293      	cmp	r3, r2
 800d1d4:	bfc4      	itt	gt
 800d1d6:	1a9b      	subgt	r3, r3, r2
 800d1d8:	18ed      	addgt	r5, r5, r3
 800d1da:	f04f 0900 	mov.w	r9, #0
 800d1de:	341a      	adds	r4, #26
 800d1e0:	454d      	cmp	r5, r9
 800d1e2:	d11a      	bne.n	800d21a <_printf_common+0xd6>
 800d1e4:	2000      	movs	r0, #0
 800d1e6:	e008      	b.n	800d1fa <_printf_common+0xb6>
 800d1e8:	2301      	movs	r3, #1
 800d1ea:	4652      	mov	r2, sl
 800d1ec:	4639      	mov	r1, r7
 800d1ee:	4630      	mov	r0, r6
 800d1f0:	47c0      	blx	r8
 800d1f2:	3001      	adds	r0, #1
 800d1f4:	d103      	bne.n	800d1fe <_printf_common+0xba>
 800d1f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d1fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1fe:	3501      	adds	r5, #1
 800d200:	e7c3      	b.n	800d18a <_printf_common+0x46>
 800d202:	18e1      	adds	r1, r4, r3
 800d204:	1c5a      	adds	r2, r3, #1
 800d206:	2030      	movs	r0, #48	; 0x30
 800d208:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d20c:	4422      	add	r2, r4
 800d20e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d212:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d216:	3302      	adds	r3, #2
 800d218:	e7c5      	b.n	800d1a6 <_printf_common+0x62>
 800d21a:	2301      	movs	r3, #1
 800d21c:	4622      	mov	r2, r4
 800d21e:	4639      	mov	r1, r7
 800d220:	4630      	mov	r0, r6
 800d222:	47c0      	blx	r8
 800d224:	3001      	adds	r0, #1
 800d226:	d0e6      	beq.n	800d1f6 <_printf_common+0xb2>
 800d228:	f109 0901 	add.w	r9, r9, #1
 800d22c:	e7d8      	b.n	800d1e0 <_printf_common+0x9c>
	...

0800d230 <_printf_i>:
 800d230:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d234:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800d238:	460c      	mov	r4, r1
 800d23a:	7e09      	ldrb	r1, [r1, #24]
 800d23c:	b085      	sub	sp, #20
 800d23e:	296e      	cmp	r1, #110	; 0x6e
 800d240:	4617      	mov	r7, r2
 800d242:	4606      	mov	r6, r0
 800d244:	4698      	mov	r8, r3
 800d246:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d248:	f000 80b3 	beq.w	800d3b2 <_printf_i+0x182>
 800d24c:	d822      	bhi.n	800d294 <_printf_i+0x64>
 800d24e:	2963      	cmp	r1, #99	; 0x63
 800d250:	d036      	beq.n	800d2c0 <_printf_i+0x90>
 800d252:	d80a      	bhi.n	800d26a <_printf_i+0x3a>
 800d254:	2900      	cmp	r1, #0
 800d256:	f000 80b9 	beq.w	800d3cc <_printf_i+0x19c>
 800d25a:	2958      	cmp	r1, #88	; 0x58
 800d25c:	f000 8083 	beq.w	800d366 <_printf_i+0x136>
 800d260:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d264:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800d268:	e032      	b.n	800d2d0 <_printf_i+0xa0>
 800d26a:	2964      	cmp	r1, #100	; 0x64
 800d26c:	d001      	beq.n	800d272 <_printf_i+0x42>
 800d26e:	2969      	cmp	r1, #105	; 0x69
 800d270:	d1f6      	bne.n	800d260 <_printf_i+0x30>
 800d272:	6820      	ldr	r0, [r4, #0]
 800d274:	6813      	ldr	r3, [r2, #0]
 800d276:	0605      	lsls	r5, r0, #24
 800d278:	f103 0104 	add.w	r1, r3, #4
 800d27c:	d52a      	bpl.n	800d2d4 <_printf_i+0xa4>
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	6011      	str	r1, [r2, #0]
 800d282:	2b00      	cmp	r3, #0
 800d284:	da03      	bge.n	800d28e <_printf_i+0x5e>
 800d286:	222d      	movs	r2, #45	; 0x2d
 800d288:	425b      	negs	r3, r3
 800d28a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d28e:	486f      	ldr	r0, [pc, #444]	; (800d44c <_printf_i+0x21c>)
 800d290:	220a      	movs	r2, #10
 800d292:	e039      	b.n	800d308 <_printf_i+0xd8>
 800d294:	2973      	cmp	r1, #115	; 0x73
 800d296:	f000 809d 	beq.w	800d3d4 <_printf_i+0x1a4>
 800d29a:	d808      	bhi.n	800d2ae <_printf_i+0x7e>
 800d29c:	296f      	cmp	r1, #111	; 0x6f
 800d29e:	d020      	beq.n	800d2e2 <_printf_i+0xb2>
 800d2a0:	2970      	cmp	r1, #112	; 0x70
 800d2a2:	d1dd      	bne.n	800d260 <_printf_i+0x30>
 800d2a4:	6823      	ldr	r3, [r4, #0]
 800d2a6:	f043 0320 	orr.w	r3, r3, #32
 800d2aa:	6023      	str	r3, [r4, #0]
 800d2ac:	e003      	b.n	800d2b6 <_printf_i+0x86>
 800d2ae:	2975      	cmp	r1, #117	; 0x75
 800d2b0:	d017      	beq.n	800d2e2 <_printf_i+0xb2>
 800d2b2:	2978      	cmp	r1, #120	; 0x78
 800d2b4:	d1d4      	bne.n	800d260 <_printf_i+0x30>
 800d2b6:	2378      	movs	r3, #120	; 0x78
 800d2b8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d2bc:	4864      	ldr	r0, [pc, #400]	; (800d450 <_printf_i+0x220>)
 800d2be:	e055      	b.n	800d36c <_printf_i+0x13c>
 800d2c0:	6813      	ldr	r3, [r2, #0]
 800d2c2:	1d19      	adds	r1, r3, #4
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	6011      	str	r1, [r2, #0]
 800d2c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d2cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	e08c      	b.n	800d3ee <_printf_i+0x1be>
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	6011      	str	r1, [r2, #0]
 800d2d8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d2dc:	bf18      	it	ne
 800d2de:	b21b      	sxthne	r3, r3
 800d2e0:	e7cf      	b.n	800d282 <_printf_i+0x52>
 800d2e2:	6813      	ldr	r3, [r2, #0]
 800d2e4:	6825      	ldr	r5, [r4, #0]
 800d2e6:	1d18      	adds	r0, r3, #4
 800d2e8:	6010      	str	r0, [r2, #0]
 800d2ea:	0628      	lsls	r0, r5, #24
 800d2ec:	d501      	bpl.n	800d2f2 <_printf_i+0xc2>
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	e002      	b.n	800d2f8 <_printf_i+0xc8>
 800d2f2:	0668      	lsls	r0, r5, #25
 800d2f4:	d5fb      	bpl.n	800d2ee <_printf_i+0xbe>
 800d2f6:	881b      	ldrh	r3, [r3, #0]
 800d2f8:	4854      	ldr	r0, [pc, #336]	; (800d44c <_printf_i+0x21c>)
 800d2fa:	296f      	cmp	r1, #111	; 0x6f
 800d2fc:	bf14      	ite	ne
 800d2fe:	220a      	movne	r2, #10
 800d300:	2208      	moveq	r2, #8
 800d302:	2100      	movs	r1, #0
 800d304:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d308:	6865      	ldr	r5, [r4, #4]
 800d30a:	60a5      	str	r5, [r4, #8]
 800d30c:	2d00      	cmp	r5, #0
 800d30e:	f2c0 8095 	blt.w	800d43c <_printf_i+0x20c>
 800d312:	6821      	ldr	r1, [r4, #0]
 800d314:	f021 0104 	bic.w	r1, r1, #4
 800d318:	6021      	str	r1, [r4, #0]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d13d      	bne.n	800d39a <_printf_i+0x16a>
 800d31e:	2d00      	cmp	r5, #0
 800d320:	f040 808e 	bne.w	800d440 <_printf_i+0x210>
 800d324:	4665      	mov	r5, ip
 800d326:	2a08      	cmp	r2, #8
 800d328:	d10b      	bne.n	800d342 <_printf_i+0x112>
 800d32a:	6823      	ldr	r3, [r4, #0]
 800d32c:	07db      	lsls	r3, r3, #31
 800d32e:	d508      	bpl.n	800d342 <_printf_i+0x112>
 800d330:	6923      	ldr	r3, [r4, #16]
 800d332:	6862      	ldr	r2, [r4, #4]
 800d334:	429a      	cmp	r2, r3
 800d336:	bfde      	ittt	le
 800d338:	2330      	movle	r3, #48	; 0x30
 800d33a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d33e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800d342:	ebac 0305 	sub.w	r3, ip, r5
 800d346:	6123      	str	r3, [r4, #16]
 800d348:	f8cd 8000 	str.w	r8, [sp]
 800d34c:	463b      	mov	r3, r7
 800d34e:	aa03      	add	r2, sp, #12
 800d350:	4621      	mov	r1, r4
 800d352:	4630      	mov	r0, r6
 800d354:	f7ff fef6 	bl	800d144 <_printf_common>
 800d358:	3001      	adds	r0, #1
 800d35a:	d14d      	bne.n	800d3f8 <_printf_i+0x1c8>
 800d35c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d360:	b005      	add	sp, #20
 800d362:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d366:	4839      	ldr	r0, [pc, #228]	; (800d44c <_printf_i+0x21c>)
 800d368:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800d36c:	6813      	ldr	r3, [r2, #0]
 800d36e:	6821      	ldr	r1, [r4, #0]
 800d370:	1d1d      	adds	r5, r3, #4
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	6015      	str	r5, [r2, #0]
 800d376:	060a      	lsls	r2, r1, #24
 800d378:	d50b      	bpl.n	800d392 <_printf_i+0x162>
 800d37a:	07ca      	lsls	r2, r1, #31
 800d37c:	bf44      	itt	mi
 800d37e:	f041 0120 	orrmi.w	r1, r1, #32
 800d382:	6021      	strmi	r1, [r4, #0]
 800d384:	b91b      	cbnz	r3, 800d38e <_printf_i+0x15e>
 800d386:	6822      	ldr	r2, [r4, #0]
 800d388:	f022 0220 	bic.w	r2, r2, #32
 800d38c:	6022      	str	r2, [r4, #0]
 800d38e:	2210      	movs	r2, #16
 800d390:	e7b7      	b.n	800d302 <_printf_i+0xd2>
 800d392:	064d      	lsls	r5, r1, #25
 800d394:	bf48      	it	mi
 800d396:	b29b      	uxthmi	r3, r3
 800d398:	e7ef      	b.n	800d37a <_printf_i+0x14a>
 800d39a:	4665      	mov	r5, ip
 800d39c:	fbb3 f1f2 	udiv	r1, r3, r2
 800d3a0:	fb02 3311 	mls	r3, r2, r1, r3
 800d3a4:	5cc3      	ldrb	r3, [r0, r3]
 800d3a6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800d3aa:	460b      	mov	r3, r1
 800d3ac:	2900      	cmp	r1, #0
 800d3ae:	d1f5      	bne.n	800d39c <_printf_i+0x16c>
 800d3b0:	e7b9      	b.n	800d326 <_printf_i+0xf6>
 800d3b2:	6813      	ldr	r3, [r2, #0]
 800d3b4:	6825      	ldr	r5, [r4, #0]
 800d3b6:	6961      	ldr	r1, [r4, #20]
 800d3b8:	1d18      	adds	r0, r3, #4
 800d3ba:	6010      	str	r0, [r2, #0]
 800d3bc:	0628      	lsls	r0, r5, #24
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	d501      	bpl.n	800d3c6 <_printf_i+0x196>
 800d3c2:	6019      	str	r1, [r3, #0]
 800d3c4:	e002      	b.n	800d3cc <_printf_i+0x19c>
 800d3c6:	066a      	lsls	r2, r5, #25
 800d3c8:	d5fb      	bpl.n	800d3c2 <_printf_i+0x192>
 800d3ca:	8019      	strh	r1, [r3, #0]
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	6123      	str	r3, [r4, #16]
 800d3d0:	4665      	mov	r5, ip
 800d3d2:	e7b9      	b.n	800d348 <_printf_i+0x118>
 800d3d4:	6813      	ldr	r3, [r2, #0]
 800d3d6:	1d19      	adds	r1, r3, #4
 800d3d8:	6011      	str	r1, [r2, #0]
 800d3da:	681d      	ldr	r5, [r3, #0]
 800d3dc:	6862      	ldr	r2, [r4, #4]
 800d3de:	2100      	movs	r1, #0
 800d3e0:	4628      	mov	r0, r5
 800d3e2:	f7f2 ff25 	bl	8000230 <memchr>
 800d3e6:	b108      	cbz	r0, 800d3ec <_printf_i+0x1bc>
 800d3e8:	1b40      	subs	r0, r0, r5
 800d3ea:	6060      	str	r0, [r4, #4]
 800d3ec:	6863      	ldr	r3, [r4, #4]
 800d3ee:	6123      	str	r3, [r4, #16]
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d3f6:	e7a7      	b.n	800d348 <_printf_i+0x118>
 800d3f8:	6923      	ldr	r3, [r4, #16]
 800d3fa:	462a      	mov	r2, r5
 800d3fc:	4639      	mov	r1, r7
 800d3fe:	4630      	mov	r0, r6
 800d400:	47c0      	blx	r8
 800d402:	3001      	adds	r0, #1
 800d404:	d0aa      	beq.n	800d35c <_printf_i+0x12c>
 800d406:	6823      	ldr	r3, [r4, #0]
 800d408:	079b      	lsls	r3, r3, #30
 800d40a:	d413      	bmi.n	800d434 <_printf_i+0x204>
 800d40c:	68e0      	ldr	r0, [r4, #12]
 800d40e:	9b03      	ldr	r3, [sp, #12]
 800d410:	4298      	cmp	r0, r3
 800d412:	bfb8      	it	lt
 800d414:	4618      	movlt	r0, r3
 800d416:	e7a3      	b.n	800d360 <_printf_i+0x130>
 800d418:	2301      	movs	r3, #1
 800d41a:	464a      	mov	r2, r9
 800d41c:	4639      	mov	r1, r7
 800d41e:	4630      	mov	r0, r6
 800d420:	47c0      	blx	r8
 800d422:	3001      	adds	r0, #1
 800d424:	d09a      	beq.n	800d35c <_printf_i+0x12c>
 800d426:	3501      	adds	r5, #1
 800d428:	68e3      	ldr	r3, [r4, #12]
 800d42a:	9a03      	ldr	r2, [sp, #12]
 800d42c:	1a9b      	subs	r3, r3, r2
 800d42e:	42ab      	cmp	r3, r5
 800d430:	dcf2      	bgt.n	800d418 <_printf_i+0x1e8>
 800d432:	e7eb      	b.n	800d40c <_printf_i+0x1dc>
 800d434:	2500      	movs	r5, #0
 800d436:	f104 0919 	add.w	r9, r4, #25
 800d43a:	e7f5      	b.n	800d428 <_printf_i+0x1f8>
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d1ac      	bne.n	800d39a <_printf_i+0x16a>
 800d440:	7803      	ldrb	r3, [r0, #0]
 800d442:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d446:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d44a:	e76c      	b.n	800d326 <_printf_i+0xf6>
 800d44c:	08010202 	.word	0x08010202
 800d450:	08010213 	.word	0x08010213

0800d454 <_puts_r>:
 800d454:	b570      	push	{r4, r5, r6, lr}
 800d456:	460e      	mov	r6, r1
 800d458:	4605      	mov	r5, r0
 800d45a:	b118      	cbz	r0, 800d464 <_puts_r+0x10>
 800d45c:	6983      	ldr	r3, [r0, #24]
 800d45e:	b90b      	cbnz	r3, 800d464 <_puts_r+0x10>
 800d460:	f001 f896 	bl	800e590 <__sinit>
 800d464:	69ab      	ldr	r3, [r5, #24]
 800d466:	68ac      	ldr	r4, [r5, #8]
 800d468:	b913      	cbnz	r3, 800d470 <_puts_r+0x1c>
 800d46a:	4628      	mov	r0, r5
 800d46c:	f001 f890 	bl	800e590 <__sinit>
 800d470:	4b23      	ldr	r3, [pc, #140]	; (800d500 <_puts_r+0xac>)
 800d472:	429c      	cmp	r4, r3
 800d474:	d117      	bne.n	800d4a6 <_puts_r+0x52>
 800d476:	686c      	ldr	r4, [r5, #4]
 800d478:	89a3      	ldrh	r3, [r4, #12]
 800d47a:	071b      	lsls	r3, r3, #28
 800d47c:	d51d      	bpl.n	800d4ba <_puts_r+0x66>
 800d47e:	6923      	ldr	r3, [r4, #16]
 800d480:	b1db      	cbz	r3, 800d4ba <_puts_r+0x66>
 800d482:	3e01      	subs	r6, #1
 800d484:	68a3      	ldr	r3, [r4, #8]
 800d486:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d48a:	3b01      	subs	r3, #1
 800d48c:	60a3      	str	r3, [r4, #8]
 800d48e:	b9e9      	cbnz	r1, 800d4cc <_puts_r+0x78>
 800d490:	2b00      	cmp	r3, #0
 800d492:	da2e      	bge.n	800d4f2 <_puts_r+0x9e>
 800d494:	4622      	mov	r2, r4
 800d496:	210a      	movs	r1, #10
 800d498:	4628      	mov	r0, r5
 800d49a:	f000 f883 	bl	800d5a4 <__swbuf_r>
 800d49e:	3001      	adds	r0, #1
 800d4a0:	d011      	beq.n	800d4c6 <_puts_r+0x72>
 800d4a2:	200a      	movs	r0, #10
 800d4a4:	e011      	b.n	800d4ca <_puts_r+0x76>
 800d4a6:	4b17      	ldr	r3, [pc, #92]	; (800d504 <_puts_r+0xb0>)
 800d4a8:	429c      	cmp	r4, r3
 800d4aa:	d101      	bne.n	800d4b0 <_puts_r+0x5c>
 800d4ac:	68ac      	ldr	r4, [r5, #8]
 800d4ae:	e7e3      	b.n	800d478 <_puts_r+0x24>
 800d4b0:	4b15      	ldr	r3, [pc, #84]	; (800d508 <_puts_r+0xb4>)
 800d4b2:	429c      	cmp	r4, r3
 800d4b4:	bf08      	it	eq
 800d4b6:	68ec      	ldreq	r4, [r5, #12]
 800d4b8:	e7de      	b.n	800d478 <_puts_r+0x24>
 800d4ba:	4621      	mov	r1, r4
 800d4bc:	4628      	mov	r0, r5
 800d4be:	f000 f8c3 	bl	800d648 <__swsetup_r>
 800d4c2:	2800      	cmp	r0, #0
 800d4c4:	d0dd      	beq.n	800d482 <_puts_r+0x2e>
 800d4c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d4ca:	bd70      	pop	{r4, r5, r6, pc}
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	da04      	bge.n	800d4da <_puts_r+0x86>
 800d4d0:	69a2      	ldr	r2, [r4, #24]
 800d4d2:	429a      	cmp	r2, r3
 800d4d4:	dc06      	bgt.n	800d4e4 <_puts_r+0x90>
 800d4d6:	290a      	cmp	r1, #10
 800d4d8:	d004      	beq.n	800d4e4 <_puts_r+0x90>
 800d4da:	6823      	ldr	r3, [r4, #0]
 800d4dc:	1c5a      	adds	r2, r3, #1
 800d4de:	6022      	str	r2, [r4, #0]
 800d4e0:	7019      	strb	r1, [r3, #0]
 800d4e2:	e7cf      	b.n	800d484 <_puts_r+0x30>
 800d4e4:	4622      	mov	r2, r4
 800d4e6:	4628      	mov	r0, r5
 800d4e8:	f000 f85c 	bl	800d5a4 <__swbuf_r>
 800d4ec:	3001      	adds	r0, #1
 800d4ee:	d1c9      	bne.n	800d484 <_puts_r+0x30>
 800d4f0:	e7e9      	b.n	800d4c6 <_puts_r+0x72>
 800d4f2:	6823      	ldr	r3, [r4, #0]
 800d4f4:	200a      	movs	r0, #10
 800d4f6:	1c5a      	adds	r2, r3, #1
 800d4f8:	6022      	str	r2, [r4, #0]
 800d4fa:	7018      	strb	r0, [r3, #0]
 800d4fc:	e7e5      	b.n	800d4ca <_puts_r+0x76>
 800d4fe:	bf00      	nop
 800d500:	08010254 	.word	0x08010254
 800d504:	08010274 	.word	0x08010274
 800d508:	08010234 	.word	0x08010234

0800d50c <puts>:
 800d50c:	4b02      	ldr	r3, [pc, #8]	; (800d518 <puts+0xc>)
 800d50e:	4601      	mov	r1, r0
 800d510:	6818      	ldr	r0, [r3, #0]
 800d512:	f7ff bf9f 	b.w	800d454 <_puts_r>
 800d516:	bf00      	nop
 800d518:	20001ce8 	.word	0x20001ce8

0800d51c <sniprintf>:
 800d51c:	b40c      	push	{r2, r3}
 800d51e:	b530      	push	{r4, r5, lr}
 800d520:	4b17      	ldr	r3, [pc, #92]	; (800d580 <sniprintf+0x64>)
 800d522:	1e0c      	subs	r4, r1, #0
 800d524:	b09d      	sub	sp, #116	; 0x74
 800d526:	681d      	ldr	r5, [r3, #0]
 800d528:	da08      	bge.n	800d53c <sniprintf+0x20>
 800d52a:	238b      	movs	r3, #139	; 0x8b
 800d52c:	602b      	str	r3, [r5, #0]
 800d52e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d532:	b01d      	add	sp, #116	; 0x74
 800d534:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d538:	b002      	add	sp, #8
 800d53a:	4770      	bx	lr
 800d53c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d540:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d544:	bf14      	ite	ne
 800d546:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800d54a:	4623      	moveq	r3, r4
 800d54c:	9304      	str	r3, [sp, #16]
 800d54e:	9307      	str	r3, [sp, #28]
 800d550:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d554:	9002      	str	r0, [sp, #8]
 800d556:	9006      	str	r0, [sp, #24]
 800d558:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d55c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d55e:	ab21      	add	r3, sp, #132	; 0x84
 800d560:	a902      	add	r1, sp, #8
 800d562:	4628      	mov	r0, r5
 800d564:	9301      	str	r3, [sp, #4]
 800d566:	f001 fd0d 	bl	800ef84 <_svfiprintf_r>
 800d56a:	1c43      	adds	r3, r0, #1
 800d56c:	bfbc      	itt	lt
 800d56e:	238b      	movlt	r3, #139	; 0x8b
 800d570:	602b      	strlt	r3, [r5, #0]
 800d572:	2c00      	cmp	r4, #0
 800d574:	d0dd      	beq.n	800d532 <sniprintf+0x16>
 800d576:	9b02      	ldr	r3, [sp, #8]
 800d578:	2200      	movs	r2, #0
 800d57a:	701a      	strb	r2, [r3, #0]
 800d57c:	e7d9      	b.n	800d532 <sniprintf+0x16>
 800d57e:	bf00      	nop
 800d580:	20001ce8 	.word	0x20001ce8

0800d584 <strcat>:
 800d584:	b510      	push	{r4, lr}
 800d586:	4603      	mov	r3, r0
 800d588:	781a      	ldrb	r2, [r3, #0]
 800d58a:	1c5c      	adds	r4, r3, #1
 800d58c:	b93a      	cbnz	r2, 800d59e <strcat+0x1a>
 800d58e:	3b01      	subs	r3, #1
 800d590:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d594:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d598:	2a00      	cmp	r2, #0
 800d59a:	d1f9      	bne.n	800d590 <strcat+0xc>
 800d59c:	bd10      	pop	{r4, pc}
 800d59e:	4623      	mov	r3, r4
 800d5a0:	e7f2      	b.n	800d588 <strcat+0x4>
	...

0800d5a4 <__swbuf_r>:
 800d5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5a6:	460e      	mov	r6, r1
 800d5a8:	4614      	mov	r4, r2
 800d5aa:	4605      	mov	r5, r0
 800d5ac:	b118      	cbz	r0, 800d5b6 <__swbuf_r+0x12>
 800d5ae:	6983      	ldr	r3, [r0, #24]
 800d5b0:	b90b      	cbnz	r3, 800d5b6 <__swbuf_r+0x12>
 800d5b2:	f000 ffed 	bl	800e590 <__sinit>
 800d5b6:	4b21      	ldr	r3, [pc, #132]	; (800d63c <__swbuf_r+0x98>)
 800d5b8:	429c      	cmp	r4, r3
 800d5ba:	d12a      	bne.n	800d612 <__swbuf_r+0x6e>
 800d5bc:	686c      	ldr	r4, [r5, #4]
 800d5be:	69a3      	ldr	r3, [r4, #24]
 800d5c0:	60a3      	str	r3, [r4, #8]
 800d5c2:	89a3      	ldrh	r3, [r4, #12]
 800d5c4:	071a      	lsls	r2, r3, #28
 800d5c6:	d52e      	bpl.n	800d626 <__swbuf_r+0x82>
 800d5c8:	6923      	ldr	r3, [r4, #16]
 800d5ca:	b363      	cbz	r3, 800d626 <__swbuf_r+0x82>
 800d5cc:	6923      	ldr	r3, [r4, #16]
 800d5ce:	6820      	ldr	r0, [r4, #0]
 800d5d0:	1ac0      	subs	r0, r0, r3
 800d5d2:	6963      	ldr	r3, [r4, #20]
 800d5d4:	b2f6      	uxtb	r6, r6
 800d5d6:	4283      	cmp	r3, r0
 800d5d8:	4637      	mov	r7, r6
 800d5da:	dc04      	bgt.n	800d5e6 <__swbuf_r+0x42>
 800d5dc:	4621      	mov	r1, r4
 800d5de:	4628      	mov	r0, r5
 800d5e0:	f000 ff6c 	bl	800e4bc <_fflush_r>
 800d5e4:	bb28      	cbnz	r0, 800d632 <__swbuf_r+0x8e>
 800d5e6:	68a3      	ldr	r3, [r4, #8]
 800d5e8:	3b01      	subs	r3, #1
 800d5ea:	60a3      	str	r3, [r4, #8]
 800d5ec:	6823      	ldr	r3, [r4, #0]
 800d5ee:	1c5a      	adds	r2, r3, #1
 800d5f0:	6022      	str	r2, [r4, #0]
 800d5f2:	701e      	strb	r6, [r3, #0]
 800d5f4:	6963      	ldr	r3, [r4, #20]
 800d5f6:	3001      	adds	r0, #1
 800d5f8:	4283      	cmp	r3, r0
 800d5fa:	d004      	beq.n	800d606 <__swbuf_r+0x62>
 800d5fc:	89a3      	ldrh	r3, [r4, #12]
 800d5fe:	07db      	lsls	r3, r3, #31
 800d600:	d519      	bpl.n	800d636 <__swbuf_r+0x92>
 800d602:	2e0a      	cmp	r6, #10
 800d604:	d117      	bne.n	800d636 <__swbuf_r+0x92>
 800d606:	4621      	mov	r1, r4
 800d608:	4628      	mov	r0, r5
 800d60a:	f000 ff57 	bl	800e4bc <_fflush_r>
 800d60e:	b190      	cbz	r0, 800d636 <__swbuf_r+0x92>
 800d610:	e00f      	b.n	800d632 <__swbuf_r+0x8e>
 800d612:	4b0b      	ldr	r3, [pc, #44]	; (800d640 <__swbuf_r+0x9c>)
 800d614:	429c      	cmp	r4, r3
 800d616:	d101      	bne.n	800d61c <__swbuf_r+0x78>
 800d618:	68ac      	ldr	r4, [r5, #8]
 800d61a:	e7d0      	b.n	800d5be <__swbuf_r+0x1a>
 800d61c:	4b09      	ldr	r3, [pc, #36]	; (800d644 <__swbuf_r+0xa0>)
 800d61e:	429c      	cmp	r4, r3
 800d620:	bf08      	it	eq
 800d622:	68ec      	ldreq	r4, [r5, #12]
 800d624:	e7cb      	b.n	800d5be <__swbuf_r+0x1a>
 800d626:	4621      	mov	r1, r4
 800d628:	4628      	mov	r0, r5
 800d62a:	f000 f80d 	bl	800d648 <__swsetup_r>
 800d62e:	2800      	cmp	r0, #0
 800d630:	d0cc      	beq.n	800d5cc <__swbuf_r+0x28>
 800d632:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800d636:	4638      	mov	r0, r7
 800d638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d63a:	bf00      	nop
 800d63c:	08010254 	.word	0x08010254
 800d640:	08010274 	.word	0x08010274
 800d644:	08010234 	.word	0x08010234

0800d648 <__swsetup_r>:
 800d648:	4b32      	ldr	r3, [pc, #200]	; (800d714 <__swsetup_r+0xcc>)
 800d64a:	b570      	push	{r4, r5, r6, lr}
 800d64c:	681d      	ldr	r5, [r3, #0]
 800d64e:	4606      	mov	r6, r0
 800d650:	460c      	mov	r4, r1
 800d652:	b125      	cbz	r5, 800d65e <__swsetup_r+0x16>
 800d654:	69ab      	ldr	r3, [r5, #24]
 800d656:	b913      	cbnz	r3, 800d65e <__swsetup_r+0x16>
 800d658:	4628      	mov	r0, r5
 800d65a:	f000 ff99 	bl	800e590 <__sinit>
 800d65e:	4b2e      	ldr	r3, [pc, #184]	; (800d718 <__swsetup_r+0xd0>)
 800d660:	429c      	cmp	r4, r3
 800d662:	d10f      	bne.n	800d684 <__swsetup_r+0x3c>
 800d664:	686c      	ldr	r4, [r5, #4]
 800d666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d66a:	b29a      	uxth	r2, r3
 800d66c:	0715      	lsls	r5, r2, #28
 800d66e:	d42c      	bmi.n	800d6ca <__swsetup_r+0x82>
 800d670:	06d0      	lsls	r0, r2, #27
 800d672:	d411      	bmi.n	800d698 <__swsetup_r+0x50>
 800d674:	2209      	movs	r2, #9
 800d676:	6032      	str	r2, [r6, #0]
 800d678:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d67c:	81a3      	strh	r3, [r4, #12]
 800d67e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d682:	e03e      	b.n	800d702 <__swsetup_r+0xba>
 800d684:	4b25      	ldr	r3, [pc, #148]	; (800d71c <__swsetup_r+0xd4>)
 800d686:	429c      	cmp	r4, r3
 800d688:	d101      	bne.n	800d68e <__swsetup_r+0x46>
 800d68a:	68ac      	ldr	r4, [r5, #8]
 800d68c:	e7eb      	b.n	800d666 <__swsetup_r+0x1e>
 800d68e:	4b24      	ldr	r3, [pc, #144]	; (800d720 <__swsetup_r+0xd8>)
 800d690:	429c      	cmp	r4, r3
 800d692:	bf08      	it	eq
 800d694:	68ec      	ldreq	r4, [r5, #12]
 800d696:	e7e6      	b.n	800d666 <__swsetup_r+0x1e>
 800d698:	0751      	lsls	r1, r2, #29
 800d69a:	d512      	bpl.n	800d6c2 <__swsetup_r+0x7a>
 800d69c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d69e:	b141      	cbz	r1, 800d6b2 <__swsetup_r+0x6a>
 800d6a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d6a4:	4299      	cmp	r1, r3
 800d6a6:	d002      	beq.n	800d6ae <__swsetup_r+0x66>
 800d6a8:	4630      	mov	r0, r6
 800d6aa:	f001 fb69 	bl	800ed80 <_free_r>
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	6363      	str	r3, [r4, #52]	; 0x34
 800d6b2:	89a3      	ldrh	r3, [r4, #12]
 800d6b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d6b8:	81a3      	strh	r3, [r4, #12]
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	6063      	str	r3, [r4, #4]
 800d6be:	6923      	ldr	r3, [r4, #16]
 800d6c0:	6023      	str	r3, [r4, #0]
 800d6c2:	89a3      	ldrh	r3, [r4, #12]
 800d6c4:	f043 0308 	orr.w	r3, r3, #8
 800d6c8:	81a3      	strh	r3, [r4, #12]
 800d6ca:	6923      	ldr	r3, [r4, #16]
 800d6cc:	b94b      	cbnz	r3, 800d6e2 <__swsetup_r+0x9a>
 800d6ce:	89a3      	ldrh	r3, [r4, #12]
 800d6d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d6d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d6d8:	d003      	beq.n	800d6e2 <__swsetup_r+0x9a>
 800d6da:	4621      	mov	r1, r4
 800d6dc:	4630      	mov	r0, r6
 800d6de:	f001 f813 	bl	800e708 <__smakebuf_r>
 800d6e2:	89a2      	ldrh	r2, [r4, #12]
 800d6e4:	f012 0301 	ands.w	r3, r2, #1
 800d6e8:	d00c      	beq.n	800d704 <__swsetup_r+0xbc>
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	60a3      	str	r3, [r4, #8]
 800d6ee:	6963      	ldr	r3, [r4, #20]
 800d6f0:	425b      	negs	r3, r3
 800d6f2:	61a3      	str	r3, [r4, #24]
 800d6f4:	6923      	ldr	r3, [r4, #16]
 800d6f6:	b953      	cbnz	r3, 800d70e <__swsetup_r+0xc6>
 800d6f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6fc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800d700:	d1ba      	bne.n	800d678 <__swsetup_r+0x30>
 800d702:	bd70      	pop	{r4, r5, r6, pc}
 800d704:	0792      	lsls	r2, r2, #30
 800d706:	bf58      	it	pl
 800d708:	6963      	ldrpl	r3, [r4, #20]
 800d70a:	60a3      	str	r3, [r4, #8]
 800d70c:	e7f2      	b.n	800d6f4 <__swsetup_r+0xac>
 800d70e:	2000      	movs	r0, #0
 800d710:	e7f7      	b.n	800d702 <__swsetup_r+0xba>
 800d712:	bf00      	nop
 800d714:	20001ce8 	.word	0x20001ce8
 800d718:	08010254 	.word	0x08010254
 800d71c:	08010274 	.word	0x08010274
 800d720:	08010234 	.word	0x08010234

0800d724 <quorem>:
 800d724:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d728:	6903      	ldr	r3, [r0, #16]
 800d72a:	690c      	ldr	r4, [r1, #16]
 800d72c:	42a3      	cmp	r3, r4
 800d72e:	4680      	mov	r8, r0
 800d730:	f2c0 8082 	blt.w	800d838 <quorem+0x114>
 800d734:	3c01      	subs	r4, #1
 800d736:	f101 0714 	add.w	r7, r1, #20
 800d73a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800d73e:	f100 0614 	add.w	r6, r0, #20
 800d742:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800d746:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800d74a:	eb06 030c 	add.w	r3, r6, ip
 800d74e:	3501      	adds	r5, #1
 800d750:	eb07 090c 	add.w	r9, r7, ip
 800d754:	9301      	str	r3, [sp, #4]
 800d756:	fbb0 f5f5 	udiv	r5, r0, r5
 800d75a:	b395      	cbz	r5, 800d7c2 <quorem+0x9e>
 800d75c:	f04f 0a00 	mov.w	sl, #0
 800d760:	4638      	mov	r0, r7
 800d762:	46b6      	mov	lr, r6
 800d764:	46d3      	mov	fp, sl
 800d766:	f850 2b04 	ldr.w	r2, [r0], #4
 800d76a:	b293      	uxth	r3, r2
 800d76c:	fb05 a303 	mla	r3, r5, r3, sl
 800d770:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d774:	b29b      	uxth	r3, r3
 800d776:	ebab 0303 	sub.w	r3, fp, r3
 800d77a:	0c12      	lsrs	r2, r2, #16
 800d77c:	f8de b000 	ldr.w	fp, [lr]
 800d780:	fb05 a202 	mla	r2, r5, r2, sl
 800d784:	fa13 f38b 	uxtah	r3, r3, fp
 800d788:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800d78c:	fa1f fb82 	uxth.w	fp, r2
 800d790:	f8de 2000 	ldr.w	r2, [lr]
 800d794:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800d798:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d79c:	b29b      	uxth	r3, r3
 800d79e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d7a2:	4581      	cmp	r9, r0
 800d7a4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800d7a8:	f84e 3b04 	str.w	r3, [lr], #4
 800d7ac:	d2db      	bcs.n	800d766 <quorem+0x42>
 800d7ae:	f856 300c 	ldr.w	r3, [r6, ip]
 800d7b2:	b933      	cbnz	r3, 800d7c2 <quorem+0x9e>
 800d7b4:	9b01      	ldr	r3, [sp, #4]
 800d7b6:	3b04      	subs	r3, #4
 800d7b8:	429e      	cmp	r6, r3
 800d7ba:	461a      	mov	r2, r3
 800d7bc:	d330      	bcc.n	800d820 <quorem+0xfc>
 800d7be:	f8c8 4010 	str.w	r4, [r8, #16]
 800d7c2:	4640      	mov	r0, r8
 800d7c4:	f001 fa08 	bl	800ebd8 <__mcmp>
 800d7c8:	2800      	cmp	r0, #0
 800d7ca:	db25      	blt.n	800d818 <quorem+0xf4>
 800d7cc:	3501      	adds	r5, #1
 800d7ce:	4630      	mov	r0, r6
 800d7d0:	f04f 0c00 	mov.w	ip, #0
 800d7d4:	f857 2b04 	ldr.w	r2, [r7], #4
 800d7d8:	f8d0 e000 	ldr.w	lr, [r0]
 800d7dc:	b293      	uxth	r3, r2
 800d7de:	ebac 0303 	sub.w	r3, ip, r3
 800d7e2:	0c12      	lsrs	r2, r2, #16
 800d7e4:	fa13 f38e 	uxtah	r3, r3, lr
 800d7e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d7ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d7f0:	b29b      	uxth	r3, r3
 800d7f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d7f6:	45b9      	cmp	r9, r7
 800d7f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d7fc:	f840 3b04 	str.w	r3, [r0], #4
 800d800:	d2e8      	bcs.n	800d7d4 <quorem+0xb0>
 800d802:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800d806:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800d80a:	b92a      	cbnz	r2, 800d818 <quorem+0xf4>
 800d80c:	3b04      	subs	r3, #4
 800d80e:	429e      	cmp	r6, r3
 800d810:	461a      	mov	r2, r3
 800d812:	d30b      	bcc.n	800d82c <quorem+0x108>
 800d814:	f8c8 4010 	str.w	r4, [r8, #16]
 800d818:	4628      	mov	r0, r5
 800d81a:	b003      	add	sp, #12
 800d81c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d820:	6812      	ldr	r2, [r2, #0]
 800d822:	3b04      	subs	r3, #4
 800d824:	2a00      	cmp	r2, #0
 800d826:	d1ca      	bne.n	800d7be <quorem+0x9a>
 800d828:	3c01      	subs	r4, #1
 800d82a:	e7c5      	b.n	800d7b8 <quorem+0x94>
 800d82c:	6812      	ldr	r2, [r2, #0]
 800d82e:	3b04      	subs	r3, #4
 800d830:	2a00      	cmp	r2, #0
 800d832:	d1ef      	bne.n	800d814 <quorem+0xf0>
 800d834:	3c01      	subs	r4, #1
 800d836:	e7ea      	b.n	800d80e <quorem+0xea>
 800d838:	2000      	movs	r0, #0
 800d83a:	e7ee      	b.n	800d81a <quorem+0xf6>
 800d83c:	0000      	movs	r0, r0
	...

0800d840 <_dtoa_r>:
 800d840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d844:	ec57 6b10 	vmov	r6, r7, d0
 800d848:	b097      	sub	sp, #92	; 0x5c
 800d84a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d84c:	9106      	str	r1, [sp, #24]
 800d84e:	4604      	mov	r4, r0
 800d850:	920b      	str	r2, [sp, #44]	; 0x2c
 800d852:	9312      	str	r3, [sp, #72]	; 0x48
 800d854:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d858:	e9cd 6700 	strd	r6, r7, [sp]
 800d85c:	b93d      	cbnz	r5, 800d86e <_dtoa_r+0x2e>
 800d85e:	2010      	movs	r0, #16
 800d860:	f000 ff92 	bl	800e788 <malloc>
 800d864:	6260      	str	r0, [r4, #36]	; 0x24
 800d866:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d86a:	6005      	str	r5, [r0, #0]
 800d86c:	60c5      	str	r5, [r0, #12]
 800d86e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d870:	6819      	ldr	r1, [r3, #0]
 800d872:	b151      	cbz	r1, 800d88a <_dtoa_r+0x4a>
 800d874:	685a      	ldr	r2, [r3, #4]
 800d876:	604a      	str	r2, [r1, #4]
 800d878:	2301      	movs	r3, #1
 800d87a:	4093      	lsls	r3, r2
 800d87c:	608b      	str	r3, [r1, #8]
 800d87e:	4620      	mov	r0, r4
 800d880:	f000 ffc9 	bl	800e816 <_Bfree>
 800d884:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d886:	2200      	movs	r2, #0
 800d888:	601a      	str	r2, [r3, #0]
 800d88a:	1e3b      	subs	r3, r7, #0
 800d88c:	bfbb      	ittet	lt
 800d88e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d892:	9301      	strlt	r3, [sp, #4]
 800d894:	2300      	movge	r3, #0
 800d896:	2201      	movlt	r2, #1
 800d898:	bfac      	ite	ge
 800d89a:	f8c8 3000 	strge.w	r3, [r8]
 800d89e:	f8c8 2000 	strlt.w	r2, [r8]
 800d8a2:	4baf      	ldr	r3, [pc, #700]	; (800db60 <_dtoa_r+0x320>)
 800d8a4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d8a8:	ea33 0308 	bics.w	r3, r3, r8
 800d8ac:	d114      	bne.n	800d8d8 <_dtoa_r+0x98>
 800d8ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d8b0:	f242 730f 	movw	r3, #9999	; 0x270f
 800d8b4:	6013      	str	r3, [r2, #0]
 800d8b6:	9b00      	ldr	r3, [sp, #0]
 800d8b8:	b923      	cbnz	r3, 800d8c4 <_dtoa_r+0x84>
 800d8ba:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800d8be:	2800      	cmp	r0, #0
 800d8c0:	f000 8542 	beq.w	800e348 <_dtoa_r+0xb08>
 800d8c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d8c6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800db74 <_dtoa_r+0x334>
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	f000 8544 	beq.w	800e358 <_dtoa_r+0xb18>
 800d8d0:	f10b 0303 	add.w	r3, fp, #3
 800d8d4:	f000 bd3e 	b.w	800e354 <_dtoa_r+0xb14>
 800d8d8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d8dc:	2200      	movs	r2, #0
 800d8de:	2300      	movs	r3, #0
 800d8e0:	4630      	mov	r0, r6
 800d8e2:	4639      	mov	r1, r7
 800d8e4:	f7f3 f918 	bl	8000b18 <__aeabi_dcmpeq>
 800d8e8:	4681      	mov	r9, r0
 800d8ea:	b168      	cbz	r0, 800d908 <_dtoa_r+0xc8>
 800d8ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d8ee:	2301      	movs	r3, #1
 800d8f0:	6013      	str	r3, [r2, #0]
 800d8f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	f000 8524 	beq.w	800e342 <_dtoa_r+0xb02>
 800d8fa:	4b9a      	ldr	r3, [pc, #616]	; (800db64 <_dtoa_r+0x324>)
 800d8fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d8fe:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800d902:	6013      	str	r3, [r2, #0]
 800d904:	f000 bd28 	b.w	800e358 <_dtoa_r+0xb18>
 800d908:	aa14      	add	r2, sp, #80	; 0x50
 800d90a:	a915      	add	r1, sp, #84	; 0x54
 800d90c:	ec47 6b10 	vmov	d0, r6, r7
 800d910:	4620      	mov	r0, r4
 800d912:	f001 f9d8 	bl	800ecc6 <__d2b>
 800d916:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d91a:	9004      	str	r0, [sp, #16]
 800d91c:	2d00      	cmp	r5, #0
 800d91e:	d07c      	beq.n	800da1a <_dtoa_r+0x1da>
 800d920:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d924:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800d928:	46b2      	mov	sl, r6
 800d92a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800d92e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d932:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800d936:	2200      	movs	r2, #0
 800d938:	4b8b      	ldr	r3, [pc, #556]	; (800db68 <_dtoa_r+0x328>)
 800d93a:	4650      	mov	r0, sl
 800d93c:	4659      	mov	r1, fp
 800d93e:	f7f2 fccb 	bl	80002d8 <__aeabi_dsub>
 800d942:	a381      	add	r3, pc, #516	; (adr r3, 800db48 <_dtoa_r+0x308>)
 800d944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d948:	f7f2 fe7e 	bl	8000648 <__aeabi_dmul>
 800d94c:	a380      	add	r3, pc, #512	; (adr r3, 800db50 <_dtoa_r+0x310>)
 800d94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d952:	f7f2 fcc3 	bl	80002dc <__adddf3>
 800d956:	4606      	mov	r6, r0
 800d958:	4628      	mov	r0, r5
 800d95a:	460f      	mov	r7, r1
 800d95c:	f7f2 fe0a 	bl	8000574 <__aeabi_i2d>
 800d960:	a37d      	add	r3, pc, #500	; (adr r3, 800db58 <_dtoa_r+0x318>)
 800d962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d966:	f7f2 fe6f 	bl	8000648 <__aeabi_dmul>
 800d96a:	4602      	mov	r2, r0
 800d96c:	460b      	mov	r3, r1
 800d96e:	4630      	mov	r0, r6
 800d970:	4639      	mov	r1, r7
 800d972:	f7f2 fcb3 	bl	80002dc <__adddf3>
 800d976:	4606      	mov	r6, r0
 800d978:	460f      	mov	r7, r1
 800d97a:	f7f3 f915 	bl	8000ba8 <__aeabi_d2iz>
 800d97e:	2200      	movs	r2, #0
 800d980:	4682      	mov	sl, r0
 800d982:	2300      	movs	r3, #0
 800d984:	4630      	mov	r0, r6
 800d986:	4639      	mov	r1, r7
 800d988:	f7f3 f8d0 	bl	8000b2c <__aeabi_dcmplt>
 800d98c:	b148      	cbz	r0, 800d9a2 <_dtoa_r+0x162>
 800d98e:	4650      	mov	r0, sl
 800d990:	f7f2 fdf0 	bl	8000574 <__aeabi_i2d>
 800d994:	4632      	mov	r2, r6
 800d996:	463b      	mov	r3, r7
 800d998:	f7f3 f8be 	bl	8000b18 <__aeabi_dcmpeq>
 800d99c:	b908      	cbnz	r0, 800d9a2 <_dtoa_r+0x162>
 800d99e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d9a2:	f1ba 0f16 	cmp.w	sl, #22
 800d9a6:	d859      	bhi.n	800da5c <_dtoa_r+0x21c>
 800d9a8:	4970      	ldr	r1, [pc, #448]	; (800db6c <_dtoa_r+0x32c>)
 800d9aa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800d9ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9b6:	f7f3 f8d7 	bl	8000b68 <__aeabi_dcmpgt>
 800d9ba:	2800      	cmp	r0, #0
 800d9bc:	d050      	beq.n	800da60 <_dtoa_r+0x220>
 800d9be:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	930f      	str	r3, [sp, #60]	; 0x3c
 800d9c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d9c8:	1b5d      	subs	r5, r3, r5
 800d9ca:	f1b5 0801 	subs.w	r8, r5, #1
 800d9ce:	bf49      	itett	mi
 800d9d0:	f1c5 0301 	rsbmi	r3, r5, #1
 800d9d4:	2300      	movpl	r3, #0
 800d9d6:	9305      	strmi	r3, [sp, #20]
 800d9d8:	f04f 0800 	movmi.w	r8, #0
 800d9dc:	bf58      	it	pl
 800d9de:	9305      	strpl	r3, [sp, #20]
 800d9e0:	f1ba 0f00 	cmp.w	sl, #0
 800d9e4:	db3e      	blt.n	800da64 <_dtoa_r+0x224>
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	44d0      	add	r8, sl
 800d9ea:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800d9ee:	9307      	str	r3, [sp, #28]
 800d9f0:	9b06      	ldr	r3, [sp, #24]
 800d9f2:	2b09      	cmp	r3, #9
 800d9f4:	f200 8090 	bhi.w	800db18 <_dtoa_r+0x2d8>
 800d9f8:	2b05      	cmp	r3, #5
 800d9fa:	bfc4      	itt	gt
 800d9fc:	3b04      	subgt	r3, #4
 800d9fe:	9306      	strgt	r3, [sp, #24]
 800da00:	9b06      	ldr	r3, [sp, #24]
 800da02:	f1a3 0302 	sub.w	r3, r3, #2
 800da06:	bfcc      	ite	gt
 800da08:	2500      	movgt	r5, #0
 800da0a:	2501      	movle	r5, #1
 800da0c:	2b03      	cmp	r3, #3
 800da0e:	f200 808f 	bhi.w	800db30 <_dtoa_r+0x2f0>
 800da12:	e8df f003 	tbb	[pc, r3]
 800da16:	7f7d      	.short	0x7f7d
 800da18:	7131      	.short	0x7131
 800da1a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800da1e:	441d      	add	r5, r3
 800da20:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800da24:	2820      	cmp	r0, #32
 800da26:	dd13      	ble.n	800da50 <_dtoa_r+0x210>
 800da28:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800da2c:	9b00      	ldr	r3, [sp, #0]
 800da2e:	fa08 f800 	lsl.w	r8, r8, r0
 800da32:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800da36:	fa23 f000 	lsr.w	r0, r3, r0
 800da3a:	ea48 0000 	orr.w	r0, r8, r0
 800da3e:	f7f2 fd89 	bl	8000554 <__aeabi_ui2d>
 800da42:	2301      	movs	r3, #1
 800da44:	4682      	mov	sl, r0
 800da46:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800da4a:	3d01      	subs	r5, #1
 800da4c:	9313      	str	r3, [sp, #76]	; 0x4c
 800da4e:	e772      	b.n	800d936 <_dtoa_r+0xf6>
 800da50:	9b00      	ldr	r3, [sp, #0]
 800da52:	f1c0 0020 	rsb	r0, r0, #32
 800da56:	fa03 f000 	lsl.w	r0, r3, r0
 800da5a:	e7f0      	b.n	800da3e <_dtoa_r+0x1fe>
 800da5c:	2301      	movs	r3, #1
 800da5e:	e7b1      	b.n	800d9c4 <_dtoa_r+0x184>
 800da60:	900f      	str	r0, [sp, #60]	; 0x3c
 800da62:	e7b0      	b.n	800d9c6 <_dtoa_r+0x186>
 800da64:	9b05      	ldr	r3, [sp, #20]
 800da66:	eba3 030a 	sub.w	r3, r3, sl
 800da6a:	9305      	str	r3, [sp, #20]
 800da6c:	f1ca 0300 	rsb	r3, sl, #0
 800da70:	9307      	str	r3, [sp, #28]
 800da72:	2300      	movs	r3, #0
 800da74:	930e      	str	r3, [sp, #56]	; 0x38
 800da76:	e7bb      	b.n	800d9f0 <_dtoa_r+0x1b0>
 800da78:	2301      	movs	r3, #1
 800da7a:	930a      	str	r3, [sp, #40]	; 0x28
 800da7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da7e:	2b00      	cmp	r3, #0
 800da80:	dd59      	ble.n	800db36 <_dtoa_r+0x2f6>
 800da82:	9302      	str	r3, [sp, #8]
 800da84:	4699      	mov	r9, r3
 800da86:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800da88:	2200      	movs	r2, #0
 800da8a:	6072      	str	r2, [r6, #4]
 800da8c:	2204      	movs	r2, #4
 800da8e:	f102 0014 	add.w	r0, r2, #20
 800da92:	4298      	cmp	r0, r3
 800da94:	6871      	ldr	r1, [r6, #4]
 800da96:	d953      	bls.n	800db40 <_dtoa_r+0x300>
 800da98:	4620      	mov	r0, r4
 800da9a:	f000 fe88 	bl	800e7ae <_Balloc>
 800da9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800daa0:	6030      	str	r0, [r6, #0]
 800daa2:	f1b9 0f0e 	cmp.w	r9, #14
 800daa6:	f8d3 b000 	ldr.w	fp, [r3]
 800daaa:	f200 80e6 	bhi.w	800dc7a <_dtoa_r+0x43a>
 800daae:	2d00      	cmp	r5, #0
 800dab0:	f000 80e3 	beq.w	800dc7a <_dtoa_r+0x43a>
 800dab4:	ed9d 7b00 	vldr	d7, [sp]
 800dab8:	f1ba 0f00 	cmp.w	sl, #0
 800dabc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800dac0:	dd74      	ble.n	800dbac <_dtoa_r+0x36c>
 800dac2:	4a2a      	ldr	r2, [pc, #168]	; (800db6c <_dtoa_r+0x32c>)
 800dac4:	f00a 030f 	and.w	r3, sl, #15
 800dac8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dacc:	ed93 7b00 	vldr	d7, [r3]
 800dad0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800dad4:	06f0      	lsls	r0, r6, #27
 800dad6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800dada:	d565      	bpl.n	800dba8 <_dtoa_r+0x368>
 800dadc:	4b24      	ldr	r3, [pc, #144]	; (800db70 <_dtoa_r+0x330>)
 800dade:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dae2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dae6:	f7f2 fed9 	bl	800089c <__aeabi_ddiv>
 800daea:	e9cd 0100 	strd	r0, r1, [sp]
 800daee:	f006 060f 	and.w	r6, r6, #15
 800daf2:	2503      	movs	r5, #3
 800daf4:	4f1e      	ldr	r7, [pc, #120]	; (800db70 <_dtoa_r+0x330>)
 800daf6:	e04c      	b.n	800db92 <_dtoa_r+0x352>
 800daf8:	2301      	movs	r3, #1
 800dafa:	930a      	str	r3, [sp, #40]	; 0x28
 800dafc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dafe:	4453      	add	r3, sl
 800db00:	f103 0901 	add.w	r9, r3, #1
 800db04:	9302      	str	r3, [sp, #8]
 800db06:	464b      	mov	r3, r9
 800db08:	2b01      	cmp	r3, #1
 800db0a:	bfb8      	it	lt
 800db0c:	2301      	movlt	r3, #1
 800db0e:	e7ba      	b.n	800da86 <_dtoa_r+0x246>
 800db10:	2300      	movs	r3, #0
 800db12:	e7b2      	b.n	800da7a <_dtoa_r+0x23a>
 800db14:	2300      	movs	r3, #0
 800db16:	e7f0      	b.n	800dafa <_dtoa_r+0x2ba>
 800db18:	2501      	movs	r5, #1
 800db1a:	2300      	movs	r3, #0
 800db1c:	9306      	str	r3, [sp, #24]
 800db1e:	950a      	str	r5, [sp, #40]	; 0x28
 800db20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800db24:	9302      	str	r3, [sp, #8]
 800db26:	4699      	mov	r9, r3
 800db28:	2200      	movs	r2, #0
 800db2a:	2312      	movs	r3, #18
 800db2c:	920b      	str	r2, [sp, #44]	; 0x2c
 800db2e:	e7aa      	b.n	800da86 <_dtoa_r+0x246>
 800db30:	2301      	movs	r3, #1
 800db32:	930a      	str	r3, [sp, #40]	; 0x28
 800db34:	e7f4      	b.n	800db20 <_dtoa_r+0x2e0>
 800db36:	2301      	movs	r3, #1
 800db38:	9302      	str	r3, [sp, #8]
 800db3a:	4699      	mov	r9, r3
 800db3c:	461a      	mov	r2, r3
 800db3e:	e7f5      	b.n	800db2c <_dtoa_r+0x2ec>
 800db40:	3101      	adds	r1, #1
 800db42:	6071      	str	r1, [r6, #4]
 800db44:	0052      	lsls	r2, r2, #1
 800db46:	e7a2      	b.n	800da8e <_dtoa_r+0x24e>
 800db48:	636f4361 	.word	0x636f4361
 800db4c:	3fd287a7 	.word	0x3fd287a7
 800db50:	8b60c8b3 	.word	0x8b60c8b3
 800db54:	3fc68a28 	.word	0x3fc68a28
 800db58:	509f79fb 	.word	0x509f79fb
 800db5c:	3fd34413 	.word	0x3fd34413
 800db60:	7ff00000 	.word	0x7ff00000
 800db64:	08010201 	.word	0x08010201
 800db68:	3ff80000 	.word	0x3ff80000
 800db6c:	080102c0 	.word	0x080102c0
 800db70:	08010298 	.word	0x08010298
 800db74:	0801022d 	.word	0x0801022d
 800db78:	07f1      	lsls	r1, r6, #31
 800db7a:	d508      	bpl.n	800db8e <_dtoa_r+0x34e>
 800db7c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800db80:	e9d7 2300 	ldrd	r2, r3, [r7]
 800db84:	f7f2 fd60 	bl	8000648 <__aeabi_dmul>
 800db88:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800db8c:	3501      	adds	r5, #1
 800db8e:	1076      	asrs	r6, r6, #1
 800db90:	3708      	adds	r7, #8
 800db92:	2e00      	cmp	r6, #0
 800db94:	d1f0      	bne.n	800db78 <_dtoa_r+0x338>
 800db96:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800db9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800db9e:	f7f2 fe7d 	bl	800089c <__aeabi_ddiv>
 800dba2:	e9cd 0100 	strd	r0, r1, [sp]
 800dba6:	e01a      	b.n	800dbde <_dtoa_r+0x39e>
 800dba8:	2502      	movs	r5, #2
 800dbaa:	e7a3      	b.n	800daf4 <_dtoa_r+0x2b4>
 800dbac:	f000 80a0 	beq.w	800dcf0 <_dtoa_r+0x4b0>
 800dbb0:	f1ca 0600 	rsb	r6, sl, #0
 800dbb4:	4b9f      	ldr	r3, [pc, #636]	; (800de34 <_dtoa_r+0x5f4>)
 800dbb6:	4fa0      	ldr	r7, [pc, #640]	; (800de38 <_dtoa_r+0x5f8>)
 800dbb8:	f006 020f 	and.w	r2, r6, #15
 800dbbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dbc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbc4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dbc8:	f7f2 fd3e 	bl	8000648 <__aeabi_dmul>
 800dbcc:	e9cd 0100 	strd	r0, r1, [sp]
 800dbd0:	1136      	asrs	r6, r6, #4
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	2502      	movs	r5, #2
 800dbd6:	2e00      	cmp	r6, #0
 800dbd8:	d17f      	bne.n	800dcda <_dtoa_r+0x49a>
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d1e1      	bne.n	800dba2 <_dtoa_r+0x362>
 800dbde:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	f000 8087 	beq.w	800dcf4 <_dtoa_r+0x4b4>
 800dbe6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800dbea:	2200      	movs	r2, #0
 800dbec:	4b93      	ldr	r3, [pc, #588]	; (800de3c <_dtoa_r+0x5fc>)
 800dbee:	4630      	mov	r0, r6
 800dbf0:	4639      	mov	r1, r7
 800dbf2:	f7f2 ff9b 	bl	8000b2c <__aeabi_dcmplt>
 800dbf6:	2800      	cmp	r0, #0
 800dbf8:	d07c      	beq.n	800dcf4 <_dtoa_r+0x4b4>
 800dbfa:	f1b9 0f00 	cmp.w	r9, #0
 800dbfe:	d079      	beq.n	800dcf4 <_dtoa_r+0x4b4>
 800dc00:	9b02      	ldr	r3, [sp, #8]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	dd35      	ble.n	800dc72 <_dtoa_r+0x432>
 800dc06:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800dc0a:	9308      	str	r3, [sp, #32]
 800dc0c:	4639      	mov	r1, r7
 800dc0e:	2200      	movs	r2, #0
 800dc10:	4b8b      	ldr	r3, [pc, #556]	; (800de40 <_dtoa_r+0x600>)
 800dc12:	4630      	mov	r0, r6
 800dc14:	f7f2 fd18 	bl	8000648 <__aeabi_dmul>
 800dc18:	e9cd 0100 	strd	r0, r1, [sp]
 800dc1c:	9f02      	ldr	r7, [sp, #8]
 800dc1e:	3501      	adds	r5, #1
 800dc20:	4628      	mov	r0, r5
 800dc22:	f7f2 fca7 	bl	8000574 <__aeabi_i2d>
 800dc26:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc2a:	f7f2 fd0d 	bl	8000648 <__aeabi_dmul>
 800dc2e:	2200      	movs	r2, #0
 800dc30:	4b84      	ldr	r3, [pc, #528]	; (800de44 <_dtoa_r+0x604>)
 800dc32:	f7f2 fb53 	bl	80002dc <__adddf3>
 800dc36:	4605      	mov	r5, r0
 800dc38:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800dc3c:	2f00      	cmp	r7, #0
 800dc3e:	d15d      	bne.n	800dcfc <_dtoa_r+0x4bc>
 800dc40:	2200      	movs	r2, #0
 800dc42:	4b81      	ldr	r3, [pc, #516]	; (800de48 <_dtoa_r+0x608>)
 800dc44:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dc48:	f7f2 fb46 	bl	80002d8 <__aeabi_dsub>
 800dc4c:	462a      	mov	r2, r5
 800dc4e:	4633      	mov	r3, r6
 800dc50:	e9cd 0100 	strd	r0, r1, [sp]
 800dc54:	f7f2 ff88 	bl	8000b68 <__aeabi_dcmpgt>
 800dc58:	2800      	cmp	r0, #0
 800dc5a:	f040 8288 	bne.w	800e16e <_dtoa_r+0x92e>
 800dc5e:	462a      	mov	r2, r5
 800dc60:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800dc64:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dc68:	f7f2 ff60 	bl	8000b2c <__aeabi_dcmplt>
 800dc6c:	2800      	cmp	r0, #0
 800dc6e:	f040 827c 	bne.w	800e16a <_dtoa_r+0x92a>
 800dc72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dc76:	e9cd 2300 	strd	r2, r3, [sp]
 800dc7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	f2c0 8150 	blt.w	800df22 <_dtoa_r+0x6e2>
 800dc82:	f1ba 0f0e 	cmp.w	sl, #14
 800dc86:	f300 814c 	bgt.w	800df22 <_dtoa_r+0x6e2>
 800dc8a:	4b6a      	ldr	r3, [pc, #424]	; (800de34 <_dtoa_r+0x5f4>)
 800dc8c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dc90:	ed93 7b00 	vldr	d7, [r3]
 800dc94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dc9c:	f280 80d8 	bge.w	800de50 <_dtoa_r+0x610>
 800dca0:	f1b9 0f00 	cmp.w	r9, #0
 800dca4:	f300 80d4 	bgt.w	800de50 <_dtoa_r+0x610>
 800dca8:	f040 825e 	bne.w	800e168 <_dtoa_r+0x928>
 800dcac:	2200      	movs	r2, #0
 800dcae:	4b66      	ldr	r3, [pc, #408]	; (800de48 <_dtoa_r+0x608>)
 800dcb0:	ec51 0b17 	vmov	r0, r1, d7
 800dcb4:	f7f2 fcc8 	bl	8000648 <__aeabi_dmul>
 800dcb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dcbc:	f7f2 ff4a 	bl	8000b54 <__aeabi_dcmpge>
 800dcc0:	464f      	mov	r7, r9
 800dcc2:	464e      	mov	r6, r9
 800dcc4:	2800      	cmp	r0, #0
 800dcc6:	f040 8234 	bne.w	800e132 <_dtoa_r+0x8f2>
 800dcca:	2331      	movs	r3, #49	; 0x31
 800dccc:	f10b 0501 	add.w	r5, fp, #1
 800dcd0:	f88b 3000 	strb.w	r3, [fp]
 800dcd4:	f10a 0a01 	add.w	sl, sl, #1
 800dcd8:	e22f      	b.n	800e13a <_dtoa_r+0x8fa>
 800dcda:	07f2      	lsls	r2, r6, #31
 800dcdc:	d505      	bpl.n	800dcea <_dtoa_r+0x4aa>
 800dcde:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dce2:	f7f2 fcb1 	bl	8000648 <__aeabi_dmul>
 800dce6:	3501      	adds	r5, #1
 800dce8:	2301      	movs	r3, #1
 800dcea:	1076      	asrs	r6, r6, #1
 800dcec:	3708      	adds	r7, #8
 800dcee:	e772      	b.n	800dbd6 <_dtoa_r+0x396>
 800dcf0:	2502      	movs	r5, #2
 800dcf2:	e774      	b.n	800dbde <_dtoa_r+0x39e>
 800dcf4:	f8cd a020 	str.w	sl, [sp, #32]
 800dcf8:	464f      	mov	r7, r9
 800dcfa:	e791      	b.n	800dc20 <_dtoa_r+0x3e0>
 800dcfc:	4b4d      	ldr	r3, [pc, #308]	; (800de34 <_dtoa_r+0x5f4>)
 800dcfe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dd02:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800dd06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d047      	beq.n	800dd9c <_dtoa_r+0x55c>
 800dd0c:	4602      	mov	r2, r0
 800dd0e:	460b      	mov	r3, r1
 800dd10:	2000      	movs	r0, #0
 800dd12:	494e      	ldr	r1, [pc, #312]	; (800de4c <_dtoa_r+0x60c>)
 800dd14:	f7f2 fdc2 	bl	800089c <__aeabi_ddiv>
 800dd18:	462a      	mov	r2, r5
 800dd1a:	4633      	mov	r3, r6
 800dd1c:	f7f2 fadc 	bl	80002d8 <__aeabi_dsub>
 800dd20:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800dd24:	465d      	mov	r5, fp
 800dd26:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd2a:	f7f2 ff3d 	bl	8000ba8 <__aeabi_d2iz>
 800dd2e:	4606      	mov	r6, r0
 800dd30:	f7f2 fc20 	bl	8000574 <__aeabi_i2d>
 800dd34:	4602      	mov	r2, r0
 800dd36:	460b      	mov	r3, r1
 800dd38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd3c:	f7f2 facc 	bl	80002d8 <__aeabi_dsub>
 800dd40:	3630      	adds	r6, #48	; 0x30
 800dd42:	f805 6b01 	strb.w	r6, [r5], #1
 800dd46:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800dd4a:	e9cd 0100 	strd	r0, r1, [sp]
 800dd4e:	f7f2 feed 	bl	8000b2c <__aeabi_dcmplt>
 800dd52:	2800      	cmp	r0, #0
 800dd54:	d163      	bne.n	800de1e <_dtoa_r+0x5de>
 800dd56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd5a:	2000      	movs	r0, #0
 800dd5c:	4937      	ldr	r1, [pc, #220]	; (800de3c <_dtoa_r+0x5fc>)
 800dd5e:	f7f2 fabb 	bl	80002d8 <__aeabi_dsub>
 800dd62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800dd66:	f7f2 fee1 	bl	8000b2c <__aeabi_dcmplt>
 800dd6a:	2800      	cmp	r0, #0
 800dd6c:	f040 80b7 	bne.w	800dede <_dtoa_r+0x69e>
 800dd70:	eba5 030b 	sub.w	r3, r5, fp
 800dd74:	429f      	cmp	r7, r3
 800dd76:	f77f af7c 	ble.w	800dc72 <_dtoa_r+0x432>
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	4b30      	ldr	r3, [pc, #192]	; (800de40 <_dtoa_r+0x600>)
 800dd7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dd82:	f7f2 fc61 	bl	8000648 <__aeabi_dmul>
 800dd86:	2200      	movs	r2, #0
 800dd88:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800dd8c:	4b2c      	ldr	r3, [pc, #176]	; (800de40 <_dtoa_r+0x600>)
 800dd8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd92:	f7f2 fc59 	bl	8000648 <__aeabi_dmul>
 800dd96:	e9cd 0100 	strd	r0, r1, [sp]
 800dd9a:	e7c4      	b.n	800dd26 <_dtoa_r+0x4e6>
 800dd9c:	462a      	mov	r2, r5
 800dd9e:	4633      	mov	r3, r6
 800dda0:	f7f2 fc52 	bl	8000648 <__aeabi_dmul>
 800dda4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800dda8:	eb0b 0507 	add.w	r5, fp, r7
 800ddac:	465e      	mov	r6, fp
 800ddae:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ddb2:	f7f2 fef9 	bl	8000ba8 <__aeabi_d2iz>
 800ddb6:	4607      	mov	r7, r0
 800ddb8:	f7f2 fbdc 	bl	8000574 <__aeabi_i2d>
 800ddbc:	3730      	adds	r7, #48	; 0x30
 800ddbe:	4602      	mov	r2, r0
 800ddc0:	460b      	mov	r3, r1
 800ddc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ddc6:	f7f2 fa87 	bl	80002d8 <__aeabi_dsub>
 800ddca:	f806 7b01 	strb.w	r7, [r6], #1
 800ddce:	42ae      	cmp	r6, r5
 800ddd0:	e9cd 0100 	strd	r0, r1, [sp]
 800ddd4:	f04f 0200 	mov.w	r2, #0
 800ddd8:	d126      	bne.n	800de28 <_dtoa_r+0x5e8>
 800ddda:	4b1c      	ldr	r3, [pc, #112]	; (800de4c <_dtoa_r+0x60c>)
 800dddc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dde0:	f7f2 fa7c 	bl	80002dc <__adddf3>
 800dde4:	4602      	mov	r2, r0
 800dde6:	460b      	mov	r3, r1
 800dde8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ddec:	f7f2 febc 	bl	8000b68 <__aeabi_dcmpgt>
 800ddf0:	2800      	cmp	r0, #0
 800ddf2:	d174      	bne.n	800dede <_dtoa_r+0x69e>
 800ddf4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ddf8:	2000      	movs	r0, #0
 800ddfa:	4914      	ldr	r1, [pc, #80]	; (800de4c <_dtoa_r+0x60c>)
 800ddfc:	f7f2 fa6c 	bl	80002d8 <__aeabi_dsub>
 800de00:	4602      	mov	r2, r0
 800de02:	460b      	mov	r3, r1
 800de04:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de08:	f7f2 fe90 	bl	8000b2c <__aeabi_dcmplt>
 800de0c:	2800      	cmp	r0, #0
 800de0e:	f43f af30 	beq.w	800dc72 <_dtoa_r+0x432>
 800de12:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800de16:	2b30      	cmp	r3, #48	; 0x30
 800de18:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800de1c:	d002      	beq.n	800de24 <_dtoa_r+0x5e4>
 800de1e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800de22:	e04a      	b.n	800deba <_dtoa_r+0x67a>
 800de24:	4615      	mov	r5, r2
 800de26:	e7f4      	b.n	800de12 <_dtoa_r+0x5d2>
 800de28:	4b05      	ldr	r3, [pc, #20]	; (800de40 <_dtoa_r+0x600>)
 800de2a:	f7f2 fc0d 	bl	8000648 <__aeabi_dmul>
 800de2e:	e9cd 0100 	strd	r0, r1, [sp]
 800de32:	e7bc      	b.n	800ddae <_dtoa_r+0x56e>
 800de34:	080102c0 	.word	0x080102c0
 800de38:	08010298 	.word	0x08010298
 800de3c:	3ff00000 	.word	0x3ff00000
 800de40:	40240000 	.word	0x40240000
 800de44:	401c0000 	.word	0x401c0000
 800de48:	40140000 	.word	0x40140000
 800de4c:	3fe00000 	.word	0x3fe00000
 800de50:	e9dd 6700 	ldrd	r6, r7, [sp]
 800de54:	465d      	mov	r5, fp
 800de56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de5a:	4630      	mov	r0, r6
 800de5c:	4639      	mov	r1, r7
 800de5e:	f7f2 fd1d 	bl	800089c <__aeabi_ddiv>
 800de62:	f7f2 fea1 	bl	8000ba8 <__aeabi_d2iz>
 800de66:	4680      	mov	r8, r0
 800de68:	f7f2 fb84 	bl	8000574 <__aeabi_i2d>
 800de6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de70:	f7f2 fbea 	bl	8000648 <__aeabi_dmul>
 800de74:	4602      	mov	r2, r0
 800de76:	460b      	mov	r3, r1
 800de78:	4630      	mov	r0, r6
 800de7a:	4639      	mov	r1, r7
 800de7c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800de80:	f7f2 fa2a 	bl	80002d8 <__aeabi_dsub>
 800de84:	f805 6b01 	strb.w	r6, [r5], #1
 800de88:	eba5 060b 	sub.w	r6, r5, fp
 800de8c:	45b1      	cmp	r9, r6
 800de8e:	4602      	mov	r2, r0
 800de90:	460b      	mov	r3, r1
 800de92:	d139      	bne.n	800df08 <_dtoa_r+0x6c8>
 800de94:	f7f2 fa22 	bl	80002dc <__adddf3>
 800de98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de9c:	4606      	mov	r6, r0
 800de9e:	460f      	mov	r7, r1
 800dea0:	f7f2 fe62 	bl	8000b68 <__aeabi_dcmpgt>
 800dea4:	b9c8      	cbnz	r0, 800deda <_dtoa_r+0x69a>
 800dea6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800deaa:	4630      	mov	r0, r6
 800deac:	4639      	mov	r1, r7
 800deae:	f7f2 fe33 	bl	8000b18 <__aeabi_dcmpeq>
 800deb2:	b110      	cbz	r0, 800deba <_dtoa_r+0x67a>
 800deb4:	f018 0f01 	tst.w	r8, #1
 800deb8:	d10f      	bne.n	800deda <_dtoa_r+0x69a>
 800deba:	9904      	ldr	r1, [sp, #16]
 800debc:	4620      	mov	r0, r4
 800debe:	f000 fcaa 	bl	800e816 <_Bfree>
 800dec2:	2300      	movs	r3, #0
 800dec4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dec6:	702b      	strb	r3, [r5, #0]
 800dec8:	f10a 0301 	add.w	r3, sl, #1
 800decc:	6013      	str	r3, [r2, #0]
 800dece:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	f000 8241 	beq.w	800e358 <_dtoa_r+0xb18>
 800ded6:	601d      	str	r5, [r3, #0]
 800ded8:	e23e      	b.n	800e358 <_dtoa_r+0xb18>
 800deda:	f8cd a020 	str.w	sl, [sp, #32]
 800dede:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800dee2:	2a39      	cmp	r2, #57	; 0x39
 800dee4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800dee8:	d108      	bne.n	800defc <_dtoa_r+0x6bc>
 800deea:	459b      	cmp	fp, r3
 800deec:	d10a      	bne.n	800df04 <_dtoa_r+0x6c4>
 800deee:	9b08      	ldr	r3, [sp, #32]
 800def0:	3301      	adds	r3, #1
 800def2:	9308      	str	r3, [sp, #32]
 800def4:	2330      	movs	r3, #48	; 0x30
 800def6:	f88b 3000 	strb.w	r3, [fp]
 800defa:	465b      	mov	r3, fp
 800defc:	781a      	ldrb	r2, [r3, #0]
 800defe:	3201      	adds	r2, #1
 800df00:	701a      	strb	r2, [r3, #0]
 800df02:	e78c      	b.n	800de1e <_dtoa_r+0x5de>
 800df04:	461d      	mov	r5, r3
 800df06:	e7ea      	b.n	800dede <_dtoa_r+0x69e>
 800df08:	2200      	movs	r2, #0
 800df0a:	4b9b      	ldr	r3, [pc, #620]	; (800e178 <_dtoa_r+0x938>)
 800df0c:	f7f2 fb9c 	bl	8000648 <__aeabi_dmul>
 800df10:	2200      	movs	r2, #0
 800df12:	2300      	movs	r3, #0
 800df14:	4606      	mov	r6, r0
 800df16:	460f      	mov	r7, r1
 800df18:	f7f2 fdfe 	bl	8000b18 <__aeabi_dcmpeq>
 800df1c:	2800      	cmp	r0, #0
 800df1e:	d09a      	beq.n	800de56 <_dtoa_r+0x616>
 800df20:	e7cb      	b.n	800deba <_dtoa_r+0x67a>
 800df22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800df24:	2a00      	cmp	r2, #0
 800df26:	f000 808b 	beq.w	800e040 <_dtoa_r+0x800>
 800df2a:	9a06      	ldr	r2, [sp, #24]
 800df2c:	2a01      	cmp	r2, #1
 800df2e:	dc6e      	bgt.n	800e00e <_dtoa_r+0x7ce>
 800df30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800df32:	2a00      	cmp	r2, #0
 800df34:	d067      	beq.n	800e006 <_dtoa_r+0x7c6>
 800df36:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800df3a:	9f07      	ldr	r7, [sp, #28]
 800df3c:	9d05      	ldr	r5, [sp, #20]
 800df3e:	9a05      	ldr	r2, [sp, #20]
 800df40:	2101      	movs	r1, #1
 800df42:	441a      	add	r2, r3
 800df44:	4620      	mov	r0, r4
 800df46:	9205      	str	r2, [sp, #20]
 800df48:	4498      	add	r8, r3
 800df4a:	f000 fd04 	bl	800e956 <__i2b>
 800df4e:	4606      	mov	r6, r0
 800df50:	2d00      	cmp	r5, #0
 800df52:	dd0c      	ble.n	800df6e <_dtoa_r+0x72e>
 800df54:	f1b8 0f00 	cmp.w	r8, #0
 800df58:	dd09      	ble.n	800df6e <_dtoa_r+0x72e>
 800df5a:	4545      	cmp	r5, r8
 800df5c:	9a05      	ldr	r2, [sp, #20]
 800df5e:	462b      	mov	r3, r5
 800df60:	bfa8      	it	ge
 800df62:	4643      	movge	r3, r8
 800df64:	1ad2      	subs	r2, r2, r3
 800df66:	9205      	str	r2, [sp, #20]
 800df68:	1aed      	subs	r5, r5, r3
 800df6a:	eba8 0803 	sub.w	r8, r8, r3
 800df6e:	9b07      	ldr	r3, [sp, #28]
 800df70:	b1eb      	cbz	r3, 800dfae <_dtoa_r+0x76e>
 800df72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df74:	2b00      	cmp	r3, #0
 800df76:	d067      	beq.n	800e048 <_dtoa_r+0x808>
 800df78:	b18f      	cbz	r7, 800df9e <_dtoa_r+0x75e>
 800df7a:	4631      	mov	r1, r6
 800df7c:	463a      	mov	r2, r7
 800df7e:	4620      	mov	r0, r4
 800df80:	f000 fd88 	bl	800ea94 <__pow5mult>
 800df84:	9a04      	ldr	r2, [sp, #16]
 800df86:	4601      	mov	r1, r0
 800df88:	4606      	mov	r6, r0
 800df8a:	4620      	mov	r0, r4
 800df8c:	f000 fcec 	bl	800e968 <__multiply>
 800df90:	9904      	ldr	r1, [sp, #16]
 800df92:	9008      	str	r0, [sp, #32]
 800df94:	4620      	mov	r0, r4
 800df96:	f000 fc3e 	bl	800e816 <_Bfree>
 800df9a:	9b08      	ldr	r3, [sp, #32]
 800df9c:	9304      	str	r3, [sp, #16]
 800df9e:	9b07      	ldr	r3, [sp, #28]
 800dfa0:	1bda      	subs	r2, r3, r7
 800dfa2:	d004      	beq.n	800dfae <_dtoa_r+0x76e>
 800dfa4:	9904      	ldr	r1, [sp, #16]
 800dfa6:	4620      	mov	r0, r4
 800dfa8:	f000 fd74 	bl	800ea94 <__pow5mult>
 800dfac:	9004      	str	r0, [sp, #16]
 800dfae:	2101      	movs	r1, #1
 800dfb0:	4620      	mov	r0, r4
 800dfb2:	f000 fcd0 	bl	800e956 <__i2b>
 800dfb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dfb8:	4607      	mov	r7, r0
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	f000 81d0 	beq.w	800e360 <_dtoa_r+0xb20>
 800dfc0:	461a      	mov	r2, r3
 800dfc2:	4601      	mov	r1, r0
 800dfc4:	4620      	mov	r0, r4
 800dfc6:	f000 fd65 	bl	800ea94 <__pow5mult>
 800dfca:	9b06      	ldr	r3, [sp, #24]
 800dfcc:	2b01      	cmp	r3, #1
 800dfce:	4607      	mov	r7, r0
 800dfd0:	dc40      	bgt.n	800e054 <_dtoa_r+0x814>
 800dfd2:	9b00      	ldr	r3, [sp, #0]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d139      	bne.n	800e04c <_dtoa_r+0x80c>
 800dfd8:	9b01      	ldr	r3, [sp, #4]
 800dfda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d136      	bne.n	800e050 <_dtoa_r+0x810>
 800dfe2:	9b01      	ldr	r3, [sp, #4]
 800dfe4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dfe8:	0d1b      	lsrs	r3, r3, #20
 800dfea:	051b      	lsls	r3, r3, #20
 800dfec:	b12b      	cbz	r3, 800dffa <_dtoa_r+0x7ba>
 800dfee:	9b05      	ldr	r3, [sp, #20]
 800dff0:	3301      	adds	r3, #1
 800dff2:	9305      	str	r3, [sp, #20]
 800dff4:	f108 0801 	add.w	r8, r8, #1
 800dff8:	2301      	movs	r3, #1
 800dffa:	9307      	str	r3, [sp, #28]
 800dffc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d12a      	bne.n	800e058 <_dtoa_r+0x818>
 800e002:	2001      	movs	r0, #1
 800e004:	e030      	b.n	800e068 <_dtoa_r+0x828>
 800e006:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e008:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e00c:	e795      	b.n	800df3a <_dtoa_r+0x6fa>
 800e00e:	9b07      	ldr	r3, [sp, #28]
 800e010:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800e014:	42bb      	cmp	r3, r7
 800e016:	bfbf      	itttt	lt
 800e018:	9b07      	ldrlt	r3, [sp, #28]
 800e01a:	9707      	strlt	r7, [sp, #28]
 800e01c:	1afa      	sublt	r2, r7, r3
 800e01e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e020:	bfbb      	ittet	lt
 800e022:	189b      	addlt	r3, r3, r2
 800e024:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e026:	1bdf      	subge	r7, r3, r7
 800e028:	2700      	movlt	r7, #0
 800e02a:	f1b9 0f00 	cmp.w	r9, #0
 800e02e:	bfb5      	itete	lt
 800e030:	9b05      	ldrlt	r3, [sp, #20]
 800e032:	9d05      	ldrge	r5, [sp, #20]
 800e034:	eba3 0509 	sublt.w	r5, r3, r9
 800e038:	464b      	movge	r3, r9
 800e03a:	bfb8      	it	lt
 800e03c:	2300      	movlt	r3, #0
 800e03e:	e77e      	b.n	800df3e <_dtoa_r+0x6fe>
 800e040:	9f07      	ldr	r7, [sp, #28]
 800e042:	9d05      	ldr	r5, [sp, #20]
 800e044:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800e046:	e783      	b.n	800df50 <_dtoa_r+0x710>
 800e048:	9a07      	ldr	r2, [sp, #28]
 800e04a:	e7ab      	b.n	800dfa4 <_dtoa_r+0x764>
 800e04c:	2300      	movs	r3, #0
 800e04e:	e7d4      	b.n	800dffa <_dtoa_r+0x7ba>
 800e050:	9b00      	ldr	r3, [sp, #0]
 800e052:	e7d2      	b.n	800dffa <_dtoa_r+0x7ba>
 800e054:	2300      	movs	r3, #0
 800e056:	9307      	str	r3, [sp, #28]
 800e058:	693b      	ldr	r3, [r7, #16]
 800e05a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800e05e:	6918      	ldr	r0, [r3, #16]
 800e060:	f000 fc2b 	bl	800e8ba <__hi0bits>
 800e064:	f1c0 0020 	rsb	r0, r0, #32
 800e068:	4440      	add	r0, r8
 800e06a:	f010 001f 	ands.w	r0, r0, #31
 800e06e:	d047      	beq.n	800e100 <_dtoa_r+0x8c0>
 800e070:	f1c0 0320 	rsb	r3, r0, #32
 800e074:	2b04      	cmp	r3, #4
 800e076:	dd3b      	ble.n	800e0f0 <_dtoa_r+0x8b0>
 800e078:	9b05      	ldr	r3, [sp, #20]
 800e07a:	f1c0 001c 	rsb	r0, r0, #28
 800e07e:	4403      	add	r3, r0
 800e080:	9305      	str	r3, [sp, #20]
 800e082:	4405      	add	r5, r0
 800e084:	4480      	add	r8, r0
 800e086:	9b05      	ldr	r3, [sp, #20]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	dd05      	ble.n	800e098 <_dtoa_r+0x858>
 800e08c:	461a      	mov	r2, r3
 800e08e:	9904      	ldr	r1, [sp, #16]
 800e090:	4620      	mov	r0, r4
 800e092:	f000 fd4d 	bl	800eb30 <__lshift>
 800e096:	9004      	str	r0, [sp, #16]
 800e098:	f1b8 0f00 	cmp.w	r8, #0
 800e09c:	dd05      	ble.n	800e0aa <_dtoa_r+0x86a>
 800e09e:	4639      	mov	r1, r7
 800e0a0:	4642      	mov	r2, r8
 800e0a2:	4620      	mov	r0, r4
 800e0a4:	f000 fd44 	bl	800eb30 <__lshift>
 800e0a8:	4607      	mov	r7, r0
 800e0aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e0ac:	b353      	cbz	r3, 800e104 <_dtoa_r+0x8c4>
 800e0ae:	4639      	mov	r1, r7
 800e0b0:	9804      	ldr	r0, [sp, #16]
 800e0b2:	f000 fd91 	bl	800ebd8 <__mcmp>
 800e0b6:	2800      	cmp	r0, #0
 800e0b8:	da24      	bge.n	800e104 <_dtoa_r+0x8c4>
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	220a      	movs	r2, #10
 800e0be:	9904      	ldr	r1, [sp, #16]
 800e0c0:	4620      	mov	r0, r4
 800e0c2:	f000 fbbf 	bl	800e844 <__multadd>
 800e0c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0c8:	9004      	str	r0, [sp, #16]
 800e0ca:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	f000 814d 	beq.w	800e36e <_dtoa_r+0xb2e>
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	4631      	mov	r1, r6
 800e0d8:	220a      	movs	r2, #10
 800e0da:	4620      	mov	r0, r4
 800e0dc:	f000 fbb2 	bl	800e844 <__multadd>
 800e0e0:	9b02      	ldr	r3, [sp, #8]
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	4606      	mov	r6, r0
 800e0e6:	dc4f      	bgt.n	800e188 <_dtoa_r+0x948>
 800e0e8:	9b06      	ldr	r3, [sp, #24]
 800e0ea:	2b02      	cmp	r3, #2
 800e0ec:	dd4c      	ble.n	800e188 <_dtoa_r+0x948>
 800e0ee:	e011      	b.n	800e114 <_dtoa_r+0x8d4>
 800e0f0:	d0c9      	beq.n	800e086 <_dtoa_r+0x846>
 800e0f2:	9a05      	ldr	r2, [sp, #20]
 800e0f4:	331c      	adds	r3, #28
 800e0f6:	441a      	add	r2, r3
 800e0f8:	9205      	str	r2, [sp, #20]
 800e0fa:	441d      	add	r5, r3
 800e0fc:	4498      	add	r8, r3
 800e0fe:	e7c2      	b.n	800e086 <_dtoa_r+0x846>
 800e100:	4603      	mov	r3, r0
 800e102:	e7f6      	b.n	800e0f2 <_dtoa_r+0x8b2>
 800e104:	f1b9 0f00 	cmp.w	r9, #0
 800e108:	dc38      	bgt.n	800e17c <_dtoa_r+0x93c>
 800e10a:	9b06      	ldr	r3, [sp, #24]
 800e10c:	2b02      	cmp	r3, #2
 800e10e:	dd35      	ble.n	800e17c <_dtoa_r+0x93c>
 800e110:	f8cd 9008 	str.w	r9, [sp, #8]
 800e114:	9b02      	ldr	r3, [sp, #8]
 800e116:	b963      	cbnz	r3, 800e132 <_dtoa_r+0x8f2>
 800e118:	4639      	mov	r1, r7
 800e11a:	2205      	movs	r2, #5
 800e11c:	4620      	mov	r0, r4
 800e11e:	f000 fb91 	bl	800e844 <__multadd>
 800e122:	4601      	mov	r1, r0
 800e124:	4607      	mov	r7, r0
 800e126:	9804      	ldr	r0, [sp, #16]
 800e128:	f000 fd56 	bl	800ebd8 <__mcmp>
 800e12c:	2800      	cmp	r0, #0
 800e12e:	f73f adcc 	bgt.w	800dcca <_dtoa_r+0x48a>
 800e132:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e134:	465d      	mov	r5, fp
 800e136:	ea6f 0a03 	mvn.w	sl, r3
 800e13a:	f04f 0900 	mov.w	r9, #0
 800e13e:	4639      	mov	r1, r7
 800e140:	4620      	mov	r0, r4
 800e142:	f000 fb68 	bl	800e816 <_Bfree>
 800e146:	2e00      	cmp	r6, #0
 800e148:	f43f aeb7 	beq.w	800deba <_dtoa_r+0x67a>
 800e14c:	f1b9 0f00 	cmp.w	r9, #0
 800e150:	d005      	beq.n	800e15e <_dtoa_r+0x91e>
 800e152:	45b1      	cmp	r9, r6
 800e154:	d003      	beq.n	800e15e <_dtoa_r+0x91e>
 800e156:	4649      	mov	r1, r9
 800e158:	4620      	mov	r0, r4
 800e15a:	f000 fb5c 	bl	800e816 <_Bfree>
 800e15e:	4631      	mov	r1, r6
 800e160:	4620      	mov	r0, r4
 800e162:	f000 fb58 	bl	800e816 <_Bfree>
 800e166:	e6a8      	b.n	800deba <_dtoa_r+0x67a>
 800e168:	2700      	movs	r7, #0
 800e16a:	463e      	mov	r6, r7
 800e16c:	e7e1      	b.n	800e132 <_dtoa_r+0x8f2>
 800e16e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e172:	463e      	mov	r6, r7
 800e174:	e5a9      	b.n	800dcca <_dtoa_r+0x48a>
 800e176:	bf00      	nop
 800e178:	40240000 	.word	0x40240000
 800e17c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e17e:	f8cd 9008 	str.w	r9, [sp, #8]
 800e182:	2b00      	cmp	r3, #0
 800e184:	f000 80fa 	beq.w	800e37c <_dtoa_r+0xb3c>
 800e188:	2d00      	cmp	r5, #0
 800e18a:	dd05      	ble.n	800e198 <_dtoa_r+0x958>
 800e18c:	4631      	mov	r1, r6
 800e18e:	462a      	mov	r2, r5
 800e190:	4620      	mov	r0, r4
 800e192:	f000 fccd 	bl	800eb30 <__lshift>
 800e196:	4606      	mov	r6, r0
 800e198:	9b07      	ldr	r3, [sp, #28]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d04c      	beq.n	800e238 <_dtoa_r+0x9f8>
 800e19e:	6871      	ldr	r1, [r6, #4]
 800e1a0:	4620      	mov	r0, r4
 800e1a2:	f000 fb04 	bl	800e7ae <_Balloc>
 800e1a6:	6932      	ldr	r2, [r6, #16]
 800e1a8:	3202      	adds	r2, #2
 800e1aa:	4605      	mov	r5, r0
 800e1ac:	0092      	lsls	r2, r2, #2
 800e1ae:	f106 010c 	add.w	r1, r6, #12
 800e1b2:	300c      	adds	r0, #12
 800e1b4:	f000 faf0 	bl	800e798 <memcpy>
 800e1b8:	2201      	movs	r2, #1
 800e1ba:	4629      	mov	r1, r5
 800e1bc:	4620      	mov	r0, r4
 800e1be:	f000 fcb7 	bl	800eb30 <__lshift>
 800e1c2:	9b00      	ldr	r3, [sp, #0]
 800e1c4:	f8cd b014 	str.w	fp, [sp, #20]
 800e1c8:	f003 0301 	and.w	r3, r3, #1
 800e1cc:	46b1      	mov	r9, r6
 800e1ce:	9307      	str	r3, [sp, #28]
 800e1d0:	4606      	mov	r6, r0
 800e1d2:	4639      	mov	r1, r7
 800e1d4:	9804      	ldr	r0, [sp, #16]
 800e1d6:	f7ff faa5 	bl	800d724 <quorem>
 800e1da:	4649      	mov	r1, r9
 800e1dc:	4605      	mov	r5, r0
 800e1de:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e1e2:	9804      	ldr	r0, [sp, #16]
 800e1e4:	f000 fcf8 	bl	800ebd8 <__mcmp>
 800e1e8:	4632      	mov	r2, r6
 800e1ea:	9000      	str	r0, [sp, #0]
 800e1ec:	4639      	mov	r1, r7
 800e1ee:	4620      	mov	r0, r4
 800e1f0:	f000 fd0c 	bl	800ec0c <__mdiff>
 800e1f4:	68c3      	ldr	r3, [r0, #12]
 800e1f6:	4602      	mov	r2, r0
 800e1f8:	bb03      	cbnz	r3, 800e23c <_dtoa_r+0x9fc>
 800e1fa:	4601      	mov	r1, r0
 800e1fc:	9008      	str	r0, [sp, #32]
 800e1fe:	9804      	ldr	r0, [sp, #16]
 800e200:	f000 fcea 	bl	800ebd8 <__mcmp>
 800e204:	9a08      	ldr	r2, [sp, #32]
 800e206:	4603      	mov	r3, r0
 800e208:	4611      	mov	r1, r2
 800e20a:	4620      	mov	r0, r4
 800e20c:	9308      	str	r3, [sp, #32]
 800e20e:	f000 fb02 	bl	800e816 <_Bfree>
 800e212:	9b08      	ldr	r3, [sp, #32]
 800e214:	b9a3      	cbnz	r3, 800e240 <_dtoa_r+0xa00>
 800e216:	9a06      	ldr	r2, [sp, #24]
 800e218:	b992      	cbnz	r2, 800e240 <_dtoa_r+0xa00>
 800e21a:	9a07      	ldr	r2, [sp, #28]
 800e21c:	b982      	cbnz	r2, 800e240 <_dtoa_r+0xa00>
 800e21e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e222:	d029      	beq.n	800e278 <_dtoa_r+0xa38>
 800e224:	9b00      	ldr	r3, [sp, #0]
 800e226:	2b00      	cmp	r3, #0
 800e228:	dd01      	ble.n	800e22e <_dtoa_r+0x9ee>
 800e22a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800e22e:	9b05      	ldr	r3, [sp, #20]
 800e230:	1c5d      	adds	r5, r3, #1
 800e232:	f883 8000 	strb.w	r8, [r3]
 800e236:	e782      	b.n	800e13e <_dtoa_r+0x8fe>
 800e238:	4630      	mov	r0, r6
 800e23a:	e7c2      	b.n	800e1c2 <_dtoa_r+0x982>
 800e23c:	2301      	movs	r3, #1
 800e23e:	e7e3      	b.n	800e208 <_dtoa_r+0x9c8>
 800e240:	9a00      	ldr	r2, [sp, #0]
 800e242:	2a00      	cmp	r2, #0
 800e244:	db04      	blt.n	800e250 <_dtoa_r+0xa10>
 800e246:	d125      	bne.n	800e294 <_dtoa_r+0xa54>
 800e248:	9a06      	ldr	r2, [sp, #24]
 800e24a:	bb1a      	cbnz	r2, 800e294 <_dtoa_r+0xa54>
 800e24c:	9a07      	ldr	r2, [sp, #28]
 800e24e:	bb0a      	cbnz	r2, 800e294 <_dtoa_r+0xa54>
 800e250:	2b00      	cmp	r3, #0
 800e252:	ddec      	ble.n	800e22e <_dtoa_r+0x9ee>
 800e254:	2201      	movs	r2, #1
 800e256:	9904      	ldr	r1, [sp, #16]
 800e258:	4620      	mov	r0, r4
 800e25a:	f000 fc69 	bl	800eb30 <__lshift>
 800e25e:	4639      	mov	r1, r7
 800e260:	9004      	str	r0, [sp, #16]
 800e262:	f000 fcb9 	bl	800ebd8 <__mcmp>
 800e266:	2800      	cmp	r0, #0
 800e268:	dc03      	bgt.n	800e272 <_dtoa_r+0xa32>
 800e26a:	d1e0      	bne.n	800e22e <_dtoa_r+0x9ee>
 800e26c:	f018 0f01 	tst.w	r8, #1
 800e270:	d0dd      	beq.n	800e22e <_dtoa_r+0x9ee>
 800e272:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e276:	d1d8      	bne.n	800e22a <_dtoa_r+0x9ea>
 800e278:	9b05      	ldr	r3, [sp, #20]
 800e27a:	9a05      	ldr	r2, [sp, #20]
 800e27c:	1c5d      	adds	r5, r3, #1
 800e27e:	2339      	movs	r3, #57	; 0x39
 800e280:	7013      	strb	r3, [r2, #0]
 800e282:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e286:	2b39      	cmp	r3, #57	; 0x39
 800e288:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800e28c:	d04f      	beq.n	800e32e <_dtoa_r+0xaee>
 800e28e:	3301      	adds	r3, #1
 800e290:	7013      	strb	r3, [r2, #0]
 800e292:	e754      	b.n	800e13e <_dtoa_r+0x8fe>
 800e294:	9a05      	ldr	r2, [sp, #20]
 800e296:	2b00      	cmp	r3, #0
 800e298:	f102 0501 	add.w	r5, r2, #1
 800e29c:	dd06      	ble.n	800e2ac <_dtoa_r+0xa6c>
 800e29e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e2a2:	d0e9      	beq.n	800e278 <_dtoa_r+0xa38>
 800e2a4:	f108 0801 	add.w	r8, r8, #1
 800e2a8:	9b05      	ldr	r3, [sp, #20]
 800e2aa:	e7c2      	b.n	800e232 <_dtoa_r+0x9f2>
 800e2ac:	9a02      	ldr	r2, [sp, #8]
 800e2ae:	f805 8c01 	strb.w	r8, [r5, #-1]
 800e2b2:	eba5 030b 	sub.w	r3, r5, fp
 800e2b6:	4293      	cmp	r3, r2
 800e2b8:	d021      	beq.n	800e2fe <_dtoa_r+0xabe>
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	220a      	movs	r2, #10
 800e2be:	9904      	ldr	r1, [sp, #16]
 800e2c0:	4620      	mov	r0, r4
 800e2c2:	f000 fabf 	bl	800e844 <__multadd>
 800e2c6:	45b1      	cmp	r9, r6
 800e2c8:	9004      	str	r0, [sp, #16]
 800e2ca:	f04f 0300 	mov.w	r3, #0
 800e2ce:	f04f 020a 	mov.w	r2, #10
 800e2d2:	4649      	mov	r1, r9
 800e2d4:	4620      	mov	r0, r4
 800e2d6:	d105      	bne.n	800e2e4 <_dtoa_r+0xaa4>
 800e2d8:	f000 fab4 	bl	800e844 <__multadd>
 800e2dc:	4681      	mov	r9, r0
 800e2de:	4606      	mov	r6, r0
 800e2e0:	9505      	str	r5, [sp, #20]
 800e2e2:	e776      	b.n	800e1d2 <_dtoa_r+0x992>
 800e2e4:	f000 faae 	bl	800e844 <__multadd>
 800e2e8:	4631      	mov	r1, r6
 800e2ea:	4681      	mov	r9, r0
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	220a      	movs	r2, #10
 800e2f0:	4620      	mov	r0, r4
 800e2f2:	f000 faa7 	bl	800e844 <__multadd>
 800e2f6:	4606      	mov	r6, r0
 800e2f8:	e7f2      	b.n	800e2e0 <_dtoa_r+0xaa0>
 800e2fa:	f04f 0900 	mov.w	r9, #0
 800e2fe:	2201      	movs	r2, #1
 800e300:	9904      	ldr	r1, [sp, #16]
 800e302:	4620      	mov	r0, r4
 800e304:	f000 fc14 	bl	800eb30 <__lshift>
 800e308:	4639      	mov	r1, r7
 800e30a:	9004      	str	r0, [sp, #16]
 800e30c:	f000 fc64 	bl	800ebd8 <__mcmp>
 800e310:	2800      	cmp	r0, #0
 800e312:	dcb6      	bgt.n	800e282 <_dtoa_r+0xa42>
 800e314:	d102      	bne.n	800e31c <_dtoa_r+0xadc>
 800e316:	f018 0f01 	tst.w	r8, #1
 800e31a:	d1b2      	bne.n	800e282 <_dtoa_r+0xa42>
 800e31c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e320:	2b30      	cmp	r3, #48	; 0x30
 800e322:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800e326:	f47f af0a 	bne.w	800e13e <_dtoa_r+0x8fe>
 800e32a:	4615      	mov	r5, r2
 800e32c:	e7f6      	b.n	800e31c <_dtoa_r+0xadc>
 800e32e:	4593      	cmp	fp, r2
 800e330:	d105      	bne.n	800e33e <_dtoa_r+0xafe>
 800e332:	2331      	movs	r3, #49	; 0x31
 800e334:	f10a 0a01 	add.w	sl, sl, #1
 800e338:	f88b 3000 	strb.w	r3, [fp]
 800e33c:	e6ff      	b.n	800e13e <_dtoa_r+0x8fe>
 800e33e:	4615      	mov	r5, r2
 800e340:	e79f      	b.n	800e282 <_dtoa_r+0xa42>
 800e342:	f8df b064 	ldr.w	fp, [pc, #100]	; 800e3a8 <_dtoa_r+0xb68>
 800e346:	e007      	b.n	800e358 <_dtoa_r+0xb18>
 800e348:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e34a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800e3ac <_dtoa_r+0xb6c>
 800e34e:	b11b      	cbz	r3, 800e358 <_dtoa_r+0xb18>
 800e350:	f10b 0308 	add.w	r3, fp, #8
 800e354:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e356:	6013      	str	r3, [r2, #0]
 800e358:	4658      	mov	r0, fp
 800e35a:	b017      	add	sp, #92	; 0x5c
 800e35c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e360:	9b06      	ldr	r3, [sp, #24]
 800e362:	2b01      	cmp	r3, #1
 800e364:	f77f ae35 	ble.w	800dfd2 <_dtoa_r+0x792>
 800e368:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e36a:	9307      	str	r3, [sp, #28]
 800e36c:	e649      	b.n	800e002 <_dtoa_r+0x7c2>
 800e36e:	9b02      	ldr	r3, [sp, #8]
 800e370:	2b00      	cmp	r3, #0
 800e372:	dc03      	bgt.n	800e37c <_dtoa_r+0xb3c>
 800e374:	9b06      	ldr	r3, [sp, #24]
 800e376:	2b02      	cmp	r3, #2
 800e378:	f73f aecc 	bgt.w	800e114 <_dtoa_r+0x8d4>
 800e37c:	465d      	mov	r5, fp
 800e37e:	4639      	mov	r1, r7
 800e380:	9804      	ldr	r0, [sp, #16]
 800e382:	f7ff f9cf 	bl	800d724 <quorem>
 800e386:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e38a:	f805 8b01 	strb.w	r8, [r5], #1
 800e38e:	9a02      	ldr	r2, [sp, #8]
 800e390:	eba5 030b 	sub.w	r3, r5, fp
 800e394:	429a      	cmp	r2, r3
 800e396:	ddb0      	ble.n	800e2fa <_dtoa_r+0xaba>
 800e398:	2300      	movs	r3, #0
 800e39a:	220a      	movs	r2, #10
 800e39c:	9904      	ldr	r1, [sp, #16]
 800e39e:	4620      	mov	r0, r4
 800e3a0:	f000 fa50 	bl	800e844 <__multadd>
 800e3a4:	9004      	str	r0, [sp, #16]
 800e3a6:	e7ea      	b.n	800e37e <_dtoa_r+0xb3e>
 800e3a8:	08010200 	.word	0x08010200
 800e3ac:	08010224 	.word	0x08010224

0800e3b0 <__sflush_r>:
 800e3b0:	898a      	ldrh	r2, [r1, #12]
 800e3b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3b6:	4605      	mov	r5, r0
 800e3b8:	0710      	lsls	r0, r2, #28
 800e3ba:	460c      	mov	r4, r1
 800e3bc:	d458      	bmi.n	800e470 <__sflush_r+0xc0>
 800e3be:	684b      	ldr	r3, [r1, #4]
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	dc05      	bgt.n	800e3d0 <__sflush_r+0x20>
 800e3c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	dc02      	bgt.n	800e3d0 <__sflush_r+0x20>
 800e3ca:	2000      	movs	r0, #0
 800e3cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e3d2:	2e00      	cmp	r6, #0
 800e3d4:	d0f9      	beq.n	800e3ca <__sflush_r+0x1a>
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e3dc:	682f      	ldr	r7, [r5, #0]
 800e3de:	6a21      	ldr	r1, [r4, #32]
 800e3e0:	602b      	str	r3, [r5, #0]
 800e3e2:	d032      	beq.n	800e44a <__sflush_r+0x9a>
 800e3e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e3e6:	89a3      	ldrh	r3, [r4, #12]
 800e3e8:	075a      	lsls	r2, r3, #29
 800e3ea:	d505      	bpl.n	800e3f8 <__sflush_r+0x48>
 800e3ec:	6863      	ldr	r3, [r4, #4]
 800e3ee:	1ac0      	subs	r0, r0, r3
 800e3f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e3f2:	b10b      	cbz	r3, 800e3f8 <__sflush_r+0x48>
 800e3f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e3f6:	1ac0      	subs	r0, r0, r3
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	4602      	mov	r2, r0
 800e3fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e3fe:	6a21      	ldr	r1, [r4, #32]
 800e400:	4628      	mov	r0, r5
 800e402:	47b0      	blx	r6
 800e404:	1c43      	adds	r3, r0, #1
 800e406:	89a3      	ldrh	r3, [r4, #12]
 800e408:	d106      	bne.n	800e418 <__sflush_r+0x68>
 800e40a:	6829      	ldr	r1, [r5, #0]
 800e40c:	291d      	cmp	r1, #29
 800e40e:	d848      	bhi.n	800e4a2 <__sflush_r+0xf2>
 800e410:	4a29      	ldr	r2, [pc, #164]	; (800e4b8 <__sflush_r+0x108>)
 800e412:	40ca      	lsrs	r2, r1
 800e414:	07d6      	lsls	r6, r2, #31
 800e416:	d544      	bpl.n	800e4a2 <__sflush_r+0xf2>
 800e418:	2200      	movs	r2, #0
 800e41a:	6062      	str	r2, [r4, #4]
 800e41c:	04d9      	lsls	r1, r3, #19
 800e41e:	6922      	ldr	r2, [r4, #16]
 800e420:	6022      	str	r2, [r4, #0]
 800e422:	d504      	bpl.n	800e42e <__sflush_r+0x7e>
 800e424:	1c42      	adds	r2, r0, #1
 800e426:	d101      	bne.n	800e42c <__sflush_r+0x7c>
 800e428:	682b      	ldr	r3, [r5, #0]
 800e42a:	b903      	cbnz	r3, 800e42e <__sflush_r+0x7e>
 800e42c:	6560      	str	r0, [r4, #84]	; 0x54
 800e42e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e430:	602f      	str	r7, [r5, #0]
 800e432:	2900      	cmp	r1, #0
 800e434:	d0c9      	beq.n	800e3ca <__sflush_r+0x1a>
 800e436:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e43a:	4299      	cmp	r1, r3
 800e43c:	d002      	beq.n	800e444 <__sflush_r+0x94>
 800e43e:	4628      	mov	r0, r5
 800e440:	f000 fc9e 	bl	800ed80 <_free_r>
 800e444:	2000      	movs	r0, #0
 800e446:	6360      	str	r0, [r4, #52]	; 0x34
 800e448:	e7c0      	b.n	800e3cc <__sflush_r+0x1c>
 800e44a:	2301      	movs	r3, #1
 800e44c:	4628      	mov	r0, r5
 800e44e:	47b0      	blx	r6
 800e450:	1c41      	adds	r1, r0, #1
 800e452:	d1c8      	bne.n	800e3e6 <__sflush_r+0x36>
 800e454:	682b      	ldr	r3, [r5, #0]
 800e456:	2b00      	cmp	r3, #0
 800e458:	d0c5      	beq.n	800e3e6 <__sflush_r+0x36>
 800e45a:	2b1d      	cmp	r3, #29
 800e45c:	d001      	beq.n	800e462 <__sflush_r+0xb2>
 800e45e:	2b16      	cmp	r3, #22
 800e460:	d101      	bne.n	800e466 <__sflush_r+0xb6>
 800e462:	602f      	str	r7, [r5, #0]
 800e464:	e7b1      	b.n	800e3ca <__sflush_r+0x1a>
 800e466:	89a3      	ldrh	r3, [r4, #12]
 800e468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e46c:	81a3      	strh	r3, [r4, #12]
 800e46e:	e7ad      	b.n	800e3cc <__sflush_r+0x1c>
 800e470:	690f      	ldr	r7, [r1, #16]
 800e472:	2f00      	cmp	r7, #0
 800e474:	d0a9      	beq.n	800e3ca <__sflush_r+0x1a>
 800e476:	0793      	lsls	r3, r2, #30
 800e478:	680e      	ldr	r6, [r1, #0]
 800e47a:	bf08      	it	eq
 800e47c:	694b      	ldreq	r3, [r1, #20]
 800e47e:	600f      	str	r7, [r1, #0]
 800e480:	bf18      	it	ne
 800e482:	2300      	movne	r3, #0
 800e484:	eba6 0807 	sub.w	r8, r6, r7
 800e488:	608b      	str	r3, [r1, #8]
 800e48a:	f1b8 0f00 	cmp.w	r8, #0
 800e48e:	dd9c      	ble.n	800e3ca <__sflush_r+0x1a>
 800e490:	4643      	mov	r3, r8
 800e492:	463a      	mov	r2, r7
 800e494:	6a21      	ldr	r1, [r4, #32]
 800e496:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e498:	4628      	mov	r0, r5
 800e49a:	47b0      	blx	r6
 800e49c:	2800      	cmp	r0, #0
 800e49e:	dc06      	bgt.n	800e4ae <__sflush_r+0xfe>
 800e4a0:	89a3      	ldrh	r3, [r4, #12]
 800e4a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e4a6:	81a3      	strh	r3, [r4, #12]
 800e4a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e4ac:	e78e      	b.n	800e3cc <__sflush_r+0x1c>
 800e4ae:	4407      	add	r7, r0
 800e4b0:	eba8 0800 	sub.w	r8, r8, r0
 800e4b4:	e7e9      	b.n	800e48a <__sflush_r+0xda>
 800e4b6:	bf00      	nop
 800e4b8:	20400001 	.word	0x20400001

0800e4bc <_fflush_r>:
 800e4bc:	b538      	push	{r3, r4, r5, lr}
 800e4be:	690b      	ldr	r3, [r1, #16]
 800e4c0:	4605      	mov	r5, r0
 800e4c2:	460c      	mov	r4, r1
 800e4c4:	b1db      	cbz	r3, 800e4fe <_fflush_r+0x42>
 800e4c6:	b118      	cbz	r0, 800e4d0 <_fflush_r+0x14>
 800e4c8:	6983      	ldr	r3, [r0, #24]
 800e4ca:	b90b      	cbnz	r3, 800e4d0 <_fflush_r+0x14>
 800e4cc:	f000 f860 	bl	800e590 <__sinit>
 800e4d0:	4b0c      	ldr	r3, [pc, #48]	; (800e504 <_fflush_r+0x48>)
 800e4d2:	429c      	cmp	r4, r3
 800e4d4:	d109      	bne.n	800e4ea <_fflush_r+0x2e>
 800e4d6:	686c      	ldr	r4, [r5, #4]
 800e4d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4dc:	b17b      	cbz	r3, 800e4fe <_fflush_r+0x42>
 800e4de:	4621      	mov	r1, r4
 800e4e0:	4628      	mov	r0, r5
 800e4e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4e6:	f7ff bf63 	b.w	800e3b0 <__sflush_r>
 800e4ea:	4b07      	ldr	r3, [pc, #28]	; (800e508 <_fflush_r+0x4c>)
 800e4ec:	429c      	cmp	r4, r3
 800e4ee:	d101      	bne.n	800e4f4 <_fflush_r+0x38>
 800e4f0:	68ac      	ldr	r4, [r5, #8]
 800e4f2:	e7f1      	b.n	800e4d8 <_fflush_r+0x1c>
 800e4f4:	4b05      	ldr	r3, [pc, #20]	; (800e50c <_fflush_r+0x50>)
 800e4f6:	429c      	cmp	r4, r3
 800e4f8:	bf08      	it	eq
 800e4fa:	68ec      	ldreq	r4, [r5, #12]
 800e4fc:	e7ec      	b.n	800e4d8 <_fflush_r+0x1c>
 800e4fe:	2000      	movs	r0, #0
 800e500:	bd38      	pop	{r3, r4, r5, pc}
 800e502:	bf00      	nop
 800e504:	08010254 	.word	0x08010254
 800e508:	08010274 	.word	0x08010274
 800e50c:	08010234 	.word	0x08010234

0800e510 <std>:
 800e510:	2300      	movs	r3, #0
 800e512:	b510      	push	{r4, lr}
 800e514:	4604      	mov	r4, r0
 800e516:	e9c0 3300 	strd	r3, r3, [r0]
 800e51a:	6083      	str	r3, [r0, #8]
 800e51c:	8181      	strh	r1, [r0, #12]
 800e51e:	6643      	str	r3, [r0, #100]	; 0x64
 800e520:	81c2      	strh	r2, [r0, #14]
 800e522:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e526:	6183      	str	r3, [r0, #24]
 800e528:	4619      	mov	r1, r3
 800e52a:	2208      	movs	r2, #8
 800e52c:	305c      	adds	r0, #92	; 0x5c
 800e52e:	f7fe fb2d 	bl	800cb8c <memset>
 800e532:	4b05      	ldr	r3, [pc, #20]	; (800e548 <std+0x38>)
 800e534:	6263      	str	r3, [r4, #36]	; 0x24
 800e536:	4b05      	ldr	r3, [pc, #20]	; (800e54c <std+0x3c>)
 800e538:	62a3      	str	r3, [r4, #40]	; 0x28
 800e53a:	4b05      	ldr	r3, [pc, #20]	; (800e550 <std+0x40>)
 800e53c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e53e:	4b05      	ldr	r3, [pc, #20]	; (800e554 <std+0x44>)
 800e540:	6224      	str	r4, [r4, #32]
 800e542:	6323      	str	r3, [r4, #48]	; 0x30
 800e544:	bd10      	pop	{r4, pc}
 800e546:	bf00      	nop
 800e548:	0800f195 	.word	0x0800f195
 800e54c:	0800f1b7 	.word	0x0800f1b7
 800e550:	0800f1ef 	.word	0x0800f1ef
 800e554:	0800f213 	.word	0x0800f213

0800e558 <_cleanup_r>:
 800e558:	4901      	ldr	r1, [pc, #4]	; (800e560 <_cleanup_r+0x8>)
 800e55a:	f000 b885 	b.w	800e668 <_fwalk_reent>
 800e55e:	bf00      	nop
 800e560:	0800e4bd 	.word	0x0800e4bd

0800e564 <__sfmoreglue>:
 800e564:	b570      	push	{r4, r5, r6, lr}
 800e566:	1e4a      	subs	r2, r1, #1
 800e568:	2568      	movs	r5, #104	; 0x68
 800e56a:	4355      	muls	r5, r2
 800e56c:	460e      	mov	r6, r1
 800e56e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e572:	f000 fc53 	bl	800ee1c <_malloc_r>
 800e576:	4604      	mov	r4, r0
 800e578:	b140      	cbz	r0, 800e58c <__sfmoreglue+0x28>
 800e57a:	2100      	movs	r1, #0
 800e57c:	e9c0 1600 	strd	r1, r6, [r0]
 800e580:	300c      	adds	r0, #12
 800e582:	60a0      	str	r0, [r4, #8]
 800e584:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e588:	f7fe fb00 	bl	800cb8c <memset>
 800e58c:	4620      	mov	r0, r4
 800e58e:	bd70      	pop	{r4, r5, r6, pc}

0800e590 <__sinit>:
 800e590:	6983      	ldr	r3, [r0, #24]
 800e592:	b510      	push	{r4, lr}
 800e594:	4604      	mov	r4, r0
 800e596:	bb33      	cbnz	r3, 800e5e6 <__sinit+0x56>
 800e598:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800e59c:	6503      	str	r3, [r0, #80]	; 0x50
 800e59e:	4b12      	ldr	r3, [pc, #72]	; (800e5e8 <__sinit+0x58>)
 800e5a0:	4a12      	ldr	r2, [pc, #72]	; (800e5ec <__sinit+0x5c>)
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	6282      	str	r2, [r0, #40]	; 0x28
 800e5a6:	4298      	cmp	r0, r3
 800e5a8:	bf04      	itt	eq
 800e5aa:	2301      	moveq	r3, #1
 800e5ac:	6183      	streq	r3, [r0, #24]
 800e5ae:	f000 f81f 	bl	800e5f0 <__sfp>
 800e5b2:	6060      	str	r0, [r4, #4]
 800e5b4:	4620      	mov	r0, r4
 800e5b6:	f000 f81b 	bl	800e5f0 <__sfp>
 800e5ba:	60a0      	str	r0, [r4, #8]
 800e5bc:	4620      	mov	r0, r4
 800e5be:	f000 f817 	bl	800e5f0 <__sfp>
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	60e0      	str	r0, [r4, #12]
 800e5c6:	2104      	movs	r1, #4
 800e5c8:	6860      	ldr	r0, [r4, #4]
 800e5ca:	f7ff ffa1 	bl	800e510 <std>
 800e5ce:	2201      	movs	r2, #1
 800e5d0:	2109      	movs	r1, #9
 800e5d2:	68a0      	ldr	r0, [r4, #8]
 800e5d4:	f7ff ff9c 	bl	800e510 <std>
 800e5d8:	2202      	movs	r2, #2
 800e5da:	2112      	movs	r1, #18
 800e5dc:	68e0      	ldr	r0, [r4, #12]
 800e5de:	f7ff ff97 	bl	800e510 <std>
 800e5e2:	2301      	movs	r3, #1
 800e5e4:	61a3      	str	r3, [r4, #24]
 800e5e6:	bd10      	pop	{r4, pc}
 800e5e8:	080101ec 	.word	0x080101ec
 800e5ec:	0800e559 	.word	0x0800e559

0800e5f0 <__sfp>:
 800e5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5f2:	4b1b      	ldr	r3, [pc, #108]	; (800e660 <__sfp+0x70>)
 800e5f4:	681e      	ldr	r6, [r3, #0]
 800e5f6:	69b3      	ldr	r3, [r6, #24]
 800e5f8:	4607      	mov	r7, r0
 800e5fa:	b913      	cbnz	r3, 800e602 <__sfp+0x12>
 800e5fc:	4630      	mov	r0, r6
 800e5fe:	f7ff ffc7 	bl	800e590 <__sinit>
 800e602:	3648      	adds	r6, #72	; 0x48
 800e604:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e608:	3b01      	subs	r3, #1
 800e60a:	d503      	bpl.n	800e614 <__sfp+0x24>
 800e60c:	6833      	ldr	r3, [r6, #0]
 800e60e:	b133      	cbz	r3, 800e61e <__sfp+0x2e>
 800e610:	6836      	ldr	r6, [r6, #0]
 800e612:	e7f7      	b.n	800e604 <__sfp+0x14>
 800e614:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e618:	b16d      	cbz	r5, 800e636 <__sfp+0x46>
 800e61a:	3468      	adds	r4, #104	; 0x68
 800e61c:	e7f4      	b.n	800e608 <__sfp+0x18>
 800e61e:	2104      	movs	r1, #4
 800e620:	4638      	mov	r0, r7
 800e622:	f7ff ff9f 	bl	800e564 <__sfmoreglue>
 800e626:	6030      	str	r0, [r6, #0]
 800e628:	2800      	cmp	r0, #0
 800e62a:	d1f1      	bne.n	800e610 <__sfp+0x20>
 800e62c:	230c      	movs	r3, #12
 800e62e:	603b      	str	r3, [r7, #0]
 800e630:	4604      	mov	r4, r0
 800e632:	4620      	mov	r0, r4
 800e634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e636:	4b0b      	ldr	r3, [pc, #44]	; (800e664 <__sfp+0x74>)
 800e638:	6665      	str	r5, [r4, #100]	; 0x64
 800e63a:	e9c4 5500 	strd	r5, r5, [r4]
 800e63e:	60a5      	str	r5, [r4, #8]
 800e640:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800e644:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800e648:	2208      	movs	r2, #8
 800e64a:	4629      	mov	r1, r5
 800e64c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e650:	f7fe fa9c 	bl	800cb8c <memset>
 800e654:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e658:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e65c:	e7e9      	b.n	800e632 <__sfp+0x42>
 800e65e:	bf00      	nop
 800e660:	080101ec 	.word	0x080101ec
 800e664:	ffff0001 	.word	0xffff0001

0800e668 <_fwalk_reent>:
 800e668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e66c:	4680      	mov	r8, r0
 800e66e:	4689      	mov	r9, r1
 800e670:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e674:	2600      	movs	r6, #0
 800e676:	b914      	cbnz	r4, 800e67e <_fwalk_reent+0x16>
 800e678:	4630      	mov	r0, r6
 800e67a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e67e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800e682:	3f01      	subs	r7, #1
 800e684:	d501      	bpl.n	800e68a <_fwalk_reent+0x22>
 800e686:	6824      	ldr	r4, [r4, #0]
 800e688:	e7f5      	b.n	800e676 <_fwalk_reent+0xe>
 800e68a:	89ab      	ldrh	r3, [r5, #12]
 800e68c:	2b01      	cmp	r3, #1
 800e68e:	d907      	bls.n	800e6a0 <_fwalk_reent+0x38>
 800e690:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e694:	3301      	adds	r3, #1
 800e696:	d003      	beq.n	800e6a0 <_fwalk_reent+0x38>
 800e698:	4629      	mov	r1, r5
 800e69a:	4640      	mov	r0, r8
 800e69c:	47c8      	blx	r9
 800e69e:	4306      	orrs	r6, r0
 800e6a0:	3568      	adds	r5, #104	; 0x68
 800e6a2:	e7ee      	b.n	800e682 <_fwalk_reent+0x1a>

0800e6a4 <_localeconv_r>:
 800e6a4:	4b04      	ldr	r3, [pc, #16]	; (800e6b8 <_localeconv_r+0x14>)
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	6a18      	ldr	r0, [r3, #32]
 800e6aa:	4b04      	ldr	r3, [pc, #16]	; (800e6bc <_localeconv_r+0x18>)
 800e6ac:	2800      	cmp	r0, #0
 800e6ae:	bf08      	it	eq
 800e6b0:	4618      	moveq	r0, r3
 800e6b2:	30f0      	adds	r0, #240	; 0xf0
 800e6b4:	4770      	bx	lr
 800e6b6:	bf00      	nop
 800e6b8:	20001ce8 	.word	0x20001ce8
 800e6bc:	20001d4c 	.word	0x20001d4c

0800e6c0 <__swhatbuf_r>:
 800e6c0:	b570      	push	{r4, r5, r6, lr}
 800e6c2:	460e      	mov	r6, r1
 800e6c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6c8:	2900      	cmp	r1, #0
 800e6ca:	b096      	sub	sp, #88	; 0x58
 800e6cc:	4614      	mov	r4, r2
 800e6ce:	461d      	mov	r5, r3
 800e6d0:	da07      	bge.n	800e6e2 <__swhatbuf_r+0x22>
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	602b      	str	r3, [r5, #0]
 800e6d6:	89b3      	ldrh	r3, [r6, #12]
 800e6d8:	061a      	lsls	r2, r3, #24
 800e6da:	d410      	bmi.n	800e6fe <__swhatbuf_r+0x3e>
 800e6dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6e0:	e00e      	b.n	800e700 <__swhatbuf_r+0x40>
 800e6e2:	466a      	mov	r2, sp
 800e6e4:	f000 fdbc 	bl	800f260 <_fstat_r>
 800e6e8:	2800      	cmp	r0, #0
 800e6ea:	dbf2      	blt.n	800e6d2 <__swhatbuf_r+0x12>
 800e6ec:	9a01      	ldr	r2, [sp, #4]
 800e6ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e6f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e6f6:	425a      	negs	r2, r3
 800e6f8:	415a      	adcs	r2, r3
 800e6fa:	602a      	str	r2, [r5, #0]
 800e6fc:	e7ee      	b.n	800e6dc <__swhatbuf_r+0x1c>
 800e6fe:	2340      	movs	r3, #64	; 0x40
 800e700:	2000      	movs	r0, #0
 800e702:	6023      	str	r3, [r4, #0]
 800e704:	b016      	add	sp, #88	; 0x58
 800e706:	bd70      	pop	{r4, r5, r6, pc}

0800e708 <__smakebuf_r>:
 800e708:	898b      	ldrh	r3, [r1, #12]
 800e70a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e70c:	079d      	lsls	r5, r3, #30
 800e70e:	4606      	mov	r6, r0
 800e710:	460c      	mov	r4, r1
 800e712:	d507      	bpl.n	800e724 <__smakebuf_r+0x1c>
 800e714:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e718:	6023      	str	r3, [r4, #0]
 800e71a:	6123      	str	r3, [r4, #16]
 800e71c:	2301      	movs	r3, #1
 800e71e:	6163      	str	r3, [r4, #20]
 800e720:	b002      	add	sp, #8
 800e722:	bd70      	pop	{r4, r5, r6, pc}
 800e724:	ab01      	add	r3, sp, #4
 800e726:	466a      	mov	r2, sp
 800e728:	f7ff ffca 	bl	800e6c0 <__swhatbuf_r>
 800e72c:	9900      	ldr	r1, [sp, #0]
 800e72e:	4605      	mov	r5, r0
 800e730:	4630      	mov	r0, r6
 800e732:	f000 fb73 	bl	800ee1c <_malloc_r>
 800e736:	b948      	cbnz	r0, 800e74c <__smakebuf_r+0x44>
 800e738:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e73c:	059a      	lsls	r2, r3, #22
 800e73e:	d4ef      	bmi.n	800e720 <__smakebuf_r+0x18>
 800e740:	f023 0303 	bic.w	r3, r3, #3
 800e744:	f043 0302 	orr.w	r3, r3, #2
 800e748:	81a3      	strh	r3, [r4, #12]
 800e74a:	e7e3      	b.n	800e714 <__smakebuf_r+0xc>
 800e74c:	4b0d      	ldr	r3, [pc, #52]	; (800e784 <__smakebuf_r+0x7c>)
 800e74e:	62b3      	str	r3, [r6, #40]	; 0x28
 800e750:	89a3      	ldrh	r3, [r4, #12]
 800e752:	6020      	str	r0, [r4, #0]
 800e754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e758:	81a3      	strh	r3, [r4, #12]
 800e75a:	9b00      	ldr	r3, [sp, #0]
 800e75c:	6163      	str	r3, [r4, #20]
 800e75e:	9b01      	ldr	r3, [sp, #4]
 800e760:	6120      	str	r0, [r4, #16]
 800e762:	b15b      	cbz	r3, 800e77c <__smakebuf_r+0x74>
 800e764:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e768:	4630      	mov	r0, r6
 800e76a:	f000 fd8b 	bl	800f284 <_isatty_r>
 800e76e:	b128      	cbz	r0, 800e77c <__smakebuf_r+0x74>
 800e770:	89a3      	ldrh	r3, [r4, #12]
 800e772:	f023 0303 	bic.w	r3, r3, #3
 800e776:	f043 0301 	orr.w	r3, r3, #1
 800e77a:	81a3      	strh	r3, [r4, #12]
 800e77c:	89a3      	ldrh	r3, [r4, #12]
 800e77e:	431d      	orrs	r5, r3
 800e780:	81a5      	strh	r5, [r4, #12]
 800e782:	e7cd      	b.n	800e720 <__smakebuf_r+0x18>
 800e784:	0800e559 	.word	0x0800e559

0800e788 <malloc>:
 800e788:	4b02      	ldr	r3, [pc, #8]	; (800e794 <malloc+0xc>)
 800e78a:	4601      	mov	r1, r0
 800e78c:	6818      	ldr	r0, [r3, #0]
 800e78e:	f000 bb45 	b.w	800ee1c <_malloc_r>
 800e792:	bf00      	nop
 800e794:	20001ce8 	.word	0x20001ce8

0800e798 <memcpy>:
 800e798:	b510      	push	{r4, lr}
 800e79a:	1e43      	subs	r3, r0, #1
 800e79c:	440a      	add	r2, r1
 800e79e:	4291      	cmp	r1, r2
 800e7a0:	d100      	bne.n	800e7a4 <memcpy+0xc>
 800e7a2:	bd10      	pop	{r4, pc}
 800e7a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e7a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e7ac:	e7f7      	b.n	800e79e <memcpy+0x6>

0800e7ae <_Balloc>:
 800e7ae:	b570      	push	{r4, r5, r6, lr}
 800e7b0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e7b2:	4604      	mov	r4, r0
 800e7b4:	460e      	mov	r6, r1
 800e7b6:	b93d      	cbnz	r5, 800e7c8 <_Balloc+0x1a>
 800e7b8:	2010      	movs	r0, #16
 800e7ba:	f7ff ffe5 	bl	800e788 <malloc>
 800e7be:	6260      	str	r0, [r4, #36]	; 0x24
 800e7c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e7c4:	6005      	str	r5, [r0, #0]
 800e7c6:	60c5      	str	r5, [r0, #12]
 800e7c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e7ca:	68eb      	ldr	r3, [r5, #12]
 800e7cc:	b183      	cbz	r3, 800e7f0 <_Balloc+0x42>
 800e7ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e7d0:	68db      	ldr	r3, [r3, #12]
 800e7d2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e7d6:	b9b8      	cbnz	r0, 800e808 <_Balloc+0x5a>
 800e7d8:	2101      	movs	r1, #1
 800e7da:	fa01 f506 	lsl.w	r5, r1, r6
 800e7de:	1d6a      	adds	r2, r5, #5
 800e7e0:	0092      	lsls	r2, r2, #2
 800e7e2:	4620      	mov	r0, r4
 800e7e4:	f000 fabe 	bl	800ed64 <_calloc_r>
 800e7e8:	b160      	cbz	r0, 800e804 <_Balloc+0x56>
 800e7ea:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e7ee:	e00e      	b.n	800e80e <_Balloc+0x60>
 800e7f0:	2221      	movs	r2, #33	; 0x21
 800e7f2:	2104      	movs	r1, #4
 800e7f4:	4620      	mov	r0, r4
 800e7f6:	f000 fab5 	bl	800ed64 <_calloc_r>
 800e7fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e7fc:	60e8      	str	r0, [r5, #12]
 800e7fe:	68db      	ldr	r3, [r3, #12]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d1e4      	bne.n	800e7ce <_Balloc+0x20>
 800e804:	2000      	movs	r0, #0
 800e806:	bd70      	pop	{r4, r5, r6, pc}
 800e808:	6802      	ldr	r2, [r0, #0]
 800e80a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e80e:	2300      	movs	r3, #0
 800e810:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e814:	e7f7      	b.n	800e806 <_Balloc+0x58>

0800e816 <_Bfree>:
 800e816:	b570      	push	{r4, r5, r6, lr}
 800e818:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e81a:	4606      	mov	r6, r0
 800e81c:	460d      	mov	r5, r1
 800e81e:	b93c      	cbnz	r4, 800e830 <_Bfree+0x1a>
 800e820:	2010      	movs	r0, #16
 800e822:	f7ff ffb1 	bl	800e788 <malloc>
 800e826:	6270      	str	r0, [r6, #36]	; 0x24
 800e828:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e82c:	6004      	str	r4, [r0, #0]
 800e82e:	60c4      	str	r4, [r0, #12]
 800e830:	b13d      	cbz	r5, 800e842 <_Bfree+0x2c>
 800e832:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e834:	686a      	ldr	r2, [r5, #4]
 800e836:	68db      	ldr	r3, [r3, #12]
 800e838:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e83c:	6029      	str	r1, [r5, #0]
 800e83e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e842:	bd70      	pop	{r4, r5, r6, pc}

0800e844 <__multadd>:
 800e844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e848:	690d      	ldr	r5, [r1, #16]
 800e84a:	461f      	mov	r7, r3
 800e84c:	4606      	mov	r6, r0
 800e84e:	460c      	mov	r4, r1
 800e850:	f101 0c14 	add.w	ip, r1, #20
 800e854:	2300      	movs	r3, #0
 800e856:	f8dc 0000 	ldr.w	r0, [ip]
 800e85a:	b281      	uxth	r1, r0
 800e85c:	fb02 7101 	mla	r1, r2, r1, r7
 800e860:	0c0f      	lsrs	r7, r1, #16
 800e862:	0c00      	lsrs	r0, r0, #16
 800e864:	fb02 7000 	mla	r0, r2, r0, r7
 800e868:	b289      	uxth	r1, r1
 800e86a:	3301      	adds	r3, #1
 800e86c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e870:	429d      	cmp	r5, r3
 800e872:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e876:	f84c 1b04 	str.w	r1, [ip], #4
 800e87a:	dcec      	bgt.n	800e856 <__multadd+0x12>
 800e87c:	b1d7      	cbz	r7, 800e8b4 <__multadd+0x70>
 800e87e:	68a3      	ldr	r3, [r4, #8]
 800e880:	42ab      	cmp	r3, r5
 800e882:	dc12      	bgt.n	800e8aa <__multadd+0x66>
 800e884:	6861      	ldr	r1, [r4, #4]
 800e886:	4630      	mov	r0, r6
 800e888:	3101      	adds	r1, #1
 800e88a:	f7ff ff90 	bl	800e7ae <_Balloc>
 800e88e:	6922      	ldr	r2, [r4, #16]
 800e890:	3202      	adds	r2, #2
 800e892:	f104 010c 	add.w	r1, r4, #12
 800e896:	4680      	mov	r8, r0
 800e898:	0092      	lsls	r2, r2, #2
 800e89a:	300c      	adds	r0, #12
 800e89c:	f7ff ff7c 	bl	800e798 <memcpy>
 800e8a0:	4621      	mov	r1, r4
 800e8a2:	4630      	mov	r0, r6
 800e8a4:	f7ff ffb7 	bl	800e816 <_Bfree>
 800e8a8:	4644      	mov	r4, r8
 800e8aa:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e8ae:	3501      	adds	r5, #1
 800e8b0:	615f      	str	r7, [r3, #20]
 800e8b2:	6125      	str	r5, [r4, #16]
 800e8b4:	4620      	mov	r0, r4
 800e8b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e8ba <__hi0bits>:
 800e8ba:	0c02      	lsrs	r2, r0, #16
 800e8bc:	0412      	lsls	r2, r2, #16
 800e8be:	4603      	mov	r3, r0
 800e8c0:	b9b2      	cbnz	r2, 800e8f0 <__hi0bits+0x36>
 800e8c2:	0403      	lsls	r3, r0, #16
 800e8c4:	2010      	movs	r0, #16
 800e8c6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e8ca:	bf04      	itt	eq
 800e8cc:	021b      	lsleq	r3, r3, #8
 800e8ce:	3008      	addeq	r0, #8
 800e8d0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e8d4:	bf04      	itt	eq
 800e8d6:	011b      	lsleq	r3, r3, #4
 800e8d8:	3004      	addeq	r0, #4
 800e8da:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e8de:	bf04      	itt	eq
 800e8e0:	009b      	lsleq	r3, r3, #2
 800e8e2:	3002      	addeq	r0, #2
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	db06      	blt.n	800e8f6 <__hi0bits+0x3c>
 800e8e8:	005b      	lsls	r3, r3, #1
 800e8ea:	d503      	bpl.n	800e8f4 <__hi0bits+0x3a>
 800e8ec:	3001      	adds	r0, #1
 800e8ee:	4770      	bx	lr
 800e8f0:	2000      	movs	r0, #0
 800e8f2:	e7e8      	b.n	800e8c6 <__hi0bits+0xc>
 800e8f4:	2020      	movs	r0, #32
 800e8f6:	4770      	bx	lr

0800e8f8 <__lo0bits>:
 800e8f8:	6803      	ldr	r3, [r0, #0]
 800e8fa:	f013 0207 	ands.w	r2, r3, #7
 800e8fe:	4601      	mov	r1, r0
 800e900:	d00b      	beq.n	800e91a <__lo0bits+0x22>
 800e902:	07da      	lsls	r2, r3, #31
 800e904:	d423      	bmi.n	800e94e <__lo0bits+0x56>
 800e906:	0798      	lsls	r0, r3, #30
 800e908:	bf49      	itett	mi
 800e90a:	085b      	lsrmi	r3, r3, #1
 800e90c:	089b      	lsrpl	r3, r3, #2
 800e90e:	2001      	movmi	r0, #1
 800e910:	600b      	strmi	r3, [r1, #0]
 800e912:	bf5c      	itt	pl
 800e914:	600b      	strpl	r3, [r1, #0]
 800e916:	2002      	movpl	r0, #2
 800e918:	4770      	bx	lr
 800e91a:	b298      	uxth	r0, r3
 800e91c:	b9a8      	cbnz	r0, 800e94a <__lo0bits+0x52>
 800e91e:	0c1b      	lsrs	r3, r3, #16
 800e920:	2010      	movs	r0, #16
 800e922:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e926:	bf04      	itt	eq
 800e928:	0a1b      	lsreq	r3, r3, #8
 800e92a:	3008      	addeq	r0, #8
 800e92c:	071a      	lsls	r2, r3, #28
 800e92e:	bf04      	itt	eq
 800e930:	091b      	lsreq	r3, r3, #4
 800e932:	3004      	addeq	r0, #4
 800e934:	079a      	lsls	r2, r3, #30
 800e936:	bf04      	itt	eq
 800e938:	089b      	lsreq	r3, r3, #2
 800e93a:	3002      	addeq	r0, #2
 800e93c:	07da      	lsls	r2, r3, #31
 800e93e:	d402      	bmi.n	800e946 <__lo0bits+0x4e>
 800e940:	085b      	lsrs	r3, r3, #1
 800e942:	d006      	beq.n	800e952 <__lo0bits+0x5a>
 800e944:	3001      	adds	r0, #1
 800e946:	600b      	str	r3, [r1, #0]
 800e948:	4770      	bx	lr
 800e94a:	4610      	mov	r0, r2
 800e94c:	e7e9      	b.n	800e922 <__lo0bits+0x2a>
 800e94e:	2000      	movs	r0, #0
 800e950:	4770      	bx	lr
 800e952:	2020      	movs	r0, #32
 800e954:	4770      	bx	lr

0800e956 <__i2b>:
 800e956:	b510      	push	{r4, lr}
 800e958:	460c      	mov	r4, r1
 800e95a:	2101      	movs	r1, #1
 800e95c:	f7ff ff27 	bl	800e7ae <_Balloc>
 800e960:	2201      	movs	r2, #1
 800e962:	6144      	str	r4, [r0, #20]
 800e964:	6102      	str	r2, [r0, #16]
 800e966:	bd10      	pop	{r4, pc}

0800e968 <__multiply>:
 800e968:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e96c:	4614      	mov	r4, r2
 800e96e:	690a      	ldr	r2, [r1, #16]
 800e970:	6923      	ldr	r3, [r4, #16]
 800e972:	429a      	cmp	r2, r3
 800e974:	bfb8      	it	lt
 800e976:	460b      	movlt	r3, r1
 800e978:	4688      	mov	r8, r1
 800e97a:	bfbc      	itt	lt
 800e97c:	46a0      	movlt	r8, r4
 800e97e:	461c      	movlt	r4, r3
 800e980:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e984:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e988:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e98c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e990:	eb07 0609 	add.w	r6, r7, r9
 800e994:	42b3      	cmp	r3, r6
 800e996:	bfb8      	it	lt
 800e998:	3101      	addlt	r1, #1
 800e99a:	f7ff ff08 	bl	800e7ae <_Balloc>
 800e99e:	f100 0514 	add.w	r5, r0, #20
 800e9a2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e9a6:	462b      	mov	r3, r5
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	4573      	cmp	r3, lr
 800e9ac:	d316      	bcc.n	800e9dc <__multiply+0x74>
 800e9ae:	f104 0214 	add.w	r2, r4, #20
 800e9b2:	f108 0114 	add.w	r1, r8, #20
 800e9b6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e9ba:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e9be:	9300      	str	r3, [sp, #0]
 800e9c0:	9b00      	ldr	r3, [sp, #0]
 800e9c2:	9201      	str	r2, [sp, #4]
 800e9c4:	4293      	cmp	r3, r2
 800e9c6:	d80c      	bhi.n	800e9e2 <__multiply+0x7a>
 800e9c8:	2e00      	cmp	r6, #0
 800e9ca:	dd03      	ble.n	800e9d4 <__multiply+0x6c>
 800e9cc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d05d      	beq.n	800ea90 <__multiply+0x128>
 800e9d4:	6106      	str	r6, [r0, #16]
 800e9d6:	b003      	add	sp, #12
 800e9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9dc:	f843 2b04 	str.w	r2, [r3], #4
 800e9e0:	e7e3      	b.n	800e9aa <__multiply+0x42>
 800e9e2:	f8b2 b000 	ldrh.w	fp, [r2]
 800e9e6:	f1bb 0f00 	cmp.w	fp, #0
 800e9ea:	d023      	beq.n	800ea34 <__multiply+0xcc>
 800e9ec:	4689      	mov	r9, r1
 800e9ee:	46ac      	mov	ip, r5
 800e9f0:	f04f 0800 	mov.w	r8, #0
 800e9f4:	f859 4b04 	ldr.w	r4, [r9], #4
 800e9f8:	f8dc a000 	ldr.w	sl, [ip]
 800e9fc:	b2a3      	uxth	r3, r4
 800e9fe:	fa1f fa8a 	uxth.w	sl, sl
 800ea02:	fb0b a303 	mla	r3, fp, r3, sl
 800ea06:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ea0a:	f8dc 4000 	ldr.w	r4, [ip]
 800ea0e:	4443      	add	r3, r8
 800ea10:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ea14:	fb0b 840a 	mla	r4, fp, sl, r8
 800ea18:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ea1c:	46e2      	mov	sl, ip
 800ea1e:	b29b      	uxth	r3, r3
 800ea20:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ea24:	454f      	cmp	r7, r9
 800ea26:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ea2a:	f84a 3b04 	str.w	r3, [sl], #4
 800ea2e:	d82b      	bhi.n	800ea88 <__multiply+0x120>
 800ea30:	f8cc 8004 	str.w	r8, [ip, #4]
 800ea34:	9b01      	ldr	r3, [sp, #4]
 800ea36:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800ea3a:	3204      	adds	r2, #4
 800ea3c:	f1ba 0f00 	cmp.w	sl, #0
 800ea40:	d020      	beq.n	800ea84 <__multiply+0x11c>
 800ea42:	682b      	ldr	r3, [r5, #0]
 800ea44:	4689      	mov	r9, r1
 800ea46:	46a8      	mov	r8, r5
 800ea48:	f04f 0b00 	mov.w	fp, #0
 800ea4c:	f8b9 c000 	ldrh.w	ip, [r9]
 800ea50:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ea54:	fb0a 440c 	mla	r4, sl, ip, r4
 800ea58:	445c      	add	r4, fp
 800ea5a:	46c4      	mov	ip, r8
 800ea5c:	b29b      	uxth	r3, r3
 800ea5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ea62:	f84c 3b04 	str.w	r3, [ip], #4
 800ea66:	f859 3b04 	ldr.w	r3, [r9], #4
 800ea6a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ea6e:	0c1b      	lsrs	r3, r3, #16
 800ea70:	fb0a b303 	mla	r3, sl, r3, fp
 800ea74:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ea78:	454f      	cmp	r7, r9
 800ea7a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ea7e:	d805      	bhi.n	800ea8c <__multiply+0x124>
 800ea80:	f8c8 3004 	str.w	r3, [r8, #4]
 800ea84:	3504      	adds	r5, #4
 800ea86:	e79b      	b.n	800e9c0 <__multiply+0x58>
 800ea88:	46d4      	mov	ip, sl
 800ea8a:	e7b3      	b.n	800e9f4 <__multiply+0x8c>
 800ea8c:	46e0      	mov	r8, ip
 800ea8e:	e7dd      	b.n	800ea4c <__multiply+0xe4>
 800ea90:	3e01      	subs	r6, #1
 800ea92:	e799      	b.n	800e9c8 <__multiply+0x60>

0800ea94 <__pow5mult>:
 800ea94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea98:	4615      	mov	r5, r2
 800ea9a:	f012 0203 	ands.w	r2, r2, #3
 800ea9e:	4606      	mov	r6, r0
 800eaa0:	460f      	mov	r7, r1
 800eaa2:	d007      	beq.n	800eab4 <__pow5mult+0x20>
 800eaa4:	3a01      	subs	r2, #1
 800eaa6:	4c21      	ldr	r4, [pc, #132]	; (800eb2c <__pow5mult+0x98>)
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eaae:	f7ff fec9 	bl	800e844 <__multadd>
 800eab2:	4607      	mov	r7, r0
 800eab4:	10ad      	asrs	r5, r5, #2
 800eab6:	d035      	beq.n	800eb24 <__pow5mult+0x90>
 800eab8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800eaba:	b93c      	cbnz	r4, 800eacc <__pow5mult+0x38>
 800eabc:	2010      	movs	r0, #16
 800eabe:	f7ff fe63 	bl	800e788 <malloc>
 800eac2:	6270      	str	r0, [r6, #36]	; 0x24
 800eac4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eac8:	6004      	str	r4, [r0, #0]
 800eaca:	60c4      	str	r4, [r0, #12]
 800eacc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ead0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ead4:	b94c      	cbnz	r4, 800eaea <__pow5mult+0x56>
 800ead6:	f240 2171 	movw	r1, #625	; 0x271
 800eada:	4630      	mov	r0, r6
 800eadc:	f7ff ff3b 	bl	800e956 <__i2b>
 800eae0:	2300      	movs	r3, #0
 800eae2:	f8c8 0008 	str.w	r0, [r8, #8]
 800eae6:	4604      	mov	r4, r0
 800eae8:	6003      	str	r3, [r0, #0]
 800eaea:	f04f 0800 	mov.w	r8, #0
 800eaee:	07eb      	lsls	r3, r5, #31
 800eaf0:	d50a      	bpl.n	800eb08 <__pow5mult+0x74>
 800eaf2:	4639      	mov	r1, r7
 800eaf4:	4622      	mov	r2, r4
 800eaf6:	4630      	mov	r0, r6
 800eaf8:	f7ff ff36 	bl	800e968 <__multiply>
 800eafc:	4639      	mov	r1, r7
 800eafe:	4681      	mov	r9, r0
 800eb00:	4630      	mov	r0, r6
 800eb02:	f7ff fe88 	bl	800e816 <_Bfree>
 800eb06:	464f      	mov	r7, r9
 800eb08:	106d      	asrs	r5, r5, #1
 800eb0a:	d00b      	beq.n	800eb24 <__pow5mult+0x90>
 800eb0c:	6820      	ldr	r0, [r4, #0]
 800eb0e:	b938      	cbnz	r0, 800eb20 <__pow5mult+0x8c>
 800eb10:	4622      	mov	r2, r4
 800eb12:	4621      	mov	r1, r4
 800eb14:	4630      	mov	r0, r6
 800eb16:	f7ff ff27 	bl	800e968 <__multiply>
 800eb1a:	6020      	str	r0, [r4, #0]
 800eb1c:	f8c0 8000 	str.w	r8, [r0]
 800eb20:	4604      	mov	r4, r0
 800eb22:	e7e4      	b.n	800eaee <__pow5mult+0x5a>
 800eb24:	4638      	mov	r0, r7
 800eb26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb2a:	bf00      	nop
 800eb2c:	08010388 	.word	0x08010388

0800eb30 <__lshift>:
 800eb30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb34:	460c      	mov	r4, r1
 800eb36:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eb3a:	6923      	ldr	r3, [r4, #16]
 800eb3c:	6849      	ldr	r1, [r1, #4]
 800eb3e:	eb0a 0903 	add.w	r9, sl, r3
 800eb42:	68a3      	ldr	r3, [r4, #8]
 800eb44:	4607      	mov	r7, r0
 800eb46:	4616      	mov	r6, r2
 800eb48:	f109 0501 	add.w	r5, r9, #1
 800eb4c:	42ab      	cmp	r3, r5
 800eb4e:	db32      	blt.n	800ebb6 <__lshift+0x86>
 800eb50:	4638      	mov	r0, r7
 800eb52:	f7ff fe2c 	bl	800e7ae <_Balloc>
 800eb56:	2300      	movs	r3, #0
 800eb58:	4680      	mov	r8, r0
 800eb5a:	f100 0114 	add.w	r1, r0, #20
 800eb5e:	461a      	mov	r2, r3
 800eb60:	4553      	cmp	r3, sl
 800eb62:	db2b      	blt.n	800ebbc <__lshift+0x8c>
 800eb64:	6920      	ldr	r0, [r4, #16]
 800eb66:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eb6a:	f104 0314 	add.w	r3, r4, #20
 800eb6e:	f016 021f 	ands.w	r2, r6, #31
 800eb72:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eb76:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800eb7a:	d025      	beq.n	800ebc8 <__lshift+0x98>
 800eb7c:	f1c2 0e20 	rsb	lr, r2, #32
 800eb80:	2000      	movs	r0, #0
 800eb82:	681e      	ldr	r6, [r3, #0]
 800eb84:	468a      	mov	sl, r1
 800eb86:	4096      	lsls	r6, r2
 800eb88:	4330      	orrs	r0, r6
 800eb8a:	f84a 0b04 	str.w	r0, [sl], #4
 800eb8e:	f853 0b04 	ldr.w	r0, [r3], #4
 800eb92:	459c      	cmp	ip, r3
 800eb94:	fa20 f00e 	lsr.w	r0, r0, lr
 800eb98:	d814      	bhi.n	800ebc4 <__lshift+0x94>
 800eb9a:	6048      	str	r0, [r1, #4]
 800eb9c:	b108      	cbz	r0, 800eba2 <__lshift+0x72>
 800eb9e:	f109 0502 	add.w	r5, r9, #2
 800eba2:	3d01      	subs	r5, #1
 800eba4:	4638      	mov	r0, r7
 800eba6:	f8c8 5010 	str.w	r5, [r8, #16]
 800ebaa:	4621      	mov	r1, r4
 800ebac:	f7ff fe33 	bl	800e816 <_Bfree>
 800ebb0:	4640      	mov	r0, r8
 800ebb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebb6:	3101      	adds	r1, #1
 800ebb8:	005b      	lsls	r3, r3, #1
 800ebba:	e7c7      	b.n	800eb4c <__lshift+0x1c>
 800ebbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ebc0:	3301      	adds	r3, #1
 800ebc2:	e7cd      	b.n	800eb60 <__lshift+0x30>
 800ebc4:	4651      	mov	r1, sl
 800ebc6:	e7dc      	b.n	800eb82 <__lshift+0x52>
 800ebc8:	3904      	subs	r1, #4
 800ebca:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebce:	f841 2f04 	str.w	r2, [r1, #4]!
 800ebd2:	459c      	cmp	ip, r3
 800ebd4:	d8f9      	bhi.n	800ebca <__lshift+0x9a>
 800ebd6:	e7e4      	b.n	800eba2 <__lshift+0x72>

0800ebd8 <__mcmp>:
 800ebd8:	6903      	ldr	r3, [r0, #16]
 800ebda:	690a      	ldr	r2, [r1, #16]
 800ebdc:	1a9b      	subs	r3, r3, r2
 800ebde:	b530      	push	{r4, r5, lr}
 800ebe0:	d10c      	bne.n	800ebfc <__mcmp+0x24>
 800ebe2:	0092      	lsls	r2, r2, #2
 800ebe4:	3014      	adds	r0, #20
 800ebe6:	3114      	adds	r1, #20
 800ebe8:	1884      	adds	r4, r0, r2
 800ebea:	4411      	add	r1, r2
 800ebec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ebf0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ebf4:	4295      	cmp	r5, r2
 800ebf6:	d003      	beq.n	800ec00 <__mcmp+0x28>
 800ebf8:	d305      	bcc.n	800ec06 <__mcmp+0x2e>
 800ebfa:	2301      	movs	r3, #1
 800ebfc:	4618      	mov	r0, r3
 800ebfe:	bd30      	pop	{r4, r5, pc}
 800ec00:	42a0      	cmp	r0, r4
 800ec02:	d3f3      	bcc.n	800ebec <__mcmp+0x14>
 800ec04:	e7fa      	b.n	800ebfc <__mcmp+0x24>
 800ec06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ec0a:	e7f7      	b.n	800ebfc <__mcmp+0x24>

0800ec0c <__mdiff>:
 800ec0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec10:	460d      	mov	r5, r1
 800ec12:	4607      	mov	r7, r0
 800ec14:	4611      	mov	r1, r2
 800ec16:	4628      	mov	r0, r5
 800ec18:	4614      	mov	r4, r2
 800ec1a:	f7ff ffdd 	bl	800ebd8 <__mcmp>
 800ec1e:	1e06      	subs	r6, r0, #0
 800ec20:	d108      	bne.n	800ec34 <__mdiff+0x28>
 800ec22:	4631      	mov	r1, r6
 800ec24:	4638      	mov	r0, r7
 800ec26:	f7ff fdc2 	bl	800e7ae <_Balloc>
 800ec2a:	2301      	movs	r3, #1
 800ec2c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ec30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec34:	bfa4      	itt	ge
 800ec36:	4623      	movge	r3, r4
 800ec38:	462c      	movge	r4, r5
 800ec3a:	4638      	mov	r0, r7
 800ec3c:	6861      	ldr	r1, [r4, #4]
 800ec3e:	bfa6      	itte	ge
 800ec40:	461d      	movge	r5, r3
 800ec42:	2600      	movge	r6, #0
 800ec44:	2601      	movlt	r6, #1
 800ec46:	f7ff fdb2 	bl	800e7ae <_Balloc>
 800ec4a:	692b      	ldr	r3, [r5, #16]
 800ec4c:	60c6      	str	r6, [r0, #12]
 800ec4e:	6926      	ldr	r6, [r4, #16]
 800ec50:	f105 0914 	add.w	r9, r5, #20
 800ec54:	f104 0214 	add.w	r2, r4, #20
 800ec58:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ec5c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ec60:	f100 0514 	add.w	r5, r0, #20
 800ec64:	f04f 0e00 	mov.w	lr, #0
 800ec68:	f852 ab04 	ldr.w	sl, [r2], #4
 800ec6c:	f859 4b04 	ldr.w	r4, [r9], #4
 800ec70:	fa1e f18a 	uxtah	r1, lr, sl
 800ec74:	b2a3      	uxth	r3, r4
 800ec76:	1ac9      	subs	r1, r1, r3
 800ec78:	0c23      	lsrs	r3, r4, #16
 800ec7a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800ec7e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ec82:	b289      	uxth	r1, r1
 800ec84:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ec88:	45c8      	cmp	r8, r9
 800ec8a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ec8e:	4694      	mov	ip, r2
 800ec90:	f845 3b04 	str.w	r3, [r5], #4
 800ec94:	d8e8      	bhi.n	800ec68 <__mdiff+0x5c>
 800ec96:	45bc      	cmp	ip, r7
 800ec98:	d304      	bcc.n	800eca4 <__mdiff+0x98>
 800ec9a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ec9e:	b183      	cbz	r3, 800ecc2 <__mdiff+0xb6>
 800eca0:	6106      	str	r6, [r0, #16]
 800eca2:	e7c5      	b.n	800ec30 <__mdiff+0x24>
 800eca4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800eca8:	fa1e f381 	uxtah	r3, lr, r1
 800ecac:	141a      	asrs	r2, r3, #16
 800ecae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ecb2:	b29b      	uxth	r3, r3
 800ecb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ecb8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ecbc:	f845 3b04 	str.w	r3, [r5], #4
 800ecc0:	e7e9      	b.n	800ec96 <__mdiff+0x8a>
 800ecc2:	3e01      	subs	r6, #1
 800ecc4:	e7e9      	b.n	800ec9a <__mdiff+0x8e>

0800ecc6 <__d2b>:
 800ecc6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ecca:	460e      	mov	r6, r1
 800eccc:	2101      	movs	r1, #1
 800ecce:	ec59 8b10 	vmov	r8, r9, d0
 800ecd2:	4615      	mov	r5, r2
 800ecd4:	f7ff fd6b 	bl	800e7ae <_Balloc>
 800ecd8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ecdc:	4607      	mov	r7, r0
 800ecde:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ece2:	bb34      	cbnz	r4, 800ed32 <__d2b+0x6c>
 800ece4:	9301      	str	r3, [sp, #4]
 800ece6:	f1b8 0300 	subs.w	r3, r8, #0
 800ecea:	d027      	beq.n	800ed3c <__d2b+0x76>
 800ecec:	a802      	add	r0, sp, #8
 800ecee:	f840 3d08 	str.w	r3, [r0, #-8]!
 800ecf2:	f7ff fe01 	bl	800e8f8 <__lo0bits>
 800ecf6:	9900      	ldr	r1, [sp, #0]
 800ecf8:	b1f0      	cbz	r0, 800ed38 <__d2b+0x72>
 800ecfa:	9a01      	ldr	r2, [sp, #4]
 800ecfc:	f1c0 0320 	rsb	r3, r0, #32
 800ed00:	fa02 f303 	lsl.w	r3, r2, r3
 800ed04:	430b      	orrs	r3, r1
 800ed06:	40c2      	lsrs	r2, r0
 800ed08:	617b      	str	r3, [r7, #20]
 800ed0a:	9201      	str	r2, [sp, #4]
 800ed0c:	9b01      	ldr	r3, [sp, #4]
 800ed0e:	61bb      	str	r3, [r7, #24]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	bf14      	ite	ne
 800ed14:	2102      	movne	r1, #2
 800ed16:	2101      	moveq	r1, #1
 800ed18:	6139      	str	r1, [r7, #16]
 800ed1a:	b1c4      	cbz	r4, 800ed4e <__d2b+0x88>
 800ed1c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ed20:	4404      	add	r4, r0
 800ed22:	6034      	str	r4, [r6, #0]
 800ed24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ed28:	6028      	str	r0, [r5, #0]
 800ed2a:	4638      	mov	r0, r7
 800ed2c:	b003      	add	sp, #12
 800ed2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ed36:	e7d5      	b.n	800ece4 <__d2b+0x1e>
 800ed38:	6179      	str	r1, [r7, #20]
 800ed3a:	e7e7      	b.n	800ed0c <__d2b+0x46>
 800ed3c:	a801      	add	r0, sp, #4
 800ed3e:	f7ff fddb 	bl	800e8f8 <__lo0bits>
 800ed42:	9b01      	ldr	r3, [sp, #4]
 800ed44:	617b      	str	r3, [r7, #20]
 800ed46:	2101      	movs	r1, #1
 800ed48:	6139      	str	r1, [r7, #16]
 800ed4a:	3020      	adds	r0, #32
 800ed4c:	e7e5      	b.n	800ed1a <__d2b+0x54>
 800ed4e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ed52:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ed56:	6030      	str	r0, [r6, #0]
 800ed58:	6918      	ldr	r0, [r3, #16]
 800ed5a:	f7ff fdae 	bl	800e8ba <__hi0bits>
 800ed5e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ed62:	e7e1      	b.n	800ed28 <__d2b+0x62>

0800ed64 <_calloc_r>:
 800ed64:	b538      	push	{r3, r4, r5, lr}
 800ed66:	fb02 f401 	mul.w	r4, r2, r1
 800ed6a:	4621      	mov	r1, r4
 800ed6c:	f000 f856 	bl	800ee1c <_malloc_r>
 800ed70:	4605      	mov	r5, r0
 800ed72:	b118      	cbz	r0, 800ed7c <_calloc_r+0x18>
 800ed74:	4622      	mov	r2, r4
 800ed76:	2100      	movs	r1, #0
 800ed78:	f7fd ff08 	bl	800cb8c <memset>
 800ed7c:	4628      	mov	r0, r5
 800ed7e:	bd38      	pop	{r3, r4, r5, pc}

0800ed80 <_free_r>:
 800ed80:	b538      	push	{r3, r4, r5, lr}
 800ed82:	4605      	mov	r5, r0
 800ed84:	2900      	cmp	r1, #0
 800ed86:	d045      	beq.n	800ee14 <_free_r+0x94>
 800ed88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed8c:	1f0c      	subs	r4, r1, #4
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	bfb8      	it	lt
 800ed92:	18e4      	addlt	r4, r4, r3
 800ed94:	f000 fac3 	bl	800f31e <__malloc_lock>
 800ed98:	4a1f      	ldr	r2, [pc, #124]	; (800ee18 <_free_r+0x98>)
 800ed9a:	6813      	ldr	r3, [r2, #0]
 800ed9c:	4610      	mov	r0, r2
 800ed9e:	b933      	cbnz	r3, 800edae <_free_r+0x2e>
 800eda0:	6063      	str	r3, [r4, #4]
 800eda2:	6014      	str	r4, [r2, #0]
 800eda4:	4628      	mov	r0, r5
 800eda6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800edaa:	f000 bab9 	b.w	800f320 <__malloc_unlock>
 800edae:	42a3      	cmp	r3, r4
 800edb0:	d90c      	bls.n	800edcc <_free_r+0x4c>
 800edb2:	6821      	ldr	r1, [r4, #0]
 800edb4:	1862      	adds	r2, r4, r1
 800edb6:	4293      	cmp	r3, r2
 800edb8:	bf04      	itt	eq
 800edba:	681a      	ldreq	r2, [r3, #0]
 800edbc:	685b      	ldreq	r3, [r3, #4]
 800edbe:	6063      	str	r3, [r4, #4]
 800edc0:	bf04      	itt	eq
 800edc2:	1852      	addeq	r2, r2, r1
 800edc4:	6022      	streq	r2, [r4, #0]
 800edc6:	6004      	str	r4, [r0, #0]
 800edc8:	e7ec      	b.n	800eda4 <_free_r+0x24>
 800edca:	4613      	mov	r3, r2
 800edcc:	685a      	ldr	r2, [r3, #4]
 800edce:	b10a      	cbz	r2, 800edd4 <_free_r+0x54>
 800edd0:	42a2      	cmp	r2, r4
 800edd2:	d9fa      	bls.n	800edca <_free_r+0x4a>
 800edd4:	6819      	ldr	r1, [r3, #0]
 800edd6:	1858      	adds	r0, r3, r1
 800edd8:	42a0      	cmp	r0, r4
 800edda:	d10b      	bne.n	800edf4 <_free_r+0x74>
 800eddc:	6820      	ldr	r0, [r4, #0]
 800edde:	4401      	add	r1, r0
 800ede0:	1858      	adds	r0, r3, r1
 800ede2:	4282      	cmp	r2, r0
 800ede4:	6019      	str	r1, [r3, #0]
 800ede6:	d1dd      	bne.n	800eda4 <_free_r+0x24>
 800ede8:	6810      	ldr	r0, [r2, #0]
 800edea:	6852      	ldr	r2, [r2, #4]
 800edec:	605a      	str	r2, [r3, #4]
 800edee:	4401      	add	r1, r0
 800edf0:	6019      	str	r1, [r3, #0]
 800edf2:	e7d7      	b.n	800eda4 <_free_r+0x24>
 800edf4:	d902      	bls.n	800edfc <_free_r+0x7c>
 800edf6:	230c      	movs	r3, #12
 800edf8:	602b      	str	r3, [r5, #0]
 800edfa:	e7d3      	b.n	800eda4 <_free_r+0x24>
 800edfc:	6820      	ldr	r0, [r4, #0]
 800edfe:	1821      	adds	r1, r4, r0
 800ee00:	428a      	cmp	r2, r1
 800ee02:	bf04      	itt	eq
 800ee04:	6811      	ldreq	r1, [r2, #0]
 800ee06:	6852      	ldreq	r2, [r2, #4]
 800ee08:	6062      	str	r2, [r4, #4]
 800ee0a:	bf04      	itt	eq
 800ee0c:	1809      	addeq	r1, r1, r0
 800ee0e:	6021      	streq	r1, [r4, #0]
 800ee10:	605c      	str	r4, [r3, #4]
 800ee12:	e7c7      	b.n	800eda4 <_free_r+0x24>
 800ee14:	bd38      	pop	{r3, r4, r5, pc}
 800ee16:	bf00      	nop
 800ee18:	20001f14 	.word	0x20001f14

0800ee1c <_malloc_r>:
 800ee1c:	b570      	push	{r4, r5, r6, lr}
 800ee1e:	1ccd      	adds	r5, r1, #3
 800ee20:	f025 0503 	bic.w	r5, r5, #3
 800ee24:	3508      	adds	r5, #8
 800ee26:	2d0c      	cmp	r5, #12
 800ee28:	bf38      	it	cc
 800ee2a:	250c      	movcc	r5, #12
 800ee2c:	2d00      	cmp	r5, #0
 800ee2e:	4606      	mov	r6, r0
 800ee30:	db01      	blt.n	800ee36 <_malloc_r+0x1a>
 800ee32:	42a9      	cmp	r1, r5
 800ee34:	d903      	bls.n	800ee3e <_malloc_r+0x22>
 800ee36:	230c      	movs	r3, #12
 800ee38:	6033      	str	r3, [r6, #0]
 800ee3a:	2000      	movs	r0, #0
 800ee3c:	bd70      	pop	{r4, r5, r6, pc}
 800ee3e:	f000 fa6e 	bl	800f31e <__malloc_lock>
 800ee42:	4a21      	ldr	r2, [pc, #132]	; (800eec8 <_malloc_r+0xac>)
 800ee44:	6814      	ldr	r4, [r2, #0]
 800ee46:	4621      	mov	r1, r4
 800ee48:	b991      	cbnz	r1, 800ee70 <_malloc_r+0x54>
 800ee4a:	4c20      	ldr	r4, [pc, #128]	; (800eecc <_malloc_r+0xb0>)
 800ee4c:	6823      	ldr	r3, [r4, #0]
 800ee4e:	b91b      	cbnz	r3, 800ee58 <_malloc_r+0x3c>
 800ee50:	4630      	mov	r0, r6
 800ee52:	f000 f98f 	bl	800f174 <_sbrk_r>
 800ee56:	6020      	str	r0, [r4, #0]
 800ee58:	4629      	mov	r1, r5
 800ee5a:	4630      	mov	r0, r6
 800ee5c:	f000 f98a 	bl	800f174 <_sbrk_r>
 800ee60:	1c43      	adds	r3, r0, #1
 800ee62:	d124      	bne.n	800eeae <_malloc_r+0x92>
 800ee64:	230c      	movs	r3, #12
 800ee66:	6033      	str	r3, [r6, #0]
 800ee68:	4630      	mov	r0, r6
 800ee6a:	f000 fa59 	bl	800f320 <__malloc_unlock>
 800ee6e:	e7e4      	b.n	800ee3a <_malloc_r+0x1e>
 800ee70:	680b      	ldr	r3, [r1, #0]
 800ee72:	1b5b      	subs	r3, r3, r5
 800ee74:	d418      	bmi.n	800eea8 <_malloc_r+0x8c>
 800ee76:	2b0b      	cmp	r3, #11
 800ee78:	d90f      	bls.n	800ee9a <_malloc_r+0x7e>
 800ee7a:	600b      	str	r3, [r1, #0]
 800ee7c:	50cd      	str	r5, [r1, r3]
 800ee7e:	18cc      	adds	r4, r1, r3
 800ee80:	4630      	mov	r0, r6
 800ee82:	f000 fa4d 	bl	800f320 <__malloc_unlock>
 800ee86:	f104 000b 	add.w	r0, r4, #11
 800ee8a:	1d23      	adds	r3, r4, #4
 800ee8c:	f020 0007 	bic.w	r0, r0, #7
 800ee90:	1ac3      	subs	r3, r0, r3
 800ee92:	d0d3      	beq.n	800ee3c <_malloc_r+0x20>
 800ee94:	425a      	negs	r2, r3
 800ee96:	50e2      	str	r2, [r4, r3]
 800ee98:	e7d0      	b.n	800ee3c <_malloc_r+0x20>
 800ee9a:	428c      	cmp	r4, r1
 800ee9c:	684b      	ldr	r3, [r1, #4]
 800ee9e:	bf16      	itet	ne
 800eea0:	6063      	strne	r3, [r4, #4]
 800eea2:	6013      	streq	r3, [r2, #0]
 800eea4:	460c      	movne	r4, r1
 800eea6:	e7eb      	b.n	800ee80 <_malloc_r+0x64>
 800eea8:	460c      	mov	r4, r1
 800eeaa:	6849      	ldr	r1, [r1, #4]
 800eeac:	e7cc      	b.n	800ee48 <_malloc_r+0x2c>
 800eeae:	1cc4      	adds	r4, r0, #3
 800eeb0:	f024 0403 	bic.w	r4, r4, #3
 800eeb4:	42a0      	cmp	r0, r4
 800eeb6:	d005      	beq.n	800eec4 <_malloc_r+0xa8>
 800eeb8:	1a21      	subs	r1, r4, r0
 800eeba:	4630      	mov	r0, r6
 800eebc:	f000 f95a 	bl	800f174 <_sbrk_r>
 800eec0:	3001      	adds	r0, #1
 800eec2:	d0cf      	beq.n	800ee64 <_malloc_r+0x48>
 800eec4:	6025      	str	r5, [r4, #0]
 800eec6:	e7db      	b.n	800ee80 <_malloc_r+0x64>
 800eec8:	20001f14 	.word	0x20001f14
 800eecc:	20001f18 	.word	0x20001f18

0800eed0 <__ssputs_r>:
 800eed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eed4:	688e      	ldr	r6, [r1, #8]
 800eed6:	429e      	cmp	r6, r3
 800eed8:	4682      	mov	sl, r0
 800eeda:	460c      	mov	r4, r1
 800eedc:	4690      	mov	r8, r2
 800eede:	4699      	mov	r9, r3
 800eee0:	d837      	bhi.n	800ef52 <__ssputs_r+0x82>
 800eee2:	898a      	ldrh	r2, [r1, #12]
 800eee4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800eee8:	d031      	beq.n	800ef4e <__ssputs_r+0x7e>
 800eeea:	6825      	ldr	r5, [r4, #0]
 800eeec:	6909      	ldr	r1, [r1, #16]
 800eeee:	1a6f      	subs	r7, r5, r1
 800eef0:	6965      	ldr	r5, [r4, #20]
 800eef2:	2302      	movs	r3, #2
 800eef4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eef8:	fb95 f5f3 	sdiv	r5, r5, r3
 800eefc:	f109 0301 	add.w	r3, r9, #1
 800ef00:	443b      	add	r3, r7
 800ef02:	429d      	cmp	r5, r3
 800ef04:	bf38      	it	cc
 800ef06:	461d      	movcc	r5, r3
 800ef08:	0553      	lsls	r3, r2, #21
 800ef0a:	d530      	bpl.n	800ef6e <__ssputs_r+0x9e>
 800ef0c:	4629      	mov	r1, r5
 800ef0e:	f7ff ff85 	bl	800ee1c <_malloc_r>
 800ef12:	4606      	mov	r6, r0
 800ef14:	b950      	cbnz	r0, 800ef2c <__ssputs_r+0x5c>
 800ef16:	230c      	movs	r3, #12
 800ef18:	f8ca 3000 	str.w	r3, [sl]
 800ef1c:	89a3      	ldrh	r3, [r4, #12]
 800ef1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef22:	81a3      	strh	r3, [r4, #12]
 800ef24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ef28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef2c:	463a      	mov	r2, r7
 800ef2e:	6921      	ldr	r1, [r4, #16]
 800ef30:	f7ff fc32 	bl	800e798 <memcpy>
 800ef34:	89a3      	ldrh	r3, [r4, #12]
 800ef36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ef3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef3e:	81a3      	strh	r3, [r4, #12]
 800ef40:	6126      	str	r6, [r4, #16]
 800ef42:	6165      	str	r5, [r4, #20]
 800ef44:	443e      	add	r6, r7
 800ef46:	1bed      	subs	r5, r5, r7
 800ef48:	6026      	str	r6, [r4, #0]
 800ef4a:	60a5      	str	r5, [r4, #8]
 800ef4c:	464e      	mov	r6, r9
 800ef4e:	454e      	cmp	r6, r9
 800ef50:	d900      	bls.n	800ef54 <__ssputs_r+0x84>
 800ef52:	464e      	mov	r6, r9
 800ef54:	4632      	mov	r2, r6
 800ef56:	4641      	mov	r1, r8
 800ef58:	6820      	ldr	r0, [r4, #0]
 800ef5a:	f000 f9c7 	bl	800f2ec <memmove>
 800ef5e:	68a3      	ldr	r3, [r4, #8]
 800ef60:	1b9b      	subs	r3, r3, r6
 800ef62:	60a3      	str	r3, [r4, #8]
 800ef64:	6823      	ldr	r3, [r4, #0]
 800ef66:	441e      	add	r6, r3
 800ef68:	6026      	str	r6, [r4, #0]
 800ef6a:	2000      	movs	r0, #0
 800ef6c:	e7dc      	b.n	800ef28 <__ssputs_r+0x58>
 800ef6e:	462a      	mov	r2, r5
 800ef70:	f000 f9d7 	bl	800f322 <_realloc_r>
 800ef74:	4606      	mov	r6, r0
 800ef76:	2800      	cmp	r0, #0
 800ef78:	d1e2      	bne.n	800ef40 <__ssputs_r+0x70>
 800ef7a:	6921      	ldr	r1, [r4, #16]
 800ef7c:	4650      	mov	r0, sl
 800ef7e:	f7ff feff 	bl	800ed80 <_free_r>
 800ef82:	e7c8      	b.n	800ef16 <__ssputs_r+0x46>

0800ef84 <_svfiprintf_r>:
 800ef84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef88:	461d      	mov	r5, r3
 800ef8a:	898b      	ldrh	r3, [r1, #12]
 800ef8c:	061f      	lsls	r7, r3, #24
 800ef8e:	b09d      	sub	sp, #116	; 0x74
 800ef90:	4680      	mov	r8, r0
 800ef92:	460c      	mov	r4, r1
 800ef94:	4616      	mov	r6, r2
 800ef96:	d50f      	bpl.n	800efb8 <_svfiprintf_r+0x34>
 800ef98:	690b      	ldr	r3, [r1, #16]
 800ef9a:	b96b      	cbnz	r3, 800efb8 <_svfiprintf_r+0x34>
 800ef9c:	2140      	movs	r1, #64	; 0x40
 800ef9e:	f7ff ff3d 	bl	800ee1c <_malloc_r>
 800efa2:	6020      	str	r0, [r4, #0]
 800efa4:	6120      	str	r0, [r4, #16]
 800efa6:	b928      	cbnz	r0, 800efb4 <_svfiprintf_r+0x30>
 800efa8:	230c      	movs	r3, #12
 800efaa:	f8c8 3000 	str.w	r3, [r8]
 800efae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800efb2:	e0c8      	b.n	800f146 <_svfiprintf_r+0x1c2>
 800efb4:	2340      	movs	r3, #64	; 0x40
 800efb6:	6163      	str	r3, [r4, #20]
 800efb8:	2300      	movs	r3, #0
 800efba:	9309      	str	r3, [sp, #36]	; 0x24
 800efbc:	2320      	movs	r3, #32
 800efbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800efc2:	2330      	movs	r3, #48	; 0x30
 800efc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800efc8:	9503      	str	r5, [sp, #12]
 800efca:	f04f 0b01 	mov.w	fp, #1
 800efce:	4637      	mov	r7, r6
 800efd0:	463d      	mov	r5, r7
 800efd2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800efd6:	b10b      	cbz	r3, 800efdc <_svfiprintf_r+0x58>
 800efd8:	2b25      	cmp	r3, #37	; 0x25
 800efda:	d13e      	bne.n	800f05a <_svfiprintf_r+0xd6>
 800efdc:	ebb7 0a06 	subs.w	sl, r7, r6
 800efe0:	d00b      	beq.n	800effa <_svfiprintf_r+0x76>
 800efe2:	4653      	mov	r3, sl
 800efe4:	4632      	mov	r2, r6
 800efe6:	4621      	mov	r1, r4
 800efe8:	4640      	mov	r0, r8
 800efea:	f7ff ff71 	bl	800eed0 <__ssputs_r>
 800efee:	3001      	adds	r0, #1
 800eff0:	f000 80a4 	beq.w	800f13c <_svfiprintf_r+0x1b8>
 800eff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eff6:	4453      	add	r3, sl
 800eff8:	9309      	str	r3, [sp, #36]	; 0x24
 800effa:	783b      	ldrb	r3, [r7, #0]
 800effc:	2b00      	cmp	r3, #0
 800effe:	f000 809d 	beq.w	800f13c <_svfiprintf_r+0x1b8>
 800f002:	2300      	movs	r3, #0
 800f004:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f008:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f00c:	9304      	str	r3, [sp, #16]
 800f00e:	9307      	str	r3, [sp, #28]
 800f010:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f014:	931a      	str	r3, [sp, #104]	; 0x68
 800f016:	462f      	mov	r7, r5
 800f018:	2205      	movs	r2, #5
 800f01a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800f01e:	4850      	ldr	r0, [pc, #320]	; (800f160 <_svfiprintf_r+0x1dc>)
 800f020:	f7f1 f906 	bl	8000230 <memchr>
 800f024:	9b04      	ldr	r3, [sp, #16]
 800f026:	b9d0      	cbnz	r0, 800f05e <_svfiprintf_r+0xda>
 800f028:	06d9      	lsls	r1, r3, #27
 800f02a:	bf44      	itt	mi
 800f02c:	2220      	movmi	r2, #32
 800f02e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f032:	071a      	lsls	r2, r3, #28
 800f034:	bf44      	itt	mi
 800f036:	222b      	movmi	r2, #43	; 0x2b
 800f038:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f03c:	782a      	ldrb	r2, [r5, #0]
 800f03e:	2a2a      	cmp	r2, #42	; 0x2a
 800f040:	d015      	beq.n	800f06e <_svfiprintf_r+0xea>
 800f042:	9a07      	ldr	r2, [sp, #28]
 800f044:	462f      	mov	r7, r5
 800f046:	2000      	movs	r0, #0
 800f048:	250a      	movs	r5, #10
 800f04a:	4639      	mov	r1, r7
 800f04c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f050:	3b30      	subs	r3, #48	; 0x30
 800f052:	2b09      	cmp	r3, #9
 800f054:	d94d      	bls.n	800f0f2 <_svfiprintf_r+0x16e>
 800f056:	b1b8      	cbz	r0, 800f088 <_svfiprintf_r+0x104>
 800f058:	e00f      	b.n	800f07a <_svfiprintf_r+0xf6>
 800f05a:	462f      	mov	r7, r5
 800f05c:	e7b8      	b.n	800efd0 <_svfiprintf_r+0x4c>
 800f05e:	4a40      	ldr	r2, [pc, #256]	; (800f160 <_svfiprintf_r+0x1dc>)
 800f060:	1a80      	subs	r0, r0, r2
 800f062:	fa0b f000 	lsl.w	r0, fp, r0
 800f066:	4318      	orrs	r0, r3
 800f068:	9004      	str	r0, [sp, #16]
 800f06a:	463d      	mov	r5, r7
 800f06c:	e7d3      	b.n	800f016 <_svfiprintf_r+0x92>
 800f06e:	9a03      	ldr	r2, [sp, #12]
 800f070:	1d11      	adds	r1, r2, #4
 800f072:	6812      	ldr	r2, [r2, #0]
 800f074:	9103      	str	r1, [sp, #12]
 800f076:	2a00      	cmp	r2, #0
 800f078:	db01      	blt.n	800f07e <_svfiprintf_r+0xfa>
 800f07a:	9207      	str	r2, [sp, #28]
 800f07c:	e004      	b.n	800f088 <_svfiprintf_r+0x104>
 800f07e:	4252      	negs	r2, r2
 800f080:	f043 0302 	orr.w	r3, r3, #2
 800f084:	9207      	str	r2, [sp, #28]
 800f086:	9304      	str	r3, [sp, #16]
 800f088:	783b      	ldrb	r3, [r7, #0]
 800f08a:	2b2e      	cmp	r3, #46	; 0x2e
 800f08c:	d10c      	bne.n	800f0a8 <_svfiprintf_r+0x124>
 800f08e:	787b      	ldrb	r3, [r7, #1]
 800f090:	2b2a      	cmp	r3, #42	; 0x2a
 800f092:	d133      	bne.n	800f0fc <_svfiprintf_r+0x178>
 800f094:	9b03      	ldr	r3, [sp, #12]
 800f096:	1d1a      	adds	r2, r3, #4
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	9203      	str	r2, [sp, #12]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	bfb8      	it	lt
 800f0a0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f0a4:	3702      	adds	r7, #2
 800f0a6:	9305      	str	r3, [sp, #20]
 800f0a8:	4d2e      	ldr	r5, [pc, #184]	; (800f164 <_svfiprintf_r+0x1e0>)
 800f0aa:	7839      	ldrb	r1, [r7, #0]
 800f0ac:	2203      	movs	r2, #3
 800f0ae:	4628      	mov	r0, r5
 800f0b0:	f7f1 f8be 	bl	8000230 <memchr>
 800f0b4:	b138      	cbz	r0, 800f0c6 <_svfiprintf_r+0x142>
 800f0b6:	2340      	movs	r3, #64	; 0x40
 800f0b8:	1b40      	subs	r0, r0, r5
 800f0ba:	fa03 f000 	lsl.w	r0, r3, r0
 800f0be:	9b04      	ldr	r3, [sp, #16]
 800f0c0:	4303      	orrs	r3, r0
 800f0c2:	3701      	adds	r7, #1
 800f0c4:	9304      	str	r3, [sp, #16]
 800f0c6:	7839      	ldrb	r1, [r7, #0]
 800f0c8:	4827      	ldr	r0, [pc, #156]	; (800f168 <_svfiprintf_r+0x1e4>)
 800f0ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f0ce:	2206      	movs	r2, #6
 800f0d0:	1c7e      	adds	r6, r7, #1
 800f0d2:	f7f1 f8ad 	bl	8000230 <memchr>
 800f0d6:	2800      	cmp	r0, #0
 800f0d8:	d038      	beq.n	800f14c <_svfiprintf_r+0x1c8>
 800f0da:	4b24      	ldr	r3, [pc, #144]	; (800f16c <_svfiprintf_r+0x1e8>)
 800f0dc:	bb13      	cbnz	r3, 800f124 <_svfiprintf_r+0x1a0>
 800f0de:	9b03      	ldr	r3, [sp, #12]
 800f0e0:	3307      	adds	r3, #7
 800f0e2:	f023 0307 	bic.w	r3, r3, #7
 800f0e6:	3308      	adds	r3, #8
 800f0e8:	9303      	str	r3, [sp, #12]
 800f0ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0ec:	444b      	add	r3, r9
 800f0ee:	9309      	str	r3, [sp, #36]	; 0x24
 800f0f0:	e76d      	b.n	800efce <_svfiprintf_r+0x4a>
 800f0f2:	fb05 3202 	mla	r2, r5, r2, r3
 800f0f6:	2001      	movs	r0, #1
 800f0f8:	460f      	mov	r7, r1
 800f0fa:	e7a6      	b.n	800f04a <_svfiprintf_r+0xc6>
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	3701      	adds	r7, #1
 800f100:	9305      	str	r3, [sp, #20]
 800f102:	4619      	mov	r1, r3
 800f104:	250a      	movs	r5, #10
 800f106:	4638      	mov	r0, r7
 800f108:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f10c:	3a30      	subs	r2, #48	; 0x30
 800f10e:	2a09      	cmp	r2, #9
 800f110:	d903      	bls.n	800f11a <_svfiprintf_r+0x196>
 800f112:	2b00      	cmp	r3, #0
 800f114:	d0c8      	beq.n	800f0a8 <_svfiprintf_r+0x124>
 800f116:	9105      	str	r1, [sp, #20]
 800f118:	e7c6      	b.n	800f0a8 <_svfiprintf_r+0x124>
 800f11a:	fb05 2101 	mla	r1, r5, r1, r2
 800f11e:	2301      	movs	r3, #1
 800f120:	4607      	mov	r7, r0
 800f122:	e7f0      	b.n	800f106 <_svfiprintf_r+0x182>
 800f124:	ab03      	add	r3, sp, #12
 800f126:	9300      	str	r3, [sp, #0]
 800f128:	4622      	mov	r2, r4
 800f12a:	4b11      	ldr	r3, [pc, #68]	; (800f170 <_svfiprintf_r+0x1ec>)
 800f12c:	a904      	add	r1, sp, #16
 800f12e:	4640      	mov	r0, r8
 800f130:	f7fd fdc8 	bl	800ccc4 <_printf_float>
 800f134:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800f138:	4681      	mov	r9, r0
 800f13a:	d1d6      	bne.n	800f0ea <_svfiprintf_r+0x166>
 800f13c:	89a3      	ldrh	r3, [r4, #12]
 800f13e:	065b      	lsls	r3, r3, #25
 800f140:	f53f af35 	bmi.w	800efae <_svfiprintf_r+0x2a>
 800f144:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f146:	b01d      	add	sp, #116	; 0x74
 800f148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f14c:	ab03      	add	r3, sp, #12
 800f14e:	9300      	str	r3, [sp, #0]
 800f150:	4622      	mov	r2, r4
 800f152:	4b07      	ldr	r3, [pc, #28]	; (800f170 <_svfiprintf_r+0x1ec>)
 800f154:	a904      	add	r1, sp, #16
 800f156:	4640      	mov	r0, r8
 800f158:	f7fe f86a 	bl	800d230 <_printf_i>
 800f15c:	e7ea      	b.n	800f134 <_svfiprintf_r+0x1b0>
 800f15e:	bf00      	nop
 800f160:	08010394 	.word	0x08010394
 800f164:	0801039a 	.word	0x0801039a
 800f168:	0801039e 	.word	0x0801039e
 800f16c:	0800ccc5 	.word	0x0800ccc5
 800f170:	0800eed1 	.word	0x0800eed1

0800f174 <_sbrk_r>:
 800f174:	b538      	push	{r3, r4, r5, lr}
 800f176:	4c06      	ldr	r4, [pc, #24]	; (800f190 <_sbrk_r+0x1c>)
 800f178:	2300      	movs	r3, #0
 800f17a:	4605      	mov	r5, r0
 800f17c:	4608      	mov	r0, r1
 800f17e:	6023      	str	r3, [r4, #0]
 800f180:	f7f6 ffde 	bl	8006140 <_sbrk>
 800f184:	1c43      	adds	r3, r0, #1
 800f186:	d102      	bne.n	800f18e <_sbrk_r+0x1a>
 800f188:	6823      	ldr	r3, [r4, #0]
 800f18a:	b103      	cbz	r3, 800f18e <_sbrk_r+0x1a>
 800f18c:	602b      	str	r3, [r5, #0]
 800f18e:	bd38      	pop	{r3, r4, r5, pc}
 800f190:	20002924 	.word	0x20002924

0800f194 <__sread>:
 800f194:	b510      	push	{r4, lr}
 800f196:	460c      	mov	r4, r1
 800f198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f19c:	f000 f8e8 	bl	800f370 <_read_r>
 800f1a0:	2800      	cmp	r0, #0
 800f1a2:	bfab      	itete	ge
 800f1a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f1a6:	89a3      	ldrhlt	r3, [r4, #12]
 800f1a8:	181b      	addge	r3, r3, r0
 800f1aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f1ae:	bfac      	ite	ge
 800f1b0:	6563      	strge	r3, [r4, #84]	; 0x54
 800f1b2:	81a3      	strhlt	r3, [r4, #12]
 800f1b4:	bd10      	pop	{r4, pc}

0800f1b6 <__swrite>:
 800f1b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ba:	461f      	mov	r7, r3
 800f1bc:	898b      	ldrh	r3, [r1, #12]
 800f1be:	05db      	lsls	r3, r3, #23
 800f1c0:	4605      	mov	r5, r0
 800f1c2:	460c      	mov	r4, r1
 800f1c4:	4616      	mov	r6, r2
 800f1c6:	d505      	bpl.n	800f1d4 <__swrite+0x1e>
 800f1c8:	2302      	movs	r3, #2
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1d0:	f000 f868 	bl	800f2a4 <_lseek_r>
 800f1d4:	89a3      	ldrh	r3, [r4, #12]
 800f1d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f1de:	81a3      	strh	r3, [r4, #12]
 800f1e0:	4632      	mov	r2, r6
 800f1e2:	463b      	mov	r3, r7
 800f1e4:	4628      	mov	r0, r5
 800f1e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ea:	f000 b817 	b.w	800f21c <_write_r>

0800f1ee <__sseek>:
 800f1ee:	b510      	push	{r4, lr}
 800f1f0:	460c      	mov	r4, r1
 800f1f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1f6:	f000 f855 	bl	800f2a4 <_lseek_r>
 800f1fa:	1c43      	adds	r3, r0, #1
 800f1fc:	89a3      	ldrh	r3, [r4, #12]
 800f1fe:	bf15      	itete	ne
 800f200:	6560      	strne	r0, [r4, #84]	; 0x54
 800f202:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f206:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f20a:	81a3      	strheq	r3, [r4, #12]
 800f20c:	bf18      	it	ne
 800f20e:	81a3      	strhne	r3, [r4, #12]
 800f210:	bd10      	pop	{r4, pc}

0800f212 <__sclose>:
 800f212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f216:	f000 b813 	b.w	800f240 <_close_r>
	...

0800f21c <_write_r>:
 800f21c:	b538      	push	{r3, r4, r5, lr}
 800f21e:	4c07      	ldr	r4, [pc, #28]	; (800f23c <_write_r+0x20>)
 800f220:	4605      	mov	r5, r0
 800f222:	4608      	mov	r0, r1
 800f224:	4611      	mov	r1, r2
 800f226:	2200      	movs	r2, #0
 800f228:	6022      	str	r2, [r4, #0]
 800f22a:	461a      	mov	r2, r3
 800f22c:	f7f6 fbc5 	bl	80059ba <_write>
 800f230:	1c43      	adds	r3, r0, #1
 800f232:	d102      	bne.n	800f23a <_write_r+0x1e>
 800f234:	6823      	ldr	r3, [r4, #0]
 800f236:	b103      	cbz	r3, 800f23a <_write_r+0x1e>
 800f238:	602b      	str	r3, [r5, #0]
 800f23a:	bd38      	pop	{r3, r4, r5, pc}
 800f23c:	20002924 	.word	0x20002924

0800f240 <_close_r>:
 800f240:	b538      	push	{r3, r4, r5, lr}
 800f242:	4c06      	ldr	r4, [pc, #24]	; (800f25c <_close_r+0x1c>)
 800f244:	2300      	movs	r3, #0
 800f246:	4605      	mov	r5, r0
 800f248:	4608      	mov	r0, r1
 800f24a:	6023      	str	r3, [r4, #0]
 800f24c:	f7f6 ff43 	bl	80060d6 <_close>
 800f250:	1c43      	adds	r3, r0, #1
 800f252:	d102      	bne.n	800f25a <_close_r+0x1a>
 800f254:	6823      	ldr	r3, [r4, #0]
 800f256:	b103      	cbz	r3, 800f25a <_close_r+0x1a>
 800f258:	602b      	str	r3, [r5, #0]
 800f25a:	bd38      	pop	{r3, r4, r5, pc}
 800f25c:	20002924 	.word	0x20002924

0800f260 <_fstat_r>:
 800f260:	b538      	push	{r3, r4, r5, lr}
 800f262:	4c07      	ldr	r4, [pc, #28]	; (800f280 <_fstat_r+0x20>)
 800f264:	2300      	movs	r3, #0
 800f266:	4605      	mov	r5, r0
 800f268:	4608      	mov	r0, r1
 800f26a:	4611      	mov	r1, r2
 800f26c:	6023      	str	r3, [r4, #0]
 800f26e:	f7f6 ff3e 	bl	80060ee <_fstat>
 800f272:	1c43      	adds	r3, r0, #1
 800f274:	d102      	bne.n	800f27c <_fstat_r+0x1c>
 800f276:	6823      	ldr	r3, [r4, #0]
 800f278:	b103      	cbz	r3, 800f27c <_fstat_r+0x1c>
 800f27a:	602b      	str	r3, [r5, #0]
 800f27c:	bd38      	pop	{r3, r4, r5, pc}
 800f27e:	bf00      	nop
 800f280:	20002924 	.word	0x20002924

0800f284 <_isatty_r>:
 800f284:	b538      	push	{r3, r4, r5, lr}
 800f286:	4c06      	ldr	r4, [pc, #24]	; (800f2a0 <_isatty_r+0x1c>)
 800f288:	2300      	movs	r3, #0
 800f28a:	4605      	mov	r5, r0
 800f28c:	4608      	mov	r0, r1
 800f28e:	6023      	str	r3, [r4, #0]
 800f290:	f7f6 ff3d 	bl	800610e <_isatty>
 800f294:	1c43      	adds	r3, r0, #1
 800f296:	d102      	bne.n	800f29e <_isatty_r+0x1a>
 800f298:	6823      	ldr	r3, [r4, #0]
 800f29a:	b103      	cbz	r3, 800f29e <_isatty_r+0x1a>
 800f29c:	602b      	str	r3, [r5, #0]
 800f29e:	bd38      	pop	{r3, r4, r5, pc}
 800f2a0:	20002924 	.word	0x20002924

0800f2a4 <_lseek_r>:
 800f2a4:	b538      	push	{r3, r4, r5, lr}
 800f2a6:	4c07      	ldr	r4, [pc, #28]	; (800f2c4 <_lseek_r+0x20>)
 800f2a8:	4605      	mov	r5, r0
 800f2aa:	4608      	mov	r0, r1
 800f2ac:	4611      	mov	r1, r2
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	6022      	str	r2, [r4, #0]
 800f2b2:	461a      	mov	r2, r3
 800f2b4:	f7f6 ff36 	bl	8006124 <_lseek>
 800f2b8:	1c43      	adds	r3, r0, #1
 800f2ba:	d102      	bne.n	800f2c2 <_lseek_r+0x1e>
 800f2bc:	6823      	ldr	r3, [r4, #0]
 800f2be:	b103      	cbz	r3, 800f2c2 <_lseek_r+0x1e>
 800f2c0:	602b      	str	r3, [r5, #0]
 800f2c2:	bd38      	pop	{r3, r4, r5, pc}
 800f2c4:	20002924 	.word	0x20002924

0800f2c8 <__ascii_mbtowc>:
 800f2c8:	b082      	sub	sp, #8
 800f2ca:	b901      	cbnz	r1, 800f2ce <__ascii_mbtowc+0x6>
 800f2cc:	a901      	add	r1, sp, #4
 800f2ce:	b142      	cbz	r2, 800f2e2 <__ascii_mbtowc+0x1a>
 800f2d0:	b14b      	cbz	r3, 800f2e6 <__ascii_mbtowc+0x1e>
 800f2d2:	7813      	ldrb	r3, [r2, #0]
 800f2d4:	600b      	str	r3, [r1, #0]
 800f2d6:	7812      	ldrb	r2, [r2, #0]
 800f2d8:	1c10      	adds	r0, r2, #0
 800f2da:	bf18      	it	ne
 800f2dc:	2001      	movne	r0, #1
 800f2de:	b002      	add	sp, #8
 800f2e0:	4770      	bx	lr
 800f2e2:	4610      	mov	r0, r2
 800f2e4:	e7fb      	b.n	800f2de <__ascii_mbtowc+0x16>
 800f2e6:	f06f 0001 	mvn.w	r0, #1
 800f2ea:	e7f8      	b.n	800f2de <__ascii_mbtowc+0x16>

0800f2ec <memmove>:
 800f2ec:	4288      	cmp	r0, r1
 800f2ee:	b510      	push	{r4, lr}
 800f2f0:	eb01 0302 	add.w	r3, r1, r2
 800f2f4:	d807      	bhi.n	800f306 <memmove+0x1a>
 800f2f6:	1e42      	subs	r2, r0, #1
 800f2f8:	4299      	cmp	r1, r3
 800f2fa:	d00a      	beq.n	800f312 <memmove+0x26>
 800f2fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f300:	f802 4f01 	strb.w	r4, [r2, #1]!
 800f304:	e7f8      	b.n	800f2f8 <memmove+0xc>
 800f306:	4283      	cmp	r3, r0
 800f308:	d9f5      	bls.n	800f2f6 <memmove+0xa>
 800f30a:	1881      	adds	r1, r0, r2
 800f30c:	1ad2      	subs	r2, r2, r3
 800f30e:	42d3      	cmn	r3, r2
 800f310:	d100      	bne.n	800f314 <memmove+0x28>
 800f312:	bd10      	pop	{r4, pc}
 800f314:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f318:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f31c:	e7f7      	b.n	800f30e <memmove+0x22>

0800f31e <__malloc_lock>:
 800f31e:	4770      	bx	lr

0800f320 <__malloc_unlock>:
 800f320:	4770      	bx	lr

0800f322 <_realloc_r>:
 800f322:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f324:	4607      	mov	r7, r0
 800f326:	4614      	mov	r4, r2
 800f328:	460e      	mov	r6, r1
 800f32a:	b921      	cbnz	r1, 800f336 <_realloc_r+0x14>
 800f32c:	4611      	mov	r1, r2
 800f32e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f332:	f7ff bd73 	b.w	800ee1c <_malloc_r>
 800f336:	b922      	cbnz	r2, 800f342 <_realloc_r+0x20>
 800f338:	f7ff fd22 	bl	800ed80 <_free_r>
 800f33c:	4625      	mov	r5, r4
 800f33e:	4628      	mov	r0, r5
 800f340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f342:	f000 f834 	bl	800f3ae <_malloc_usable_size_r>
 800f346:	42a0      	cmp	r0, r4
 800f348:	d20f      	bcs.n	800f36a <_realloc_r+0x48>
 800f34a:	4621      	mov	r1, r4
 800f34c:	4638      	mov	r0, r7
 800f34e:	f7ff fd65 	bl	800ee1c <_malloc_r>
 800f352:	4605      	mov	r5, r0
 800f354:	2800      	cmp	r0, #0
 800f356:	d0f2      	beq.n	800f33e <_realloc_r+0x1c>
 800f358:	4631      	mov	r1, r6
 800f35a:	4622      	mov	r2, r4
 800f35c:	f7ff fa1c 	bl	800e798 <memcpy>
 800f360:	4631      	mov	r1, r6
 800f362:	4638      	mov	r0, r7
 800f364:	f7ff fd0c 	bl	800ed80 <_free_r>
 800f368:	e7e9      	b.n	800f33e <_realloc_r+0x1c>
 800f36a:	4635      	mov	r5, r6
 800f36c:	e7e7      	b.n	800f33e <_realloc_r+0x1c>
	...

0800f370 <_read_r>:
 800f370:	b538      	push	{r3, r4, r5, lr}
 800f372:	4c07      	ldr	r4, [pc, #28]	; (800f390 <_read_r+0x20>)
 800f374:	4605      	mov	r5, r0
 800f376:	4608      	mov	r0, r1
 800f378:	4611      	mov	r1, r2
 800f37a:	2200      	movs	r2, #0
 800f37c:	6022      	str	r2, [r4, #0]
 800f37e:	461a      	mov	r2, r3
 800f380:	f7f6 fe8c 	bl	800609c <_read>
 800f384:	1c43      	adds	r3, r0, #1
 800f386:	d102      	bne.n	800f38e <_read_r+0x1e>
 800f388:	6823      	ldr	r3, [r4, #0]
 800f38a:	b103      	cbz	r3, 800f38e <_read_r+0x1e>
 800f38c:	602b      	str	r3, [r5, #0]
 800f38e:	bd38      	pop	{r3, r4, r5, pc}
 800f390:	20002924 	.word	0x20002924

0800f394 <__ascii_wctomb>:
 800f394:	b149      	cbz	r1, 800f3aa <__ascii_wctomb+0x16>
 800f396:	2aff      	cmp	r2, #255	; 0xff
 800f398:	bf85      	ittet	hi
 800f39a:	238a      	movhi	r3, #138	; 0x8a
 800f39c:	6003      	strhi	r3, [r0, #0]
 800f39e:	700a      	strbls	r2, [r1, #0]
 800f3a0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800f3a4:	bf98      	it	ls
 800f3a6:	2001      	movls	r0, #1
 800f3a8:	4770      	bx	lr
 800f3aa:	4608      	mov	r0, r1
 800f3ac:	4770      	bx	lr

0800f3ae <_malloc_usable_size_r>:
 800f3ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f3b2:	1f18      	subs	r0, r3, #4
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	bfbc      	itt	lt
 800f3b8:	580b      	ldrlt	r3, [r1, r0]
 800f3ba:	18c0      	addlt	r0, r0, r3
 800f3bc:	4770      	bx	lr
	...

0800f3c0 <_init>:
 800f3c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3c2:	bf00      	nop
 800f3c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3c6:	bc08      	pop	{r3}
 800f3c8:	469e      	mov	lr, r3
 800f3ca:	4770      	bx	lr

0800f3cc <_fini>:
 800f3cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3ce:	bf00      	nop
 800f3d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3d2:	bc08      	pop	{r3}
 800f3d4:	469e      	mov	lr, r3
 800f3d6:	4770      	bx	lr
