<stg><name>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten36"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %indvar_flatten36

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc.i14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i14:0 %indvar_flatten36_load = load i7 %indvar_flatten36

]]></Node>
<StgValue><ssdm name="indvar_flatten36_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i14:1 %icmp_ln94 = icmp_eq  i7 %indvar_flatten36_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i14:2 %add_ln94_1 = add i7 %indvar_flatten36_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i14:3 %br_ln94 = br i1 %icmp_ln94, void %for.inc8.i17, void %_Z10write_dataPA8_sPs.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8.i17:0 %c_load = load i4 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8.i17:1 %r_load = load i4 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i17:2 %add_ln94 = add i4 %r_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i17:5 %icmp_ln96 = icmp_eq  i4 %c_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8.i17:6 %select_ln94 = select i1 %icmp_ln96, i4 0, i4 %c_load

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8.i17:7 %select_ln94_1 = select i1 %icmp_ln96, i4 %add_ln94, i4 %r_load

]]></Node>
<StgValue><ssdm name="select_ln94_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="4">
<![CDATA[
for.inc8.i17:8 %trunc_ln97 = trunc i4 %select_ln94_1

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="4">
<![CDATA[
for.inc8.i17:17 %trunc_ln97_1 = trunc i4 %select_ln94

]]></Node>
<StgValue><ssdm name="trunc_ln97_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i17:22 %add_ln96 = add i4 %select_ln94, i4 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i17:23 %store_ln96 = store i7 %add_ln94_1, i7 %indvar_flatten36

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i17:24 %store_ln96 = store i4 %select_ln94_1, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i17:25 %store_ln96 = store i4 %add_ln96, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc8.i17:9 %tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln97, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="4">
<![CDATA[
for.inc8.i17:10 %zext_ln97_1 = zext i4 %select_ln94

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc8.i17:11 %add_ln97 = add i6 %tmp_3, i6 %zext_ln97_1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="6">
<![CDATA[
for.inc8.i17:12 %zext_ln97_2 = zext i6 %add_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i17:13 %buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln97_2

]]></Node>
<StgValue><ssdm name="buf_2d_out_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="6">
<![CDATA[
for.inc8.i17:16 %buf_2d_out_load = load i6 %buf_2d_out_addr

]]></Node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
_Z10write_dataPA8_sPs.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8.i17:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WR_Loop_Row_WR_Loop_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc8.i17:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc8.i17:14 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8.i17:15 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="6">
<![CDATA[
for.inc8.i17:16 %buf_2d_out_load = load i6 %buf_2d_out_addr

]]></Node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc8.i17:18 %add_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln97, i3 %trunc_ln97_1

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="6">
<![CDATA[
for.inc8.i17:19 %zext_ln97 = zext i6 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i17:20 %output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
for.inc8.i17:21 %store_ln97 = store i16 %buf_2d_out_load, i6 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc8.i17:26 %br_ln96 = br void %for.inc.i14

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="buf_2d_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="c" fromId="60" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_60" to="r" fromId="60" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_60" to="indvar_flatten36" fromId="60" toId="8">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="output_r" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="68" from="empty" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_88" to="store_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="90" from="indvar_flatten36" to="store_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="93" from="r" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_91" to="store_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="95" from="c" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="96" from="indvar_flatten36" to="indvar_flatten36_load" fromId="8" toId="14">
</dataflow>
<dataflow id="97" from="indvar_flatten36_load" to="icmp_ln94" fromId="14" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="icmp_ln94" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="indvar_flatten36_load" to="add_ln94_1" fromId="14" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_101" to="add_ln94_1" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="icmp_ln94" to="br_ln94" fromId="15" toId="17">
</dataflow>
<dataflow id="104" from="c" to="c_load" fromId="6" toId="18">
</dataflow>
<dataflow id="105" from="r" to="r_load" fromId="7" toId="19">
</dataflow>
<dataflow id="106" from="r_load" to="add_ln94" fromId="19" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_107" to="add_ln94" fromId="107" toId="20">
</dataflow>
<dataflow id="109" from="c_load" to="icmp_ln96" fromId="18" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_110" to="icmp_ln96" fromId="110" toId="21">
</dataflow>
<dataflow id="112" from="icmp_ln96" to="select_ln94" fromId="21" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_91" to="select_ln94" fromId="91" toId="22">
</dataflow>
<dataflow id="114" from="c_load" to="select_ln94" fromId="18" toId="22">
</dataflow>
<dataflow id="115" from="icmp_ln96" to="select_ln94_1" fromId="21" toId="23">
</dataflow>
<dataflow id="116" from="add_ln94" to="select_ln94_1" fromId="20" toId="23">
</dataflow>
<dataflow id="117" from="r_load" to="select_ln94_1" fromId="19" toId="23">
</dataflow>
<dataflow id="118" from="select_ln94_1" to="trunc_ln97" fromId="23" toId="24">
</dataflow>
<dataflow id="119" from="select_ln94" to="trunc_ln97_1" fromId="22" toId="25">
</dataflow>
<dataflow id="120" from="select_ln94" to="add_ln96" fromId="22" toId="26">
</dataflow>
<dataflow id="121" from="StgValue_107" to="add_ln96" fromId="107" toId="26">
</dataflow>
<dataflow id="122" from="add_ln94_1" to="store_ln96" fromId="16" toId="27">
</dataflow>
<dataflow id="123" from="indvar_flatten36" to="store_ln96" fromId="8" toId="27">
</dataflow>
<dataflow id="124" from="select_ln94_1" to="store_ln96" fromId="23" toId="28">
</dataflow>
<dataflow id="125" from="r" to="store_ln96" fromId="7" toId="28">
</dataflow>
<dataflow id="126" from="add_ln96" to="store_ln96" fromId="26" toId="29">
</dataflow>
<dataflow id="127" from="c" to="store_ln96" fromId="6" toId="29">
</dataflow>
<dataflow id="129" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_3" fromId="128" toId="30">
</dataflow>
<dataflow id="130" from="trunc_ln97" to="tmp_3" fromId="24" toId="30">
</dataflow>
<dataflow id="132" from="StgValue_131" to="tmp_3" fromId="131" toId="30">
</dataflow>
<dataflow id="133" from="select_ln94" to="zext_ln97_1" fromId="22" toId="31">
</dataflow>
<dataflow id="134" from="tmp_3" to="add_ln97" fromId="30" toId="32">
</dataflow>
<dataflow id="135" from="zext_ln97_1" to="add_ln97" fromId="31" toId="32">
</dataflow>
<dataflow id="136" from="add_ln97" to="zext_ln97_2" fromId="32" toId="33">
</dataflow>
<dataflow id="137" from="buf_2d_out" to="buf_2d_out_addr" fromId="58" toId="34">
</dataflow>
<dataflow id="139" from="StgValue_138" to="buf_2d_out_addr" fromId="138" toId="34">
</dataflow>
<dataflow id="140" from="zext_ln97_2" to="buf_2d_out_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="141" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="34" toId="35">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="142" toId="36">
</dataflow>
<dataflow id="145" from="WR_Loop_Row_WR_Loop_Col_str" to="specloopname_ln0" fromId="144" toId="36">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="146" toId="37">
</dataflow>
<dataflow id="149" from="StgValue_148" to="empty" fromId="148" toId="37">
</dataflow>
<dataflow id="150" from="StgValue_148" to="empty" fromId="148" toId="37">
</dataflow>
<dataflow id="151" from="StgValue_148" to="empty" fromId="148" toId="37">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecPipeline" to="specpipeline_ln10" fromId="152" toId="38">
</dataflow>
<dataflow id="154" from="StgValue_74" to="specpipeline_ln10" fromId="74" toId="38">
</dataflow>
<dataflow id="155" from="StgValue_69" to="specpipeline_ln10" fromId="69" toId="38">
</dataflow>
<dataflow id="156" from="StgValue_69" to="specpipeline_ln10" fromId="69" toId="38">
</dataflow>
<dataflow id="157" from="StgValue_69" to="specpipeline_ln10" fromId="69" toId="38">
</dataflow>
<dataflow id="158" from="empty_0" to="specpipeline_ln10" fromId="72" toId="38">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopName" to="specloopname_ln91" fromId="142" toId="39">
</dataflow>
<dataflow id="161" from="empty_2" to="specloopname_ln91" fromId="160" toId="39">
</dataflow>
<dataflow id="162" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="34" toId="40">
</dataflow>
<dataflow id="163" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="add_ln1" fromId="128" toId="41">
</dataflow>
<dataflow id="164" from="trunc_ln97" to="add_ln1" fromId="24" toId="41">
</dataflow>
<dataflow id="165" from="trunc_ln97_1" to="add_ln1" fromId="25" toId="41">
</dataflow>
<dataflow id="166" from="add_ln1" to="zext_ln97" fromId="41" toId="42">
</dataflow>
<dataflow id="167" from="output_r" to="output_r_addr" fromId="59" toId="43">
</dataflow>
<dataflow id="168" from="StgValue_138" to="output_r_addr" fromId="138" toId="43">
</dataflow>
<dataflow id="169" from="zext_ln97" to="output_r_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="170" from="buf_2d_out_load" to="store_ln97" fromId="40" toId="44">
</dataflow>
<dataflow id="171" from="output_r_addr" to="store_ln97" fromId="43" toId="44">
</dataflow>
<dataflow id="172" from="icmp_ln94" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="173" from="icmp_ln94" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
