#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 17 14:13:15 2024
# Process ID: 12220
# Current directory: G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/CPU.vds
# Journal file: G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 344.953 ; gain = 102.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:1]
INFO: [Synth 8-638] synthesizing module 'BUFG' [F:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [F:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (2#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (3#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (4#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/realtime/uart_bmpg_0_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'upg_adr_o' does not match port width (15) of module 'uart_bmpg_0' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:60]
INFO: [Synth 8-638] synthesizing module 'IFetch' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/IFetch.v:1]
INFO: [Synth 8-638] synthesizing module 'prgrom' [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (5#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (6#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/IFetch.v:1]
INFO: [Synth 8-638] synthesizing module 'controller' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/controller.v:1]
INFO: [Synth 8-256] done synthesizing module 'controller' (7#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/controller.v:1]
INFO: [Synth 8-638] synthesizing module 'decoder' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'Immi' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/Immi.v:2]
INFO: [Synth 8-256] done synthesizing module 'Immi' (8#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/Immi.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:56]
INFO: [Synth 8-256] done synthesizing module 'decoder' (9#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/dmemory32.v:1]
INFO: [Synth 8-638] synthesizing module 'RAM' [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (11#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (12#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/dmemory32.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'ram_adr_i' does not match port width (14) of module 'dmemory32' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:73]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/MemOrIO.v:1]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (13#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/MemOrIO.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'addr_out' does not match port width (32) of module 'MemOrIO' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:82]
INFO: [Synth 8-638] synthesizing module 'leds' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-256] done synthesizing module 'leds' (14#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/leds.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'ledwdata' does not match port width (16) of module 'leds' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:83]
INFO: [Synth 8-638] synthesizing module 'seven_segment_tube' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:42]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_tube' (15#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:23]
INFO: [Synth 8-638] synthesizing module 'switches' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/switches.v:23]
INFO: [Synth 8-256] done synthesizing module 'switches' (16#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/switches.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU' (17#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:1]
WARNING: [Synth 8-3331] design switches has unconnected port button4[3]
WARNING: [Synth 8-3331] design switches has unconnected port button4[1]
WARNING: [Synth 8-3331] design switches has unconnected port button4[0]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[15]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[14]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[13]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[12]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[11]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[10]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[9]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[8]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port mRead
WARNING: [Synth 8-3331] design controller has unconnected port inst[31]
WARNING: [Synth 8-3331] design controller has unconnected port inst[30]
WARNING: [Synth 8-3331] design controller has unconnected port inst[29]
WARNING: [Synth 8-3331] design controller has unconnected port inst[28]
WARNING: [Synth 8-3331] design controller has unconnected port inst[27]
WARNING: [Synth 8-3331] design controller has unconnected port inst[26]
WARNING: [Synth 8-3331] design controller has unconnected port inst[25]
WARNING: [Synth 8-3331] design controller has unconnected port inst[24]
WARNING: [Synth 8-3331] design controller has unconnected port inst[23]
WARNING: [Synth 8-3331] design controller has unconnected port inst[22]
WARNING: [Synth 8-3331] design controller has unconnected port inst[21]
WARNING: [Synth 8-3331] design controller has unconnected port inst[20]
WARNING: [Synth 8-3331] design controller has unconnected port inst[19]
WARNING: [Synth 8-3331] design controller has unconnected port inst[18]
WARNING: [Synth 8-3331] design controller has unconnected port inst[17]
WARNING: [Synth 8-3331] design controller has unconnected port inst[16]
WARNING: [Synth 8-3331] design controller has unconnected port inst[15]
WARNING: [Synth 8-3331] design controller has unconnected port inst[14]
WARNING: [Synth 8-3331] design controller has unconnected port inst[13]
WARNING: [Synth 8-3331] design controller has unconnected port inst[12]
WARNING: [Synth 8-3331] design controller has unconnected port inst[11]
WARNING: [Synth 8-3331] design controller has unconnected port inst[10]
WARNING: [Synth 8-3331] design controller has unconnected port inst[9]
WARNING: [Synth 8-3331] design controller has unconnected port inst[8]
WARNING: [Synth 8-3331] design controller has unconnected port inst[7]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_rst_i
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_clk_i
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_wen_i
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[13]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[12]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[11]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[10]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[9]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[8]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[7]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[6]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[5]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[4]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[3]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[2]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[1]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_adr_i[0]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[31]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[30]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[29]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[28]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[27]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[26]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[25]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[24]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[23]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[22]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[21]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[20]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[19]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[18]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[17]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[16]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[15]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[14]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[13]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[12]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[11]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[10]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[9]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[8]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[7]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[6]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[5]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[4]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[3]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[2]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[1]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_dat_i[0]
WARNING: [Synth 8-3331] design IFetch has unconnected port upg_done_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 397.633 ; gain = 155.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 397.633 ; gain = 155.562
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp4/prgrom_in_context.xdc] for cell 'uif/instmem'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp4/prgrom_in_context.xdc] for cell 'uif/instmem'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp5/RAM_in_context.xdc] for cell 'umem/ram'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp5/RAM_in_context.xdc] for cell 'umem/ram'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc] for cell 'uart'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp7/cpuclk_in_context.xdc] for cell 'uclk'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp7/cpuclk_in_context.xdc] for cell 'uclk'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 740.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 740.219 ; gain = 498.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 740.219 ; gain = 498.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx. (constraint file  G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx. (constraint file  G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for tx. (constraint file  G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx. (constraint file  G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-12220-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc, line 106).
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uif/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for umem/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 740.219 ; gain = 498.148
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tube_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "J" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:38]
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUResult" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'state1_reg[3:0]' into 'state2_reg[3:0]' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:34]
WARNING: [Synth 8-6014] Unused sequential element state1_reg was removed.  [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:34]
INFO: [Synth 8-5546] ROM "tub_control1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_reg' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/MemOrIO.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 740.219 ; gain = 498.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   9 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	   3 Input      1 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Immi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module dmemory32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module leds 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module seven_segment_tube 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module switches 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tube_clock/count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tube_clock/tube_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "uctrl/lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/J" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tube_tb/tub_control1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design CPU has unconnected port button4[3]
WARNING: [Synth 8-3331] design CPU has unconnected port button4[1]
WARNING: [Synth 8-3331] design CPU has unconnected port button4[0]
INFO: [Synth 8-3886] merging instance 'uswitch/switchData_reg[8]' (FDCE) to 'uswitch/switchData_reg[15]'
INFO: [Synth 8-3886] merging instance 'uswitch/switchData_reg[9]' (FDCE) to 'uswitch/switchData_reg[15]'
INFO: [Synth 8-3886] merging instance 'uswitch/switchData_reg[10]' (FDCE) to 'uswitch/switchData_reg[15]'
INFO: [Synth 8-3886] merging instance 'uswitch/switchData_reg[11]' (FDCE) to 'uswitch/switchData_reg[15]'
INFO: [Synth 8-3886] merging instance 'uswitch/switchData_reg[12]' (FDCE) to 'uswitch/switchData_reg[15]'
INFO: [Synth 8-3886] merging instance 'uswitch/switchData_reg[13]' (FDCE) to 'uswitch/switchData_reg[15]'
INFO: [Synth 8-3886] merging instance 'uswitch/switchData_reg[14]' (FDCE) to 'uswitch/switchData_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uswitch/switchData_reg[15] )
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control2_reg[0]' (FDE) to 'tube_tb/tub_control1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tube_tb/tub_control1_reg[0] )
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/pc_plus4_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uswitch/switchData_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (tube_tb/tub_control1_reg[0]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:03:27 . Memory (MB): peak = 975.246 ; gain = 733.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uclk/clk_out1' to pin 'uclk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uclk/clk_out2' to pin 'uclk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:57 ; elapsed = 00:03:32 . Memory (MB): peak = 1013.570 ; gain = 771.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:03:32 . Memory (MB): peak = 1016.840 ; gain = 774.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:58 ; elapsed = 00:03:33 . Memory (MB): peak = 1063.234 ; gain = 821.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:58 ; elapsed = 00:03:34 . Memory (MB): peak = 1063.234 ; gain = 821.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:58 ; elapsed = 00:03:34 . Memory (MB): peak = 1063.234 ; gain = 821.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:03:34 . Memory (MB): peak = 1063.234 ; gain = 821.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:58 ; elapsed = 00:03:34 . Memory (MB): peak = 1063.234 ; gain = 821.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:58 ; elapsed = 00:03:34 . Memory (MB): peak = 1063.234 ; gain = 821.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:58 ; elapsed = 00:03:34 . Memory (MB): peak = 1063.234 ; gain = 821.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |uart_bmpg_0   |         1|
|3     |prgrom        |         1|
|4     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |cpuclk      |     1|
|3     |prgrom      |     1|
|4     |uart_bmpg_0 |     1|
|5     |BUFG        |     4|
|6     |CARRY4      |    32|
|7     |LUT1        |     4|
|8     |LUT2        |    68|
|9     |LUT3        |    29|
|10    |LUT4        |   169|
|11    |LUT5        |   159|
|12    |LUT6        |   792|
|13    |MUXF7       |   256|
|14    |MUXF8       |   104|
|15    |FDCE        |  1048|
|16    |FDRE        |    68|
|17    |LD          |    68|
|18    |IBUF        |    20|
|19    |OBUF        |    40|
+------+------------+------+

Report Instance Areas: 
+------+-------------+-------------------+------+
|      |Instance     |Module             |Cells |
+------+-------------+-------------------+------+
|1     |top          |                   |  2978|
|2     |  mio        |MemOrIO            |   102|
|3     |  tube_clock |clock_divider      |    52|
|4     |  tube_tb    |seven_segment_tube |    20|
|5     |  uALU       |ALU                |   128|
|6     |  udcd       |decoder            |  1909|
|7     |  uif        |IFetch             |   591|
|8     |  uled       |leds               |    16|
|9     |  umem       |dmemory32          |    33|
|10    |  uswitch    |switches           |     8|
+------+-------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:58 ; elapsed = 00:03:34 . Memory (MB): peak = 1063.234 ; gain = 821.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:51 ; elapsed = 00:03:29 . Memory (MB): peak = 1063.234 ; gain = 478.578
Synthesis Optimization Complete : Time (s): cpu = 00:02:58 ; elapsed = 00:03:34 . Memory (MB): peak = 1063.234 ; gain = 821.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 480 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  LD => LDCE: 68 instances

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:00 ; elapsed = 00:03:38 . Memory (MB): peak = 1063.234 ; gain = 831.758
INFO: [Common 17-1381] The checkpoint 'G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1063.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 17 14:16:56 2024...
