// Seed: 2352538893
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout id_15;
  input id_14;
  input id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  output id_9;
  output id_8;
  input id_7;
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_5 = ~id_13;
  reg id_15 = 1;
  assign id_5 = ~id_7;
  logic id_16;
  always @(1 or negedge (id_15))
    if (1) id_4 <= 1;
    else id_15 <= 1;
endmodule
