{
  "Top": "polar_clip",
  "RtlTop": "polar_clip",
  "RtlPrefix": "",
  "RtlSubPrefix": "polar_clip_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_sample": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_axis<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_sample",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_sample": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_axis<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_sample",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top polar_clip -name polar_clip"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "polar_clip"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "18"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "polar_clip",
    "Version": "1.0",
    "DisplayName": "Polar_clip",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_polar_clip_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/polar_clip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/polar_clip_mac_muladd_16s_16s_32s_32_4_1.vhd",
      "impl\/vhdl\/polar_clip_mul_mul_10ns_25s_25_4_1.vhd",
      "impl\/vhdl\/polar_clip_mul_mul_16s_16s_16_4_1.vhd",
      "impl\/vhdl\/polar_clip_mul_mul_16s_16s_32_4_1.vhd",
      "impl\/vhdl\/polar_clip_rotation_cos_lut.vhd",
      "impl\/vhdl\/polar_clip_rotation_sin_lut.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/polar_clip.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/polar_clip_mac_muladd_16s_16s_32s_32_4_1.v",
      "impl\/verilog\/polar_clip_mul_mul_10ns_25s_25_4_1.v",
      "impl\/verilog\/polar_clip_mul_mul_16s_16s_16_4_1.v",
      "impl\/verilog\/polar_clip_mul_mul_16s_16s_32_4_1.v",
      "impl\/verilog\/polar_clip_rotation_cos_lut.v",
      "impl\/verilog\/polar_clip_rotation_cos_lut_rom.dat",
      "impl\/verilog\/polar_clip_rotation_sin_lut.v",
      "impl\/verilog\/polar_clip_rotation_sin_lut_rom.dat",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/polar_clip.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/polar_clip.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/proj\/xsjhdstaff4\/abehbood\/Model_Composer_Examples_3\/lab8\/polar_clip\/solution1\/.debug\/polar_clip.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_sample:out_sample",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_sample": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "in_sample_",
      "ports": [
        "in_sample_TDATA",
        "in_sample_TKEEP",
        "in_sample_TLAST",
        "in_sample_TREADY",
        "in_sample_TSTRB",
        "in_sample_TVALID"
      ]
    },
    "out_sample": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "out_sample_",
      "ports": [
        "out_sample_TDATA",
        "out_sample_TKEEP",
        "out_sample_TLAST",
        "out_sample_TREADY",
        "out_sample_TSTRB",
        "out_sample_TVALID"
      ]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_sample_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_sample_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_sample_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_sample_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_sample_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_sample_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "out_sample_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_sample_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_sample_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_sample_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_sample_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_sample_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "polar_clip"},
    "Info": {"polar_clip": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"polar_clip": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "5",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "213",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1222",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-06-12 13:45:55 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
