# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Feb 17 16:38:20 2015
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: qgpwindowsvb-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/specctra.did
# Current time = Tue Feb 17 16:38:20 2015
# PCB C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-360.0000 ylo=-1120.0000 xhi=16360.0000 yhi=16360.0000
# Total 908 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 362, Vias Processed 63
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 3
# Components Placed 941, Images Processed 977, Padstacks Processed 24
# Nets Processed 870, Net Terminals 3308
# PCB Area=231040000.000  EIC=281  Area/EIC=822206.406  SMDs=689
# Total Pin Count: 3937
# Signal Connections Created 1257
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 870 Connections 2225 Unroutes 1965
# Signal Layers 2 Power Layers 3
# Wire Junctions 69, at vias 28 Total Vias 63
# Percent Connected   11.06
# Manhattan Length 2155050.7600 Horizontal 982656.5360 Vertical 1172394.2240
# Routed Length 95083.3496 Horizontal 47752.1000 Vertical 47635.8000
# Ratio Actual / Manhattan   0.0441
# Unconnected Length 2076488.7600 Horizontal 953065.9900 Vertical 1123422.7700
# Total Conflicts: 156 (Cross: 14, Clear: 142, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5_rules.do ...
defkey (q ) (write session C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/tubii_v5.ses;quit)
# Colormap Written to File _notify.std
# Enter command <write session C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaab02036.tmp
# Session Files Saved as C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaab02036.tmp
quit
