// Seed: 2772139306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 : ""] id_7;
  ;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    input wand id_4#(1),
    output supply0 id_5,
    output wand id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    output tri id_13,
    output wire id_14,
    input tri id_15,
    input uwire id_16,
    output tri id_17,
    output tri1 id_18,
    input supply1 id_19
);
  assign id_14 = -1;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
endmodule
