@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO231 :"c:\users\fernando\desktop\pilas\stack\stackpointer00.vhdl":22:4:22:5|Found counter in view:work.topStack00(topstack0) instance RA04.outcontrd[4:0] 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"c:\users\fernando\desktop\pilas\stack\stack00.vhdl":23:7:23:13|Generating RAM RA03.wordram[6:0]
@N: FX1056 |Writing EDF file: C:\Users\FERNANDO\Desktop\pilas\STACK\stack\stack_stack.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock div00|SalidaOsc_derived_clock with period 480.77ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
