// Seed: 2766538567
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input id_4
);
  type_7(
      1, 1, 1, id_0, 1, id_4, !id_1
  );
  reg id_5;
  always @(posedge id_4) id_5 <= id_4 == id_0 ? 1 : (1'b0 - 1);
endmodule
