GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      84 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:32,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1410:1410:1410:4000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/vectoradd/sm86_a6000/input-1000000/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1410000000.000000:1410000000.000000:1410000000.000000:4000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070921985816:0.00000000070921985816:0.00000000070921985816:0.00000000025000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd4db600000,8000000
launching memcpy command : MemcpyHtoD,0x00007fd4e2a00000,8000000
launching memcpy command : MemcpyHtoD,0x00007fd4e3200000,8000000
Processing kernel /benchrun/accelsim-sass/vectoradd/sm86_a6000/input-1000000/results/traces/kernel-1.traceg
-kernel name = _Z6vecAddPdS_S_i
-kernel id = 1
-grid dim = (977,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fd507000000
-local mem base_addr = 0x00007fd505000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/vectoradd/sm86_a6000/input-1000000/results/traces/kernel-1.traceg
launching kernel name: _Z6vecAddPdS_S_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 99,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 100,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 101,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 102,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 103,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 104,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 105,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 106,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 107,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 108,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 109,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 110,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 111,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 112,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 113,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 114,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 115,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 116,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 117,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 118,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 119,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 120,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 121,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 122,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 123,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 124,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 125,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 126,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 127,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 128,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 129,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 130,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 131,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 132,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 133,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 134,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 135,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 136,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 137,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 138,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 139,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 140,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 141,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 142,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 143,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 144,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 145,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 146,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 147,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 148,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 149,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 150,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 151,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 152,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 153,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 154,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 155,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 156,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 157,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 158,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 159,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 160,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 161,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 162,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 163,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 164,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 165,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 166,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 167,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 168,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 169,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 170,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 171,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 172,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 173,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 174,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 175,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 176,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 177,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 178,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 179,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 180,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 181,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 182,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 183,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 184,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 185,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 186,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 187,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 188,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 189,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 190,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 191,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 192,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 193,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 194,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 195,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 196,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 197,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 198,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 199,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 200,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 201,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 202,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 203,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 204,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 205,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 206,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 207,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 208,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 209,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 210,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 211,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 212,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 213,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 214,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 215,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 216,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 217,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 218,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 219,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 220,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 221,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 222,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 223,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 224,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 225,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 226,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 227,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 228,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 229,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 230,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 231,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 232,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 233,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 234,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 235,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 236,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 237,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 238,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 239,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 240,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 241,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 242,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 243,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 244,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 245,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 246,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 247,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 248,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 249,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 250,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 251,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 252,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 253,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 254,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 255,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 256,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 257,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 258,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 259,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 260,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 261,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 262,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 263,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 264,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 265,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 266,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 267,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 268,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 269,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 270,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 271,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 272,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 273,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 274,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 275,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 276,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 277,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 278,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 279,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 280,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 281,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 282,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 283,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 284,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 285,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 286,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 287,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 288,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 289,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 290,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 291,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 292,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 293,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 294,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 295,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 296,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 297,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 298,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 299,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 300,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 301,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 302,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 303,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 304,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 305,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 306,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 307,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 308,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 309,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 310,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 311,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 312,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 313,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 314,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 315,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 316,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 317,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 318,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 319,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 320,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 321,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 322,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 323,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 324,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 325,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 326,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 327,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 328,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 329,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 330,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 331,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 332,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 333,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 334,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 335,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 336,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 337,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 338,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 339,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 340,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 341,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 342,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 343,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 344,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 345,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 346,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 347,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 348,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 349,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 350,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 351,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 352,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 353,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 354,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 355,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 356,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 357,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 358,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 359,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 360,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 361,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 362,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 363,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 364,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 365,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 366,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 367,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 368,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 369,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 370,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 371,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 372,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 373,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 374,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 375,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 376,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 377,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 378,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 379,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 380,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 381,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 382,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 383,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 384,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 385,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 386,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 387,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 388,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 389,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 390,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 391,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 392,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 393,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 394,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 395,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 396,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 397,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 398,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 399,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 400,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 401,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 402,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 403,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 404,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 405,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 406,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 407,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 408,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 409,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 410,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 411,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 412,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 413,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 414,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 415,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 416,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 417,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 418,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 419,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 420,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 421,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 422,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 423,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 424,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 425,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 426,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 427,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 428,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 429,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 430,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 431,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 432,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 433,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 434,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 435,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 436,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 437,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 438,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 439,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 440,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 441,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 442,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 443,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 444,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 445,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 446,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 447,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 448,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 449,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 450,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 451,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 452,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 453,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 454,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 455,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 456,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 457,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 458,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 459,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 460,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 461,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 462,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 463,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 464,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 465,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 466,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 467,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 468,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 469,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 470,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 471,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 472,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 473,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 474,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 475,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 476,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 477,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 478,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 479,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 480,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 481,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 482,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 483,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 484,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 485,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 486,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 487,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 488,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 489,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 490,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 491,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 492,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 493,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 494,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 495,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 496,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 497,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 498,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 499,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 500,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 501,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 502,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 503,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 504,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 505,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 506,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 507,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 508,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 509,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 510,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 511,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 512,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 513,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 514,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 515,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 516,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 517,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 518,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 519,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 520,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 521,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 522,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 523,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 524,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 525,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 526,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 527,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 528,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 529,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 530,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 531,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 532,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 533,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 534,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 535,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 536,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 537,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 538,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 539,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 540,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 541,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 542,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 543,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 544,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 545,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 546,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 547,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 548,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 549,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 550,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 551,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 552,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 553,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 554,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 555,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 556,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 557,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 558,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 559,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 560,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 561,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 562,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 563,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 564,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 565,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 566,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 567,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 568,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 569,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 570,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 571,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 572,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 573,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 574,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 575,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 576,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 577,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 578,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 579,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 580,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 581,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 582,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 583,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 584,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 585,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 586,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 587,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 588,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 589,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 590,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 591,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 592,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 593,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 594,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 595,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 596,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 597,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 598,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 599,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 600,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 601,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 602,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 603,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 604,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 605,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 606,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 607,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 608,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 609,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 610,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 611,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 612,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 613,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 614,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 615,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 616,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 617,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 618,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 619,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 620,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 621,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 622,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 623,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 624,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 625,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 626,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 627,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 628,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 629,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 630,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 631,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 632,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 633,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 634,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 635,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 636,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 637,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 638,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 639,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 640,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 641,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 642,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 643,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 644,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 645,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 646,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 647,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 648,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 649,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 650,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 651,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 652,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 653,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 654,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 655,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 656,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 657,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 658,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 659,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 660,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 661,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 662,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 663,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 664,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 665,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 666,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 667,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 668,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 669,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 670,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 671,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 672,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 673,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 674,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 675,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 676,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 677,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 678,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 679,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 680,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 681,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 682,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 683,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 684,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 685,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 686,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 687,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 688,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 689,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 690,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 691,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 692,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 693,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 694,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 695,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 696,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 697,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 698,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 699,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 700,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 701,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 702,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 703,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 704,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 705,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 706,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 707,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 708,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 709,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 710,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 711,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 712,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 713,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 714,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 715,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 716,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 717,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 718,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 719,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 720,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 721,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 722,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 723,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 724,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 725,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 726,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 727,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 728,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 729,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 730,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 731,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 732,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 733,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 734,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 735,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 736,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 737,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 738,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 739,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 740,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 741,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 742,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 743,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 744,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 745,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 746,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 747,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 748,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 749,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 750,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 751,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 752,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 753,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 754,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 755,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 756,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 757,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 758,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 759,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 760,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 761,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 762,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 763,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 764,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 765,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 766,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 767,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 768,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 769,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 770,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 771,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 772,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 773,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 774,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 775,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 776,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 777,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 778,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 779,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 780,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 781,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 782,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 783,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 784,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 785,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 786,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 787,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 788,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 789,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 790,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 791,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 792,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 793,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 794,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 795,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 796,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 797,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 798,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 799,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 800,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 801,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 802,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 803,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 804,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 805,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 806,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 807,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 808,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 809,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 810,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 811,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 812,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 813,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 814,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 815,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 816,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 817,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 818,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 819,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 820,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 821,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 822,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 823,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 824,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 825,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 826,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 827,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 828,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 829,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 830,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 831,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 832,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 833,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 834,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 835,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 836,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 837,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 838,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 839,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 840,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 841,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 842,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 843,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 844,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 845,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 846,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 847,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 848,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 849,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 850,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 851,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 852,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 853,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 854,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 855,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 856,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 857,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 858,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 859,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 860,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 861,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 862,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 863,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 864,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 865,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 866,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 867,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 868,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 869,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 870,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 871,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 872,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 873,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 874,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 875,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 876,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 877,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 878,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 879,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 880,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 881,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 882,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 883,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 884,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 885,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 886,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 887,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 888,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 889,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 890,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 891,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 892,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 893,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 894,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 895,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 896,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 897,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 898,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 899,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 900,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 901,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 902,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 903,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 904,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 905,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 906,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 907,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 908,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 909,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 910,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 911,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 912,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 913,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 914,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 915,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 916,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 917,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 918,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 919,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 920,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 921,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 922,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 923,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 924,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 925,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 926,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 927,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 928,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 929,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 930,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 931,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 932,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 933,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 934,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 935,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 936,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 937,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 938,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 939,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 940,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 941,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 942,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 943,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 944,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 945,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 946,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 947,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 948,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 949,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 950,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 951,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 952,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 953,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 954,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 955,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 956,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 957,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 958,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 959,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 960,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 961,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 962,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 963,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 964,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 965,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 966,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 967,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 968,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 969,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 970,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 971,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 972,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 973,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 974,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 975,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 976,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6vecAddPdS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 138647
gpu_sim_insn = 22004032
gpu_ipc =     158.7054
gpu_tot_sim_cycle = 138647
gpu_tot_sim_insn = 22004032
gpu_tot_ipc =     158.7054
gpu_tot_issued_cta = 977
gpu_occupancy = 52.7353% 
gpu_tot_occupancy = 52.7353% 
max_total_param_size = 0
gpu_stall_dramfull = 618871
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.4094
partiton_level_parallism_total  =       5.4094
partiton_level_parallism_util =       6.0381
partiton_level_parallism_util_total  =       6.0381
L2_BW  =     244.0731 GB/Sec
L2_BW_total  =     244.0731 GB/Sec
gpu_total_sim_rate=55010

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57958
	L1D_cache_core[1]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61723
	L1D_cache_core[2]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58299
	L1D_cache_core[3]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68419
	L1D_cache_core[4]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58067
	L1D_cache_core[5]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59649
	L1D_cache_core[6]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70738
	L1D_cache_core[7]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57193
	L1D_cache_core[8]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64851
	L1D_cache_core[9]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63947
	L1D_cache_core[10]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63070
	L1D_cache_core[11]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61707
	L1D_cache_core[12]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62668
	L1D_cache_core[13]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56942
	L1D_cache_core[14]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64885
	L1D_cache_core[15]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63452
	L1D_cache_core[16]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55569
	L1D_cache_core[17]: Access = 9984, Miss = 9984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65671
	L1D_cache_core[18]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74194
	L1D_cache_core[19]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63870
	L1D_cache_core[20]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69390
	L1D_cache_core[21]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60142
	L1D_cache_core[22]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63339
	L1D_cache_core[23]: Access = 8880, Miss = 8880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56774
	L1D_cache_core[24]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52528
	L1D_cache_core[25]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67151
	L1D_cache_core[26]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62192
	L1D_cache_core[27]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69730
	L1D_cache_core[28]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76347
	L1D_cache_core[29]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57629
	L1D_cache_core[30]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54282
	L1D_cache_core[31]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63800
	L1D_cache_core[32]: Access = 9984, Miss = 9984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58589
	L1D_cache_core[33]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67479
	L1D_cache_core[34]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50780
	L1D_cache_core[35]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68145
	L1D_cache_core[36]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60254
	L1D_cache_core[37]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55418
	L1D_cache_core[38]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59603
	L1D_cache_core[39]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63727
	L1D_cache_core[40]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64502
	L1D_cache_core[41]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63997
	L1D_cache_core[42]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62890
	L1D_cache_core[43]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45078
	L1D_cache_core[44]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59607
	L1D_cache_core[45]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61265
	L1D_cache_core[46]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59471
	L1D_cache_core[47]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63419
	L1D_cache_core[48]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73791
	L1D_cache_core[49]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61430
	L1D_cache_core[50]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57835
	L1D_cache_core[51]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64141
	L1D_cache_core[52]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72291
	L1D_cache_core[53]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58708
	L1D_cache_core[54]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63258
	L1D_cache_core[55]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56023
	L1D_cache_core[56]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55944
	L1D_cache_core[57]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70900
	L1D_cache_core[58]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50941
	L1D_cache_core[59]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63775
	L1D_cache_core[60]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59047
	L1D_cache_core[61]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63315
	L1D_cache_core[62]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65069
	L1D_cache_core[63]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69634
	L1D_cache_core[64]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54252
	L1D_cache_core[65]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60954
	L1D_cache_core[66]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63843
	L1D_cache_core[67]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64750
	L1D_cache_core[68]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57855
	L1D_cache_core[69]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59627
	L1D_cache_core[70]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58063
	L1D_cache_core[71]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52636
	L1D_cache_core[72]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75146
	L1D_cache_core[73]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59156
	L1D_cache_core[74]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62971
	L1D_cache_core[75]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68829
	L1D_cache_core[76]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75994
	L1D_cache_core[77]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51645
	L1D_cache_core[78]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72437
	L1D_cache_core[79]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50718
	L1D_cache_core[80]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62593
	L1D_cache_core[81]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55757
	L1D_cache_core[82]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69224
	L1D_cache_core[83]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59402
	L1D_total_cache_accesses = 750000
	L1D_total_cache_misses = 750000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5212354
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5202001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 250000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 599655
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4602346
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10353
ctas_completed 977, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 
gpgpu_n_tot_thrd_icount = 23004032
gpgpu_n_tot_w_icount = 718876
gpgpu_n_stall_shd_mem = 1843622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500000
gpgpu_n_mem_write_global = 250000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2000000
gpgpu_n_store_insn = 1000000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1749872
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 93750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1797460	W0_Idle:9468990	W0_Scoreboard:32326660	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:687626
single_issue_nums: WS0:179726	WS1:179726	WS2:179712	WS3:179712	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000000 {8:500000,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10000000 {40:250000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000000 {40:500000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2000000 {8:250000,}
maxmflatency = 12675 
max_icnt2mem_latency = 11667 
maxmrqlatency = 1121 
max_icnt2sh_latency = 60 
averagemflatency = 3280 
avg_icnt2mem_latency = 2631 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 2 
mrq_lat_table:126488 	8697 	16552 	33311 	65486 	86152 	88112 	76325 	40845 	2997 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22221 	20947 	83276 	145798 	229182 	230526 	18050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	35127 	12844 	24088 	47887 	82783 	149630 	217214 	175054 	5373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	675430 	51589 	17487 	4852 	642 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	4 	13 	226 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        66        71        30        45        26        33        53        60        42        55        41        72        89        81        67        67 
dram[1]:        78        35        39        53        25        23        27        37        29        35        37        41        85        86        81        75 
dram[2]:        28        56        49        59        28        34        39        34        45        31        26        37        88        91        81        83 
dram[3]:        36        48        43        55        25        30        26        43        37        41        43        37        95        96        75        76 
dram[4]:        27        27        24        27        23        25        34        40        31        29        18        19        47        47        41        43 
dram[5]:        24        24        23        21        28        28        20        22        15        15        23        23        44        47        42        42 
dram[6]:        26        25        20        29        21        21        24        33        16        17        22        22        47        47        38        38 
dram[7]:        22        22        28        28        21        21        23        30        26        24        22        20        48        48        41        42 
dram[8]:        29        29        24        29        20        22        28        27        25        22        18        23        45        45        32        32 
dram[9]:        22        22        23        24        16        15        25        22        28        26        18        19        48        48        33        33 
dram[10]:        22        22        19        25        24        18        22        24        25        25        19        18        46        46        41        41 
dram[11]:        26        26        21        23        19        23        23        20        20        20        24        20        39        40        40        40 
maximum service time to same row:
dram[0]:      5688      5638      5692      5644      5626      5608      5627      5608      5630      5609      5635      5611      5674      5642      5709      5643 
dram[1]:      5712      5644      5717      5645      5626      5608      5629      5609      5633      5609      5631      5610      5705      5641      5682      5650 
dram[2]:      5623      5608      5624      5608      5681      5656      5668      5658      5676      5657      5678      5658      5627      5609      5630      5611 
dram[3]:      5624      5608      5623      5609      5678      5660      5678      5655      5674      5656      5668      5657      5628      5609      5629      5610 
dram[4]:      5620      5608      5621      5609      5643      5632      5644      5633      5642      5633      5643      5633      5616      5608      5617      5609 
dram[5]:      5619      5608      5622      5610      5648      5635      5642      5632      5637      5629      5645      5636      5673      5671      5612      5608 
dram[6]:      5640      5627      5646      5633      5619      5609      5617      5608      5620      5608      5623      5611      5659      5654      5637      5624 
dram[7]:      5644      5629      5646      5630      5620      5608      5621      5609      5620      5608      5620      5609      5640      5628      5641      5629 
dram[8]:      5621      5609      5619      5608      5642      5632      5649      5635      5644      5635      5637      5629      5612      5608      5667      5666 
dram[9]:      5620      5608      5621      5609      5643      5632      5644      5633      5642      5633      5643      5633      5616      5608      5617      5609 
dram[10]:      5644      5629      5645      5630      5620      5608      5621      5609      5620      5608      5620      5609      5640      5628      5641      5629 
dram[11]:      5645      5632      5640      5627      5617      5608      5620      5610      5622      5609      5620      5608      5637      5624      5657      5653 
average row accesses per activate:
dram[0]:  3.494745  3.517494  3.655959  3.681702  3.504439  3.756920  3.622800  3.775546  3.678876  3.765475  3.712424  3.829749  3.587838  3.700348  3.456026  3.633562 
dram[1]:  3.416272  3.468324  3.654561  3.575207  3.426540  3.574135  3.488297  3.641112  3.502028  3.619447  3.452343  3.634354  3.487685  3.504951  3.427302  3.410772 
dram[2]:  3.376269  3.376269  3.564716  3.664407  3.343099  3.434679  3.493937  3.563067  3.626891  3.620805  3.360566  3.524712  3.528239  3.504951  3.321596  3.589180 
dram[3]:  3.363142  3.462770  3.545902  3.735751  3.323868  3.471955  3.376563  3.513821  3.451639  3.522023  3.385590  3.479251  3.403846  3.487685  3.406426  3.495058 
dram[4]:  2.537634  2.628713  2.610086  2.655820  2.522050  2.564848  2.692503  2.716667  2.538922  2.617284  2.540606  2.597274  2.571782  2.546569  2.541667  2.573201 
dram[5]:  2.447005  2.501767  2.476079  2.526191  2.467911  2.545126  2.670025  2.721438  2.476635  2.516014  2.539394  2.536319  2.531060  2.630380  2.531136  2.588015 
dram[6]:  2.469767  2.559036  2.582725  2.650437  2.434983  2.429392  2.591687  2.666667  2.465116  2.514828  2.558537  2.606211  2.460901  2.526764  2.520049  2.625316 
dram[7]:  2.419134  2.455491  2.608108  2.604908  2.582417  2.595092  2.610837  2.633540  2.531661  2.603194  2.542476  2.591584  2.552825  2.549693  2.510896  2.592500 
dram[8]:  2.504122  2.595849  2.654568  2.715749  2.419026  2.446735  2.548077  2.566586  2.517815  2.541966  2.541162  2.564103  2.537241  2.597500  2.515152  2.564895 
dram[9]:  2.387205  2.502353  2.513033  2.608856  2.408117  2.489511  2.436782  2.453704  2.558504  2.615290  2.560976  2.628285  2.554054  2.679124  2.564895  2.521264 
dram[10]:  2.474971  2.518957  2.549279  2.628253  2.512941  2.545888  2.448037  2.520808  2.487690  2.538278  2.360674  2.403890  2.577447  2.567901  2.461995  2.509685 
dram[11]:  2.553421  2.565742  2.456547  2.554217  2.538005  2.599757  2.495878  2.571602  2.567797  2.599265  2.554744  2.592592  2.631646  2.700000  2.476134  2.515152 
average row locality = 544971/183977 = 2.962169
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3936      3936      3936      3936      3944      3944      3936      3936      3936      3936      3876      3876      3840      3840      3840      3840 
dram[1]:      3936      3936      3936      3936      3944      3944      3936      3936      3936      3936      3876      3876      3840      3840      3840      3840 
dram[2]:      3936      3936      3936      3936      3940      3940      3936      3936      3936      3936      3880      3880      3840      3840      3840      3840 
dram[3]:      3936      3936      3936      3936      3940      3940      3936      3936      3936      3936      3880      3880      3840      3840      3840      3840 
dram[4]:      1968      1968      1968      1968      1964      1964      1968      1968      1968      1968      1940      1940      1920      1920      1920      1920 
dram[5]:      1968      1968      1968      1968      1964      1964      1968      1968      1968      1968      1940      1940      1920      1920      1920      1920 
dram[6]:      1968      1968      1968      1968      1964      1964      1968      1968      1968      1968      1940      1940      1920      1920      1920      1920 
dram[7]:      1968      1968      1968      1968      1964      1964      1968      1968      1968      1968      1940      1940      1920      1920      1920      1920 
dram[8]:      1968      1968      1968      1968      1984      1984      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
dram[9]:      1968      1968      1968      1968      1984      1984      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
dram[10]:      1968      1968      1968      1968      1984      1984      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
dram[11]:      1968      1968      1968      1968      1984      1984      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
total dram reads = 500000
bank skew: 3944/1920 = 2.05
chip skew: 62488/31232 = 2.00
number of total write accesses:
dram[0]:      1548      1548      1556      1560      1592      1596      1544      1548      1532      1532      1588      1592      1632      1632      1616      1616 
dram[1]:      1556      1556      1564      1560      1576      1580      1544      1544      1528      1528      1592      1592      1632      1632      1612      1612 
dram[2]:      1556      1556      1552      1552      1584      1592      1544      1544      1520      1520      1592      1596      1632      1632      1620      1624 
dram[3]:      1556      1556      1560      1560      1564      1572      1544      1544      1528      1528      1584      1584      1632      1632      1604      1612 
dram[4]:       624       624       616       616       608       608       604       604       608       608       624       624       632       632       616       616 
dram[5]:       624       624       616       616       604       604       608       608       608       612       620       620       632       632       612       612 
dram[6]:       624       624       620       620       608       608       608       608       608       608       632       632       628       628       616       616 
dram[7]:       624       624       620       620       604       604       608       608       604       604       620       616       632       632       616       616 
dram[8]:       632       632       612       612       608       608       608       608       608       608       620       624       632       632       620       620 
dram[9]:       636       636       612       612       608       608       608       608       612       612       624       624       636       636       620       620 
dram[10]:       632       632       612       612       608       608       608       608       616       616       628       628       640       640       612       612 
dram[11]:       636       636       608       608       612       612       604       604       612       612       624       624       636       636       620       620 
total dram writes = 179884
bank skew: 1632/604 = 2.70
chip skew: 25232/9852 = 2.56
average mf latency per bank:
dram[0]:       3940      3914      3937      3904      4073      4054      4151      4131      4124      4108      4042      4018      3998      3992      3929      3915
dram[1]:       4075      4037      4119      4102      4218      4210      4321      4299      4302      4262      4204      4176      4176      4137      4099      4070
dram[2]:       4239      4177      4272      4195      4402      4323      4463      4374      4475      4401      4414      4341      4336      4260      4262      4190
dram[3]:       4239      4178      4285      4205      4412      4323      4486      4413      4495      4410      4412      4322      4323      4238      4332      4230
dram[4]:       2893      2878      2941      2939      3001      3003      3037      3032      3084      3077      3016      3000      2897      2894      2961      2962
dram[5]:       2904      2893      2946      2939      3072      3057      3034      3025      3091      3075      2981      2975      2969      2961      2932      2933
dram[6]:       2919      2913      2880      2860      3007      2998      3030      3022      2993      2995      2967      2953      3033      3034      2912      2888
dram[7]:       2935      2922      2879      2866      2995      2986      3072      3066      3002      3003      2989      3004      3013      2999      2957      2952
dram[8]:       2891      2881      2868      2861      3065      3064      3019      3029      3096      3086      3052      3051      2945      2931      2885      2886
dram[9]:       2884      2871      2918      2917      3054      3044      3065      3068      3064      3059      3083      3077      2972      2964      2956      2942
dram[10]:       2916      2910      2896      2896      3069      3070      3059      3049      3054      3059      3052      3049      2989      2996      2972      2958
dram[11]:       2893      2890      2918      2909      3025      3017      3046      3057      3077      3069      3051      3046      3050      3044      2985      2980
maximum mf latency per bank:
dram[0]:      12071     11321     11201     10883     11196     11179     11650     11826     10933     11255     10908     11132     11807     11641     10440     10860
dram[1]:      12518     11724     11112     11256     11711     11717     12048     12032     11566     11645     11583     11662     11614     11755     10970     11197
dram[2]:      12635     12675     11251     11240     12068     12086     12663     11849     11607     11231     11896     11857     11563     11805     11503     11465
dram[3]:      12042     12438     11072     11545     11632     11737     11699     11794     11373     11563     11825     11871     12039     12542     11612     11730
dram[4]:      10583     10585      9092      9088      9739      9754      9685      9677      9202      9206      9065      9068      9503      9543      8643      9017
dram[5]:      10586     10583      9523      9544      9729      9731      9714      9731      9508      9399      9022      9012      9701      9703      9491      9489
dram[6]:      10134     10139      9398      9390      9759      9761      9666      9764      9370      9430      9046      9042      9513      9511      9143      9148
dram[7]:       9225     10581      8698      9107      9725      9728      9694      9702      9329      9621      8989      9133      9495      9501      9170      9161
dram[8]:      10134     10139      9066      9065      9597      9602      9086      9154      9241      9235      9387      9722      9491      9486      9304      9307
dram[9]:      10106     10101      8701      9041      9825      9844      9097      9084      9291      9316      9303      9314      9686      9675      9147      9141
dram[10]:      10583     10583      9015      9015      9590      9806      9222      9235      9054      9248      8997      9225      9650      9652      9239      9244
dram[11]:       9609      9606      8680      8683      9727      9726      9100      9084      9282      9297      9387      9378      9753      9760      9328      9257
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 138653 -   mf: uid=2919898, sid4294967295:w4294967295, part=0, addr=0x7fd4e3816f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138399), 
Ready @ 138657 -   mf: uid=2919900, sid4294967295:w4294967295, part=0, addr=0x7fd4e3816f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138403), 
Ready @ 138756 -   mf: uid=2919931, sid4294967295:w4294967295, part=0, addr=0x7fd4e383e300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138502), 
Ready @ 138805 -   mf: uid=2919941, sid4294967295:w4294967295, part=0, addr=0x7fd4e383bd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138551), 
Ready @ 138808 -   mf: uid=2919942, sid4294967295:w4294967295, part=0, addr=0x7fd4e383bd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138554), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=273586 n_act=18873 n_pre=18857 n_ref_event=0 n_req=68796 n_rd=62488 n_rd_L2_A=0 n_write=0 n_wr_bk=25232 bw_util=0.8921
n_activity=374618 dram_eff=0.9366
bk0: 3936a 70324i bk1: 3936a 75388i bk2: 3936a 74577i bk3: 3936a 72702i bk4: 3944a 69496i bk5: 3944a 69244i bk6: 3936a 74973i bk7: 3936a 71730i bk8: 3936a 72951i bk9: 3936a 74984i bk10: 3876a 80870i bk11: 3876a 77865i bk12: 3840a 84350i bk13: 3840a 73117i bk14: 3840a 78609i bk15: 3840a 70169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725667
Row_Buffer_Locality_read = 0.752672
Row_Buffer_Locality_write = 0.458148
Bank_Level_Parallism = 13.827232
Bank_Level_Parallism_Col = 11.494841
Bank_Level_Parallism_Ready = 5.174736
write_to_read_ratio_blp_rw_average = 0.355724
GrpLevelPara = 3.962744 

BW Util details:
bwutil = 0.892093 
total_CMD = 393322 
util_bw = 350880 
Wasted_Col = 22923 
Wasted_Row = 275 
Idle = 19244 

BW Util Bottlenecks: 
RCDc_limit = 21842 
RCDWRc_limit = 4123 
WTRc_limit = 95141 
RTWc_limit = 125525 
CCDLc_limit = 27570 
rwq = 0 
CCDLc_limit_alone = 10609 
WTRc_limit_alone = 87831 
RTWc_limit_alone = 115874 

Commands details: 
total_CMD = 393322 
n_nop = 273586 
Read = 62488 
Write = 0 
L2_Alloc = 0 
L2_WB = 25232 
n_act = 18873 
n_pre = 18857 
n_ref = 0 
n_req = 68796 
total_req = 87720 

Dual Bus Interface Util: 
issued_total_row = 37730 
issued_total_col = 87720 
Row_Bus_Util =  0.095926 
CoL_Bus_Util = 0.223023 
Either_Row_CoL_Bus_Util = 0.304422 
Issued_on_Two_Bus_Simul_Util = 0.014528 
issued_two_Eff = 0.047722 
queue_avg = 59.133770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.1338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 10): 
Ready @ 138650 -   mf: uid=2919897, sid4294967295:w4294967295, part=1, addr=0x7fd4e383bc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138396), 
Ready @ 138661 -   mf: uid=2919910, sid4294967295:w4294967295, part=1, addr=0x7fd4e3841800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138407), 
Ready @ 138672 -   mf: uid=2919924, sid4294967295:w4294967295, part=1, addr=0x7fd4e3835180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138418), 
Ready @ 138711 -   mf: uid=2919925, sid4294967295:w4294967295, part=1, addr=0x7fd4e383bc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138457), 
Ready @ 138770 -   mf: uid=2919933, sid4294967295:w4294967295, part=1, addr=0x7fd4e386d080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138516), 
Ready @ 138774 -   mf: uid=2919934, sid4294967295:w4294967295, part=1, addr=0x7fd4e386d000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138520), 
Ready @ 138777 -   mf: uid=2919935, sid4294967295:w4294967295, part=1, addr=0x7fd4e3840900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138523), 
Ready @ 138778 -   mf: uid=2919936, sid4294967295:w4294967295, part=1, addr=0x7fd4e3840980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138524), 
Ready @ 138797 -   mf: uid=2919937, sid4294967295:w4294967295, part=1, addr=0x7fd4e3839980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138543), 
Ready @ 138801 -   mf: uid=2919939, sid4294967295:w4294967295, part=1, addr=0x7fd4e3839900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138547), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=272321 n_act=19565 n_pre=19549 n_ref_event=0 n_req=68790 n_rd=62488 n_rd_L2_A=0 n_write=0 n_wr_bk=25208 bw_util=0.8918
n_activity=375396 dram_eff=0.9344
bk0: 3936a 70464i bk1: 3936a 69272i bk2: 3936a 68940i bk3: 3936a 71424i bk4: 3944a 69669i bk5: 3944a 72344i bk6: 3936a 70251i bk7: 3936a 71224i bk8: 3936a 72135i bk9: 3936a 70759i bk10: 3876a 71483i bk11: 3876a 74378i bk12: 3840a 73347i bk13: 3840a 73218i bk14: 3840a 70344i bk15: 3840a 76284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715584
Row_Buffer_Locality_read = 0.743455
Row_Buffer_Locality_write = 0.439226
Bank_Level_Parallism = 13.919338
Bank_Level_Parallism_Col = 11.466878
Bank_Level_Parallism_Ready = 5.134825
write_to_read_ratio_blp_rw_average = 0.355318
GrpLevelPara = 3.958790 

BW Util details:
bwutil = 0.891849 
total_CMD = 393322 
util_bw = 350784 
Wasted_Col = 23928 
Wasted_Row = 176 
Idle = 18434 

BW Util Bottlenecks: 
RCDc_limit = 23398 
RCDWRc_limit = 4191 
WTRc_limit = 100463 
RTWc_limit = 128429 
CCDLc_limit = 29263 
rwq = 0 
CCDLc_limit_alone = 11934 
WTRc_limit_alone = 92573 
RTWc_limit_alone = 118990 

Commands details: 
total_CMD = 393322 
n_nop = 272321 
Read = 62488 
Write = 0 
L2_Alloc = 0 
L2_WB = 25208 
n_act = 19565 
n_pre = 19549 
n_ref = 0 
n_req = 68790 
total_req = 87696 

Dual Bus Interface Util: 
issued_total_row = 39114 
issued_total_col = 87696 
Row_Bus_Util =  0.099445 
CoL_Bus_Util = 0.222962 
Either_Row_CoL_Bus_Util = 0.307639 
Issued_on_Two_Bus_Simul_Util = 0.014769 
issued_two_Eff = 0.048008 
queue_avg = 59.260696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.2607
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 138665 -   mf: uid=2919920, sid4294967295:w4294967295, part=2, addr=0x7fd4e3840a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138411), 
Ready @ 138669 -   mf: uid=2919922, sid4294967295:w4294967295, part=2, addr=0x7fd4e3840a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138415), 
Ready @ 138735 -   mf: uid=2919926, sid4294967295:w4294967295, part=2, addr=0x7fd4e383bf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138481), 
Ready @ 138799 -   mf: uid=2919938, sid4294967295:w4294967295, part=2, addr=0x7fd4e383da80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138545), 
Ready @ 138801 -   mf: uid=2919940, sid4294967295:w4294967295, part=2, addr=0x7fd4e383da00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138547), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=272295 n_act=19711 n_pre=19695 n_ref_event=0 n_req=68792 n_rd=62488 n_rd_L2_A=0 n_write=0 n_wr_bk=25216 bw_util=0.8919
n_activity=374956 dram_eff=0.9356
bk0: 3936a 75053i bk1: 3936a 66228i bk2: 3936a 65785i bk3: 3936a 76099i bk4: 3940a 67649i bk5: 3940a 63812i bk6: 3936a 66857i bk7: 3936a 73700i bk8: 3936a 77556i bk9: 3936a 75765i bk10: 3880a 70335i bk11: 3880a 72673i bk12: 3840a 72417i bk13: 3840a 68863i bk14: 3840a 64363i bk15: 3840a 68143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713470
Row_Buffer_Locality_read = 0.740158
Row_Buffer_Locality_write = 0.448921
Bank_Level_Parallism = 13.976892
Bank_Level_Parallism_Col = 11.515529
Bank_Level_Parallism_Ready = 5.154586
write_to_read_ratio_blp_rw_average = 0.352994
GrpLevelPara = 3.966632 

BW Util details:
bwutil = 0.891931 
total_CMD = 393322 
util_bw = 350816 
Wasted_Col = 23716 
Wasted_Row = 182 
Idle = 18608 

BW Util Bottlenecks: 
RCDc_limit = 23716 
RCDWRc_limit = 4128 
WTRc_limit = 101903 
RTWc_limit = 125873 
CCDLc_limit = 28706 
rwq = 0 
CCDLc_limit_alone = 11356 
WTRc_limit_alone = 94056 
RTWc_limit_alone = 116370 

Commands details: 
total_CMD = 393322 
n_nop = 272295 
Read = 62488 
Write = 0 
L2_Alloc = 0 
L2_WB = 25216 
n_act = 19711 
n_pre = 19695 
n_ref = 0 
n_req = 68792 
total_req = 87704 

Dual Bus Interface Util: 
issued_total_row = 39406 
issued_total_col = 87704 
Row_Bus_Util =  0.100188 
CoL_Bus_Util = 0.222983 
Either_Row_CoL_Bus_Util = 0.307705 
Issued_on_Two_Bus_Simul_Util = 0.015466 
issued_two_Eff = 0.050262 
queue_avg = 59.208744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.2087
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 138670 -   mf: uid=2919923, sid4294967295:w4294967295, part=3, addr=0x7fd4e3816c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138416), 
Ready @ 138747 -   mf: uid=2919927, sid4294967295:w4294967295, part=3, addr=0x7fd4e3839b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138493), 
Ready @ 138889 -   mf: uid=2919943, sid4294967295:w4294967295, part=3, addr=0x7fd4e383be80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138635), 
Ready @ 138893 -   mf: uid=2919944, sid4294967295:w4294967295, part=3, addr=0x7fd4e383be00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138639), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=271974 n_act=19867 n_pre=19852 n_ref_event=0 n_req=68778 n_rd=62488 n_rd_L2_A=0 n_write=0 n_wr_bk=25156 bw_util=0.8913
n_activity=374662 dram_eff=0.9357
bk0: 3936a 69306i bk1: 3936a 66196i bk2: 3936a 69876i bk3: 3936a 69256i bk4: 3940a 65276i bk5: 3940a 63248i bk6: 3936a 67725i bk7: 3936a 69343i bk8: 3936a 70796i bk9: 3936a 69802i bk10: 3880a 69026i bk11: 3880a 70282i bk12: 3840a 74894i bk13: 3840a 72576i bk14: 3840a 68467i bk15: 3840a 72390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711129
Row_Buffer_Locality_read = 0.738334
Row_Buffer_Locality_write = 0.440859
Bank_Level_Parallism = 14.033576
Bank_Level_Parallism_Col = 11.508961
Bank_Level_Parallism_Ready = 5.113811
write_to_read_ratio_blp_rw_average = 0.350014
GrpLevelPara = 3.962706 

BW Util details:
bwutil = 0.891321 
total_CMD = 393322 
util_bw = 350576 
Wasted_Col = 23706 
Wasted_Row = 106 
Idle = 18934 

BW Util Bottlenecks: 
RCDc_limit = 23780 
RCDWRc_limit = 4261 
WTRc_limit = 102356 
RTWc_limit = 126438 
CCDLc_limit = 28582 
rwq = 0 
CCDLc_limit_alone = 11597 
WTRc_limit_alone = 94458 
RTWc_limit_alone = 117351 

Commands details: 
total_CMD = 393322 
n_nop = 271974 
Read = 62488 
Write = 0 
L2_Alloc = 0 
L2_WB = 25156 
n_act = 19867 
n_pre = 19852 
n_ref = 0 
n_req = 68778 
total_req = 87644 

Dual Bus Interface Util: 
issued_total_row = 39719 
issued_total_col = 87644 
Row_Bus_Util =  0.100983 
CoL_Bus_Util = 0.222830 
Either_Row_CoL_Bus_Util = 0.308521 
Issued_on_Two_Bus_Simul_Util = 0.015293 
issued_two_Eff = 0.049568 
queue_avg = 59.402855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.4029
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=329261 n_act=13011 n_pre=12995 n_ref_event=0 n_req=33698 n_rd=31232 n_rd_L2_A=0 n_write=0 n_wr_bk=9864 bw_util=0.4179
n_activity=259358 dram_eff=0.6338
bk0: 1968a 280911i bk1: 1968a 277754i bk2: 1968a 280508i bk3: 1968a 278342i bk4: 1964a 277958i bk5: 1964a 275679i bk6: 1968a 283247i bk7: 1968a 281114i bk8: 1968a 279858i bk9: 1968a 276768i bk10: 1940a 280009i bk11: 1940a 278436i bk12: 1920a 283285i bk13: 1920a 279028i bk14: 1920a 281222i bk15: 1920a 279788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613894
Row_Buffer_Locality_read = 0.645524
Row_Buffer_Locality_write = 0.213301
Bank_Level_Parallism = 7.723853
Bank_Level_Parallism_Col = 4.873633
Bank_Level_Parallism_Ready = 2.558524
write_to_read_ratio_blp_rw_average = 0.252360
GrpLevelPara = 2.824451 

BW Util details:
bwutil = 0.417937 
total_CMD = 393322 
util_bw = 164384 
Wasted_Col = 64386 
Wasted_Row = 13594 
Idle = 150958 

BW Util Bottlenecks: 
RCDc_limit = 81042 
RCDWRc_limit = 9668 
WTRc_limit = 46365 
RTWc_limit = 53084 
CCDLc_limit = 21339 
rwq = 0 
CCDLc_limit_alone = 15145 
WTRc_limit_alone = 44064 
RTWc_limit_alone = 49191 

Commands details: 
total_CMD = 393322 
n_nop = 329261 
Read = 31232 
Write = 0 
L2_Alloc = 0 
L2_WB = 9864 
n_act = 13011 
n_pre = 12995 
n_ref = 0 
n_req = 33698 
total_req = 41096 

Dual Bus Interface Util: 
issued_total_row = 26006 
issued_total_col = 41096 
Row_Bus_Util =  0.066119 
CoL_Bus_Util = 0.104484 
Either_Row_CoL_Bus_Util = 0.162872 
Issued_on_Two_Bus_Simul_Util = 0.007732 
issued_two_Eff = 0.047470 
queue_avg = 9.220641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.22064
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=329010 n_act=13256 n_pre=13240 n_ref_event=0 n_req=33695 n_rd=31232 n_rd_L2_A=0 n_write=0 n_wr_bk=9852 bw_util=0.4178
n_activity=260159 dram_eff=0.6317
bk0: 1968a 273029i bk1: 1968a 272980i bk2: 1968a 276130i bk3: 1968a 273982i bk4: 1964a 276735i bk5: 1964a 274230i bk6: 1968a 280646i bk7: 1968a 277970i bk8: 1968a 276045i bk9: 1968a 271774i bk10: 1940a 277529i bk11: 1940a 274733i bk12: 1920a 280312i bk13: 1920a 281195i bk14: 1920a 278905i bk15: 1920a 278573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.606589
Row_Buffer_Locality_read = 0.637615
Row_Buffer_Locality_write = 0.213155
Bank_Level_Parallism = 7.887781
Bank_Level_Parallism_Col = 4.892859
Bank_Level_Parallism_Ready = 2.516340
write_to_read_ratio_blp_rw_average = 0.254052
GrpLevelPara = 2.823420 

BW Util details:
bwutil = 0.417815 
total_CMD = 393322 
util_bw = 164336 
Wasted_Col = 66070 
Wasted_Row = 13079 
Idle = 149837 

BW Util Bottlenecks: 
RCDc_limit = 85484 
RCDWRc_limit = 9321 
WTRc_limit = 47299 
RTWc_limit = 59079 
CCDLc_limit = 22897 
rwq = 0 
CCDLc_limit_alone = 16060 
WTRc_limit_alone = 44653 
RTWc_limit_alone = 54888 

Commands details: 
total_CMD = 393322 
n_nop = 329010 
Read = 31232 
Write = 0 
L2_Alloc = 0 
L2_WB = 9852 
n_act = 13256 
n_pre = 13240 
n_ref = 0 
n_req = 33695 
total_req = 41084 

Dual Bus Interface Util: 
issued_total_row = 26496 
issued_total_col = 41084 
Row_Bus_Util =  0.067365 
CoL_Bus_Util = 0.104454 
Either_Row_CoL_Bus_Util = 0.163510 
Issued_on_Two_Bus_Simul_Util = 0.008309 
issued_two_Eff = 0.050815 
queue_avg = 9.437041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.43704
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=328804 n_act=13273 n_pre=13257 n_ref_event=0 n_req=33704 n_rd=31232 n_rd_L2_A=0 n_write=0 n_wr_bk=9888 bw_util=0.4182
n_activity=257935 dram_eff=0.6377
bk0: 1968a 276561i bk1: 1968a 277035i bk2: 1968a 280051i bk3: 1968a 278698i bk4: 1964a 277298i bk5: 1964a 272392i bk6: 1968a 278349i bk7: 1968a 277238i bk8: 1968a 278213i bk9: 1968a 274745i bk10: 1940a 283392i bk11: 1940a 279807i bk12: 1920a 278907i bk13: 1920a 277324i bk14: 1920a 284154i bk15: 1920a 281738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.606189
Row_Buffer_Locality_read = 0.637743
Row_Buffer_Locality_write = 0.207524
Bank_Level_Parallism = 7.805711
Bank_Level_Parallism_Col = 4.744794
Bank_Level_Parallism_Ready = 2.475127
write_to_read_ratio_blp_rw_average = 0.252133
GrpLevelPara = 2.802466 

BW Util details:
bwutil = 0.418182 
total_CMD = 393322 
util_bw = 164480 
Wasted_Col = 64912 
Wasted_Row = 12519 
Idle = 151411 

BW Util Bottlenecks: 
RCDc_limit = 84056 
RCDWRc_limit = 9244 
WTRc_limit = 44685 
RTWc_limit = 51445 
CCDLc_limit = 21437 
rwq = 0 
CCDLc_limit_alone = 15763 
WTRc_limit_alone = 42483 
RTWc_limit_alone = 47973 

Commands details: 
total_CMD = 393322 
n_nop = 328804 
Read = 31232 
Write = 0 
L2_Alloc = 0 
L2_WB = 9888 
n_act = 13273 
n_pre = 13257 
n_ref = 0 
n_req = 33704 
total_req = 41120 

Dual Bus Interface Util: 
issued_total_row = 26530 
issued_total_col = 41120 
Row_Bus_Util =  0.067451 
CoL_Bus_Util = 0.104545 
Either_Row_CoL_Bus_Util = 0.164034 
Issued_on_Two_Bus_Simul_Util = 0.007963 
issued_two_Eff = 0.048545 
queue_avg = 9.074356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.07436
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=329249 n_act=13161 n_pre=13145 n_ref_event=0 n_req=33695 n_rd=31232 n_rd_L2_A=0 n_write=0 n_wr_bk=9852 bw_util=0.4178
n_activity=258055 dram_eff=0.6368
bk0: 1968a 277002i bk1: 1968a 274084i bk2: 1968a 276493i bk3: 1968a 274350i bk4: 1964a 277241i bk5: 1964a 274637i bk6: 1968a 277508i bk7: 1968a 274318i bk8: 1968a 279568i bk9: 1968a 275598i bk10: 1940a 276776i bk11: 1940a 274299i bk12: 1920a 278470i bk13: 1920a 277393i bk14: 1920a 281512i bk15: 1920a 280158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.609408
Row_Buffer_Locality_read = 0.639857
Row_Buffer_Locality_write = 0.223305
Bank_Level_Parallism = 7.932904
Bank_Level_Parallism_Col = 4.918777
Bank_Level_Parallism_Ready = 2.578952
write_to_read_ratio_blp_rw_average = 0.249009
GrpLevelPara = 2.842593 

BW Util details:
bwutil = 0.417815 
total_CMD = 393322 
util_bw = 164336 
Wasted_Col = 64299 
Wasted_Row = 12859 
Idle = 151828 

BW Util Bottlenecks: 
RCDc_limit = 83048 
RCDWRc_limit = 9318 
WTRc_limit = 47440 
RTWc_limit = 53947 
CCDLc_limit = 21423 
rwq = 0 
CCDLc_limit_alone = 15036 
WTRc_limit_alone = 44942 
RTWc_limit_alone = 50058 

Commands details: 
total_CMD = 393322 
n_nop = 329249 
Read = 31232 
Write = 0 
L2_Alloc = 0 
L2_WB = 9852 
n_act = 13161 
n_pre = 13145 
n_ref = 0 
n_req = 33695 
total_req = 41084 

Dual Bus Interface Util: 
issued_total_row = 26306 
issued_total_col = 41084 
Row_Bus_Util =  0.066882 
CoL_Bus_Util = 0.104454 
Either_Row_CoL_Bus_Util = 0.162902 
Issued_on_Two_Bus_Simul_Util = 0.008433 
issued_two_Eff = 0.051769 
queue_avg = 9.356260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.35626
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 138649 -   mf: uid=2919896, sid4294967295:w4294967295, part=8, addr=0x7fd4e3685100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138395), 
Ready @ 138661 -   mf: uid=2919911, sid4294967295:w4294967295, part=8, addr=0x7fd4e36b6880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138407), 
Ready @ 138665 -   mf: uid=2919921, sid4294967295:w4294967295, part=8, addr=0x7fd4e36b6800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138411), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=328865 n_act=13236 n_pre=13220 n_ref_event=0 n_req=33751 n_rd=31280 n_rd_L2_A=0 n_write=0 n_wr_bk=9881 bw_util=0.4186
n_activity=257747 dram_eff=0.6388
bk0: 1968a 275788i bk1: 1968a 274933i bk2: 1968a 281695i bk3: 1968a 281457i bk4: 1984a 270597i bk5: 1984a 268299i bk6: 1968a 278191i bk7: 1968a 274396i bk8: 1968a 277186i bk9: 1968a 275267i bk10: 1944a 281958i bk11: 1944a 280268i bk12: 1920a 279902i bk13: 1920a 277048i bk14: 1920a 279209i bk15: 1920a 275592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.607834
Row_Buffer_Locality_read = 0.638555
Row_Buffer_Locality_write = 0.218940
Bank_Level_Parallism = 7.903269
Bank_Level_Parallism_Col = 4.894758
Bank_Level_Parallism_Ready = 2.556816
write_to_read_ratio_blp_rw_average = 0.249166
GrpLevelPara = 2.825994 

BW Util details:
bwutil = 0.418599 
total_CMD = 393322 
util_bw = 164644 
Wasted_Col = 64503 
Wasted_Row = 12771 
Idle = 151404 

BW Util Bottlenecks: 
RCDc_limit = 82615 
RCDWRc_limit = 9546 
WTRc_limit = 48451 
RTWc_limit = 51681 
CCDLc_limit = 21737 
rwq = 0 
CCDLc_limit_alone = 15772 
WTRc_limit_alone = 45794 
RTWc_limit_alone = 48373 

Commands details: 
total_CMD = 393322 
n_nop = 328865 
Read = 31280 
Write = 0 
L2_Alloc = 0 
L2_WB = 9881 
n_act = 13236 
n_pre = 13220 
n_ref = 0 
n_req = 33751 
total_req = 41161 

Dual Bus Interface Util: 
issued_total_row = 26456 
issued_total_col = 41161 
Row_Bus_Util =  0.067263 
CoL_Bus_Util = 0.104650 
Either_Row_CoL_Bus_Util = 0.163878 
Issued_on_Two_Bus_Simul_Util = 0.008034 
issued_two_Eff = 0.049025 
queue_avg = 9.334769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.33477
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 138755 -   mf: uid=2919930, sid4294967295:w4294967295, part=9, addr=0x7fd4e36ec280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138501), 
Ready @ 138759 -   mf: uid=2919932, sid4294967295:w4294967295, part=9, addr=0x7fd4e36ec200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138505), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=328560 n_act=13358 n_pre=13342 n_ref_event=0 n_req=33758 n_rd=31280 n_rd_L2_A=0 n_write=0 n_wr_bk=9912 bw_util=0.4189
n_activity=259797 dram_eff=0.6342
bk0: 1968a 272783i bk1: 1968a 272172i bk2: 1968a 276108i bk3: 1968a 273982i bk4: 1984a 273754i bk5: 1984a 270897i bk6: 1968a 273651i bk7: 1968a 270822i bk8: 1968a 278202i bk9: 1968a 275654i bk10: 1944a 279716i bk11: 1944a 276742i bk12: 1920a 283403i bk13: 1920a 281353i bk14: 1920a 282990i bk15: 1920a 278717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.604301
Row_Buffer_Locality_read = 0.635678
Row_Buffer_Locality_write = 0.208232
Bank_Level_Parallism = 7.894723
Bank_Level_Parallism_Col = 4.914879
Bank_Level_Parallism_Ready = 2.546216
write_to_read_ratio_blp_rw_average = 0.249710
GrpLevelPara = 2.854155 

BW Util details:
bwutil = 0.418914 
total_CMD = 393322 
util_bw = 164768 
Wasted_Col = 65325 
Wasted_Row = 13477 
Idle = 149752 

BW Util Bottlenecks: 
RCDc_limit = 84135 
RCDWRc_limit = 9591 
WTRc_limit = 49193 
RTWc_limit = 56641 
CCDLc_limit = 21508 
rwq = 0 
CCDLc_limit_alone = 15266 
WTRc_limit_alone = 46725 
RTWc_limit_alone = 52867 

Commands details: 
total_CMD = 393322 
n_nop = 328560 
Read = 31280 
Write = 0 
L2_Alloc = 0 
L2_WB = 9912 
n_act = 13358 
n_pre = 13342 
n_ref = 0 
n_req = 33758 
total_req = 41192 

Dual Bus Interface Util: 
issued_total_row = 26700 
issued_total_col = 41192 
Row_Bus_Util =  0.067883 
CoL_Bus_Util = 0.104728 
Either_Row_CoL_Bus_Util = 0.164654 
Issued_on_Two_Bus_Simul_Util = 0.007958 
issued_two_Eff = 0.048331 
queue_avg = 9.504015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.50401
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=328560 n_act=13476 n_pre=13460 n_ref_event=0 n_req=33758 n_rd=31280 n_rd_L2_A=0 n_write=0 n_wr_bk=9912 bw_util=0.4189
n_activity=260006 dram_eff=0.6337
bk0: 1968a 276605i bk1: 1968a 273860i bk2: 1968a 278990i bk3: 1968a 275748i bk4: 1984a 276569i bk5: 1984a 273065i bk6: 1968a 272475i bk7: 1968a 271919i bk8: 1968a 273857i bk9: 1968a 272134i bk10: 1944a 273851i bk11: 1944a 272762i bk12: 1920a 278298i bk13: 1920a 277039i bk14: 1920a 279914i bk15: 1920a 278739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600806
Row_Buffer_Locality_read = 0.631298
Row_Buffer_Locality_write = 0.215900
Bank_Level_Parallism = 7.931989
Bank_Level_Parallism_Col = 4.833547
Bank_Level_Parallism_Ready = 2.472390
write_to_read_ratio_blp_rw_average = 0.256122
GrpLevelPara = 2.823146 

BW Util details:
bwutil = 0.418914 
total_CMD = 393322 
util_bw = 164768 
Wasted_Col = 66699 
Wasted_Row = 12866 
Idle = 148989 

BW Util Bottlenecks: 
RCDc_limit = 87909 
RCDWRc_limit = 9039 
WTRc_limit = 45945 
RTWc_limit = 58244 
CCDLc_limit = 22451 
rwq = 0 
CCDLc_limit_alone = 15846 
WTRc_limit_alone = 43459 
RTWc_limit_alone = 54125 

Commands details: 
total_CMD = 393322 
n_nop = 328560 
Read = 31280 
Write = 0 
L2_Alloc = 0 
L2_WB = 9912 
n_act = 13476 
n_pre = 13460 
n_ref = 0 
n_req = 33758 
total_req = 41192 

Dual Bus Interface Util: 
issued_total_row = 26936 
issued_total_col = 41192 
Row_Bus_Util =  0.068483 
CoL_Bus_Util = 0.104728 
Either_Row_CoL_Bus_Util = 0.164654 
Issued_on_Two_Bus_Simul_Util = 0.008558 
issued_two_Eff = 0.051975 
queue_avg = 9.806167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.80617
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 138747 -   mf: uid=2919928, sid4294967295:w4294967295, part=11, addr=0x7fd4e36b6b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138493), 
Ready @ 138751 -   mf: uid=2919929, sid4294967295:w4294967295, part=11, addr=0x7fd4e36b6b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (138497), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393322 n_nop=328938 n_act=13189 n_pre=13173 n_ref_event=0 n_req=33756 n_rd=31280 n_rd_L2_A=0 n_write=0 n_wr_bk=9904 bw_util=0.4188
n_activity=257168 dram_eff=0.6406
bk0: 1968a 275829i bk1: 1968a 273000i bk2: 1968a 275656i bk3: 1968a 276724i bk4: 1984a 275960i bk5: 1984a 273805i bk6: 1968a 278005i bk7: 1968a 274644i bk8: 1968a 278217i bk9: 1968a 276011i bk10: 1944a 278206i bk11: 1944a 275067i bk12: 1920a 284660i bk13: 1920a 281755i bk14: 1920a 278738i bk15: 1920a 274114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.609284
Row_Buffer_Locality_read = 0.640217
Row_Buffer_Locality_write = 0.218498
Bank_Level_Parallism = 7.936145
Bank_Level_Parallism_Col = 4.913608
Bank_Level_Parallism_Ready = 2.564649
write_to_read_ratio_blp_rw_average = 0.242746
GrpLevelPara = 2.836877 

BW Util details:
bwutil = 0.418832 
total_CMD = 393322 
util_bw = 164736 
Wasted_Col = 63788 
Wasted_Row = 12732 
Idle = 152066 

BW Util Bottlenecks: 
RCDc_limit = 83106 
RCDWRc_limit = 9117 
WTRc_limit = 46839 
RTWc_limit = 52966 
CCDLc_limit = 21397 
rwq = 0 
CCDLc_limit_alone = 15506 
WTRc_limit_alone = 44309 
RTWc_limit_alone = 49605 

Commands details: 
total_CMD = 393322 
n_nop = 328938 
Read = 31280 
Write = 0 
L2_Alloc = 0 
L2_WB = 9904 
n_act = 13189 
n_pre = 13173 
n_ref = 0 
n_req = 33756 
total_req = 41184 

Dual Bus Interface Util: 
issued_total_row = 26362 
issued_total_col = 41184 
Row_Bus_Util =  0.067024 
CoL_Bus_Util = 0.104708 
Either_Row_CoL_Bus_Util = 0.163693 
Issued_on_Two_Bus_Simul_Util = 0.008039 
issued_two_Eff = 0.049112 
queue_avg = 9.706566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.70657

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46868, Miss = 46868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5593
L2_cache_bank[1]: Access = 46868, Miss = 46868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3528
L2_cache_bank[2]: Access = 46868, Miss = 46868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4963
L2_cache_bank[3]: Access = 46868, Miss = 46868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4516
L2_cache_bank[4]: Access = 46868, Miss = 46868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3800
L2_cache_bank[5]: Access = 46868, Miss = 46868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7271
L2_cache_bank[6]: Access = 46868, Miss = 46868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2719
L2_cache_bank[7]: Access = 46868, Miss = 46868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7570
L2_cache_bank[8]: Access = 23432, Miss = 23432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 645
L2_cache_bank[9]: Access = 23432, Miss = 23432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 234
L2_cache_bank[10]: Access = 23432, Miss = 23432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 195
L2_cache_bank[11]: Access = 23432, Miss = 23432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
L2_cache_bank[12]: Access = 23428, Miss = 23428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 362
L2_cache_bank[13]: Access = 23428, Miss = 23428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
L2_cache_bank[14]: Access = 23428, Miss = 23428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 552
L2_cache_bank[15]: Access = 23428, Miss = 23428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 751
L2_cache_bank[16]: Access = 23452, Miss = 23452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27
L2_cache_bank[17]: Access = 23452, Miss = 23452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
L2_cache_bank[18]: Access = 23452, Miss = 23452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97
L2_cache_bank[19]: Access = 23452, Miss = 23452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 661
L2_cache_bank[20]: Access = 23452, Miss = 23452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 631
L2_cache_bank[21]: Access = 23452, Miss = 23452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
L2_cache_bank[22]: Access = 23452, Miss = 23452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 642
L2_cache_bank[23]: Access = 23452, Miss = 23452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 354
L2_total_cache_accesses = 750000
L2_total_cache_misses = 750000
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 47770
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 47770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 250000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 47770
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.150

icnt_total_pkts_mem_to_simt=750000
icnt_total_pkts_simt_to_mem=750000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 750000
Req_Network_cycles = 138647
Req_Network_injected_packets_per_cycle =       5.4094 
Req_Network_conflicts_per_cycle =      57.0001
Req_Network_conflicts_per_cycle_util =      59.4010
Req_Bank_Level_Parallism =       5.6373
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =     130.3801
Req_Network_out_buffer_full_per_cycle =       1.0199
Req_Network_out_buffer_avg_util =      82.4868

Reply_Network_injected_packets_num = 750000
Reply_Network_cycles = 138647
Reply_Network_injected_packets_per_cycle =        5.4094
Reply_Network_conflicts_per_cycle =        1.1662
Reply_Network_conflicts_per_cycle_util =       1.2227
Reply_Bank_Level_Parallism =       5.6713
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1443
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0644
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 40 sec (400 sec)
gpgpu_simulation_rate = 55010 (inst/sec)
gpgpu_simulation_rate = 346 (cycle/sec)
gpgpu_silicon_slowdown = 4075144x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
