{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636662668400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636662668405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 13:31:08 2021 " "Processing started: Thu Nov 11 13:31:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636662668405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662668405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Voltmeter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Voltmeter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662668405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636662669413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636662669413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voltage2distance.vhd 2 1 " "Found 2 design units, including 1 entities, in source file voltage2distance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voltage2distance-behavior " "Found design unit 1: voltage2distance-behavior" {  } { { "voltage2distance.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltage2distance.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676714 ""} { "Info" "ISGN_ENTITY_NAME" "1 voltage2distance " "Found entity 1: voltage2distance" {  } { { "voltage2distance.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltage2distance.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment_decoder-Behavioral " "Found design unit 1: SevenSegment_decoder-Behavioral" {  } { { "SevenSegment_decoder.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/SevenSegment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676721 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment_decoder " "Found entity 1: SevenSegment_decoder" {  } { { "SevenSegment_decoder.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/SevenSegment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-rtl " "Found design unit 1: registers-rtl" {  } { { "registers.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/registers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676729 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/registers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_bcd-behavior " "Found design unit 1: binary_bcd-behavior" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676737 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd " "Found entity 1: binary_bcd" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "averager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file averager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 averager-rtl " "Found design unit 1: averager-rtl" {  } { { "averager.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/averager.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676744 ""} { "Info" "ISGN_ENTITY_NAME" "1 averager " "Found entity 1: averager" {  } { { "averager.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/averager.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexArrays " "Found design unit 1: HexArrays" {  } { { "SevenSegment.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/SevenSegment.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676751 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SevenSegment-Behavioral " "Found design unit 2: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/SevenSegment.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676751 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/SevenSegment.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_conversion.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_conversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Conversion " "Found entity 1: ADC_Conversion" {  } { { "ADC_Conversion.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/ADC_Conversion.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_modular_adc_0 " "Found entity 1: adc_qsys_modular_adc_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676805 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636662676812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676854 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676854 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_oc92 " "Found entity 3: adc_qsys_altpll_sys_altpll_oc92" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676854 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voltmeter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file voltmeter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Voltmeter-Behavioral " "Found design unit 1: Voltmeter-Behavioral" {  } { { "voltmeter.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676863 ""} { "Info" "ISGN_ENTITY_NAME" "1 Voltmeter " "Found entity 1: Voltmeter" {  } { { "voltmeter.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voltmeter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file voltmeter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Voltmeter_tb-tb " "Found design unit 1: Voltmeter_tb-tb" {  } { { "voltmeter_tb.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Voltmeter_tb " "Found entity 1: Voltmeter_tb" {  } { { "voltmeter_tb.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676869 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1636662676877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "mux.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676878 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_tb-tb " "Found design unit 1: mux_tb-tb" {  } { { "mux_tb.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/mux_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676884 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_tb " "Found entity 1: mux_tb" {  } { { "mux_tb.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/mux_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662676884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662676884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Voltmeter " "Elaborating entity \"Voltmeter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636662677220 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy voltmeter.vhd(23) " "Verilog HDL or VHDL warning at voltmeter.vhd(23): object \"busy\" assigned a value but never read" {  } { { "voltmeter.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636662677221 "|Voltmeter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:multiplexer " "Elaborating entity \"mux\" for hierarchy \"mux:multiplexer\"" {  } { { "voltmeter.vhd" "multiplexer" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voltage2distance voltage2distance:V2D " "Elaborating entity \"voltage2distance\" for hierarchy \"voltage2distance:V2D\"" {  } { { "voltmeter.vhd" "V2D" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "averager averager:ave " "Elaborating entity \"averager\" for hierarchy \"averager:ave\"" {  } { { "voltmeter.vhd" "ave" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:sync1 " "Elaborating entity \"registers\" for hierarchy \"registers:sync1\"" {  } { { "voltmeter.vhd" "sync1" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:sync3 " "Elaborating entity \"registers\" for hierarchy \"registers:sync3\"" {  } { { "voltmeter.vhd" "sync3" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:SevenSegment_ins " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:SevenSegment_ins\"" {  } { { "voltmeter.vhd" "SevenSegment_ins" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment_decoder SevenSegment:SevenSegment_ins\|SevenSegment_decoder:\\Behavioral_Decoder:0:DECODERx " "Elaborating entity \"SevenSegment_decoder\" for hierarchy \"SevenSegment:SevenSegment_ins\|SevenSegment_decoder:\\Behavioral_Decoder:0:DECODERx\"" {  } { { "SevenSegment.vhd" "\\Behavioral_Decoder:0:DECODERx" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/SevenSegment.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Conversion ADC_Conversion:ADC_Conversion_ins " "Elaborating entity \"ADC_Conversion\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\"" {  } { { "voltmeter.vhd" "ADC_Conversion_ins" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_adc_ch ADC_Conversion.v(98) " "Verilog HDL or VHDL warning at ADC_Conversion.v(98): object \"cur_adc_ch\" assigned a value but never read" {  } { { "ADC_Conversion.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/ADC_Conversion.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636662677263 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_sample_data ADC_Conversion.v(99) " "Verilog HDL or VHDL warning at ADC_Conversion.v(99): object \"adc_sample_data\" assigned a value but never read" {  } { { "ADC_Conversion.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/ADC_Conversion.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636662677263 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0 " "Elaborating entity \"adc_qsys\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\"" {  } { { "ADC_Conversion.v" "u0" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/ADC_Conversion.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys " "Elaborating entity \"adc_qsys_altpll_sys\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "altpll_sys" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/adc_qsys.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_stdsync_sv6 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_altpll_sys_stdsync_sv6\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "stdsync2" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_dffpipe_l2c ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_altpll_sys_dffpipe_l2c\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "dffpipe3" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_altpll_oc92 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_oc92:sd1 " "Elaborating entity \"adc_qsys_altpll_sys_altpll_oc92\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_oc92:sd1\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "sd1" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_modular_adc_0 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_qsys_modular_adc_0\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "modular_adc_0" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "control_internal" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636662677312 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677365 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636662677365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636662677618 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636662677618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662677686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662677686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662677728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662677728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662677769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662677769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662677836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662677836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662677907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662677907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636662677976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662677976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662677984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662678021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662678028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662678035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "rst_controller" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/adc_qsys.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662678045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662678049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/adc_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662678055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_bcd binary_bcd:binary_bcd_ins " "Elaborating entity \"binary_bcd\" for hierarchy \"binary_bcd:binary_bcd_ins\"" {  } { { "voltmeter.vhd" "binary_bcd_ins" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662678072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextstate binary_bcd.vhd(29) " "Verilog HDL or VHDL warning at binary_bcd.vhd(29): object \"nextstate\" assigned a value but never read" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636662678073 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset binary_bcd.vhd(37) " "VHDL Process Statement warning at binary_bcd.vhd(37): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678073 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy binary_bcd.vhd(35) " "VHDL Process Statement warning at binary_bcd.vhd(35): inferring latch(es) for signal or variable \"busy\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636662678073 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CurrentState binary_bcd.vhd(35) " "VHDL Process Statement warning at binary_bcd.vhd(35): inferring latch(es) for signal or variable \"CurrentState\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636662678073 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "binary binary_bcd.vhd(81) " "VHDL Process Statement warning at binary_bcd.vhd(81): signal \"binary\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678073 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(83) " "VHDL Process Statement warning at binary_bcd.vhd(83): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678073 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(84) " "VHDL Process Statement warning at binary_bcd.vhd(84): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678073 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(88) " "VHDL Process Statement warning at binary_bcd.vhd(88): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678073 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(89) " "VHDL Process Statement warning at binary_bcd.vhd(89): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678073 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(93) " "VHDL Process Statement warning at binary_bcd.vhd(93): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678074 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(94) " "VHDL Process Statement warning at binary_bcd.vhd(94): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678074 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(98) " "VHDL Process Statement warning at binary_bcd.vhd(98): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678074 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(99) " "VHDL Process Statement warning at binary_bcd.vhd(99): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678074 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(103) " "VHDL Process Statement warning at binary_bcd.vhd(103): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678074 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_2 binary_bcd.vhd(106) " "VHDL Process Statement warning at binary_bcd.vhd(106): signal \"counter_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678074 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(107) " "VHDL Process Statement warning at binary_bcd.vhd(107): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678074 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_2 binary_bcd.vhd(112) " "VHDL Process Statement warning at binary_bcd.vhd(112): signal \"counter_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636662678074 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd_signal binary_bcd.vhd(73) " "VHDL Process Statement warning at binary_bcd.vhd(73): inferring latch(es) for signal or variable \"bcd_signal\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636662678074 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd binary_bcd.vhd(73) " "VHDL Process Statement warning at binary_bcd.vhd(73): inferring latch(es) for signal or variable \"bcd\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636662678075 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_2 binary_bcd.vhd(73) " "VHDL Process Statement warning at binary_bcd.vhd(73): inferring latch(es) for signal or variable \"counter_2\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636662678075 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[0\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[0\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[1\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[1\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[2\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[2\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[3\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[3\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[4\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[4\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[5\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[5\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[6\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[6\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[7\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[7\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[8\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[8\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[9\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[9\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[10\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[10\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[11\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[11\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[12\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[12\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[13\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[13\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[14\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[14\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[15\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[15\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[16\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[16\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[17\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[17\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[18\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[18\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[19\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[19\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[20\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[20\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[21\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[21\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[22\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[22\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[23\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[23\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678076 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[24\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[24\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[25\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[25\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[26\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[26\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[27\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[27\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[28\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[28\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[29\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[29\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[30\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[30\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[31\] binary_bcd.vhd(73) " "Inferred latch for \"counter_2\[31\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[0\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[0\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[1\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[1\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[2\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[2\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[3\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[3\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[4\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[4\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[5\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[5\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[6\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[6\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[7\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[7\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[8\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[8\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[9\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[9\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[10\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[10\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[11\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[11\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[12\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[12\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[13\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[13\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[14\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[14\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[15\] binary_bcd.vhd(73) " "Inferred latch for \"bcd\[15\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[0\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[0\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[1\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[1\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678077 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[2\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[2\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[3\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[3\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[4\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[4\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[5\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[5\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[6\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[6\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[7\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[7\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[8\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[8\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[9\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[9\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[10\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[10\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[11\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[11\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[12\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[12\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[13\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[13\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[14\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[14\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[15\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[15\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[16\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[16\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[17\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[17\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[18\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[18\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[19\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[19\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[20\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[20\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[21\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[21\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[22\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[22\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678078 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[23\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[23\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[24\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[24\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[25\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[25\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[26\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[26\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[27\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[27\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[28\] binary_bcd.vhd(73) " "Inferred latch for \"bcd_signal\[28\]\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentState.s7 binary_bcd.vhd(35) " "Inferred latch for \"CurrentState.s7\" at binary_bcd.vhd(35)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentState.s6 binary_bcd.vhd(35) " "Inferred latch for \"CurrentState.s6\" at binary_bcd.vhd(35)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentState.S5 binary_bcd.vhd(35) " "Inferred latch for \"CurrentState.S5\" at binary_bcd.vhd(35)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentState.S4 binary_bcd.vhd(35) " "Inferred latch for \"CurrentState.S4\" at binary_bcd.vhd(35)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentState.S3 binary_bcd.vhd(35) " "Inferred latch for \"CurrentState.S3\" at binary_bcd.vhd(35)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentState.S2 binary_bcd.vhd(35) " "Inferred latch for \"CurrentState.S2\" at binary_bcd.vhd(35)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentState.S1 binary_bcd.vhd(35) " "Inferred latch for \"CurrentState.S1\" at binary_bcd.vhd(35)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentState.S0 binary_bcd.vhd(35) " "Inferred latch for \"CurrentState.S0\" at binary_bcd.vhd(35)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy binary_bcd.vhd(35) " "Inferred latch for \"busy\" at binary_bcd.vhd(35)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678079 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nextstate.S0 binary_bcd.vhd(73) " "Can't resolve multiple constant drivers for net \"nextstate.S0\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678080 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "binary_bcd.vhd(35) " "Constant driver at binary_bcd.vhd(35)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 35 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678080 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nextstate.S1 binary_bcd.vhd(73) " "Can't resolve multiple constant drivers for net \"nextstate.S1\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678080 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nextstate.S2 binary_bcd.vhd(73) " "Can't resolve multiple constant drivers for net \"nextstate.S2\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678080 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nextstate.S3 binary_bcd.vhd(73) " "Can't resolve multiple constant drivers for net \"nextstate.S3\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678080 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nextstate.S4 binary_bcd.vhd(73) " "Can't resolve multiple constant drivers for net \"nextstate.S4\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678080 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nextstate.S5 binary_bcd.vhd(73) " "Can't resolve multiple constant drivers for net \"nextstate.S5\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678080 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nextstate.s6 binary_bcd.vhd(73) " "Can't resolve multiple constant drivers for net \"nextstate.s6\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678080 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nextstate.s7 binary_bcd.vhd(73) " "Can't resolve multiple constant drivers for net \"nextstate.s7\" at binary_bcd.vhd(73)" {  } { { "binary_bcd.vhd" "" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/binary_bcd.vhd" 73 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678080 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "binary_bcd:binary_bcd_ins " "Can't elaborate user hierarchy \"binary_bcd:binary_bcd_ins\"" {  } { { "voltmeter.vhd" "binary_bcd_ins" { Text "H:/Github/NasihNazeem/ENEL-453-Labs/voltmeter.vhd" 189 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636662678081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Github/NasihNazeem/ENEL-453-Labs/output_files/Voltmeter.map.smsg " "Generated suppressed messages file H:/Github/NasihNazeem/ENEL-453-Labs/output_files/Voltmeter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678196 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636662678356 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 11 13:31:18 2021 " "Processing ended: Thu Nov 11 13:31:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636662678356 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636662678356 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636662678356 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678356 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636662678941 ""}
