// Seed: 3042211718
module module_0 (
    input  wire id_0
    , id_6,
    input  tri0 id_1,
    input  wire id_2,
    input  wire id_3,
    output tri0 id_4
);
  assign id_4 = id_0;
  bit id_7;
  initial id_7 <= #1 -1;
  wire id_8;
  wire id_9, id_10, id_11;
  assign id_8 = -1;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5
);
  assign id_0 = 1;
  always @(posedge -1 or posedge 1'b0) begin : LABEL_0
    id_1 = -1'h0;
    @(posedge id_3 or posedge 1) begin : LABEL_1
      id_1 <= -1;
    end
    return -1;
  end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_3,
      id_0
  );
  logic [-1 : -1] id_7;
  ;
  wire id_8;
endmodule
