 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SME
Version: U-2022.12-SP6
Date   : Fri Mar  8 20:19:50 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: valid_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SME                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  valid_reg/CK (DFFQX1)                    0.00       0.50 r
  valid_reg/Q (DFFQX1)                     0.47       0.97 r
  U892/Y (BUFX12)                          0.71       1.67 r
  valid (out)                              0.00       1.67 r
  data arrival time                                   1.67

  clock clk (fall edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                    0.00      10.40
  data required time                                 10.40
  -----------------------------------------------------------
  data required time                                 10.40
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         8.73


1
