m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/prj/simulation/modelsim
T_opt
!s110 1560526545
VHP2^3QN76l2b8NAlaeGfz1
04 10 4 work tlv5618_tb fast 0
=1-020108653333-5d03bed0-256-3918
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.7;67
vtlv5618
Z2 !s110 1560526543
!i10b 1
!s100 gAJNTYd6[LAIF3hAliEVJ1
IK^;?eHYXD]IQFjeXKcRVP2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1512661601
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/rtl/tlv5618.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/rtl/tlv5618.v
L0 13
Z4 OL;L;10.7;67
r1
!s85 0
31
Z5 !s108 1560526543.000000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/rtl/tlv5618.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/rtl/tlv5618.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtlv5618_tb
R2
!i10b 1
!s100 FLUaf6BhPnYgk7o>3dkkD1
I8THCZ]UPIP1P472k]I0k<2
R3
R0
w1512661626
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/prj/../testbench/tlv5618_tb.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/prj/../testbench/tlv5618_tb.v
L0 3
R4
r1
!s85 0
31
R5
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/prj/../testbench/tlv5618_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/prj/../testbench|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/prj/../testbench/tlv5618_tb.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/prj/../testbench -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
