// Seed: 4154569936
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  always @* begin : LABEL_0
    begin : LABEL_1
      $signed(72);
      ;
      SystemTFIdentifier;
    end
  end
  assign {-1, 1} = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd56
) (
    output tri   id_0,
    input  tri1  _id_1,
    output tri   id_2,
    output logic id_3
);
  always @(posedge -1'h0 & id_1 or negedge -1) begin : LABEL_0
    id_3 = -1;
  end
  logic [7:0][1 : 1] id_5;
  assign id_3 = id_1 == -1'h0 ? id_5 == (-1) : 1 ? -1 : id_1 ? -1 & id_5[id_1==id_1] : -1;
  always @(posedge id_1 or posedge ~^id_1) begin : LABEL_1
    assign id_2.id_1 = id_1;
  end
  wire  id_6;
  logic id_7;
  ;
  wire ["" : id_1] id_8;
  module_0 modCall_1 (
      id_6,
      id_7
  );
  assign id_6 = id_5;
  logic id_9;
  ;
endmodule
