.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LEDPIN */
.set LEDPIN__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LEDPIN__0__MASK, 0x02
.set LEDPIN__0__PC, CYREG_PRT2_PC1
.set LEDPIN__0__PORT, 2
.set LEDPIN__0__SHIFT, 1
.set LEDPIN__AG, CYREG_PRT2_AG
.set LEDPIN__AMUX, CYREG_PRT2_AMUX
.set LEDPIN__BIE, CYREG_PRT2_BIE
.set LEDPIN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LEDPIN__BYP, CYREG_PRT2_BYP
.set LEDPIN__CTL, CYREG_PRT2_CTL
.set LEDPIN__DM0, CYREG_PRT2_DM0
.set LEDPIN__DM1, CYREG_PRT2_DM1
.set LEDPIN__DM2, CYREG_PRT2_DM2
.set LEDPIN__DR, CYREG_PRT2_DR
.set LEDPIN__INP_DIS, CYREG_PRT2_INP_DIS
.set LEDPIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LEDPIN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LEDPIN__LCD_EN, CYREG_PRT2_LCD_EN
.set LEDPIN__MASK, 0x02
.set LEDPIN__PORT, 2
.set LEDPIN__PRT, CYREG_PRT2_PRT
.set LEDPIN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LEDPIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LEDPIN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LEDPIN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LEDPIN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LEDPIN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LEDPIN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LEDPIN__PS, CYREG_PRT2_PS
.set LEDPIN__SHIFT, 1
.set LEDPIN__SLW, CYREG_PRT2_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* MICOPIN */
.set MICOPIN__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set MICOPIN__0__MASK, 0x02
.set MICOPIN__0__PC, CYREG_PRT12_PC1
.set MICOPIN__0__PORT, 12
.set MICOPIN__0__SHIFT, 1
.set MICOPIN__AG, CYREG_PRT12_AG
.set MICOPIN__BIE, CYREG_PRT12_BIE
.set MICOPIN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MICOPIN__BYP, CYREG_PRT12_BYP
.set MICOPIN__DM0, CYREG_PRT12_DM0
.set MICOPIN__DM1, CYREG_PRT12_DM1
.set MICOPIN__DM2, CYREG_PRT12_DM2
.set MICOPIN__DR, CYREG_PRT12_DR
.set MICOPIN__INP_DIS, CYREG_PRT12_INP_DIS
.set MICOPIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MICOPIN__MASK, 0x02
.set MICOPIN__PORT, 12
.set MICOPIN__PRT, CYREG_PRT12_PRT
.set MICOPIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MICOPIN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MICOPIN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MICOPIN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MICOPIN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MICOPIN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MICOPIN__PS, CYREG_PRT12_PS
.set MICOPIN__SHIFT, 1
.set MICOPIN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MICOPIN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MICOPIN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MICOPIN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MICOPIN__SLW, CYREG_PRT12_SLW

/* MOCIPIN */
.set MOCIPIN__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set MOCIPIN__0__MASK, 0x04
.set MOCIPIN__0__PC, CYREG_PRT12_PC2
.set MOCIPIN__0__PORT, 12
.set MOCIPIN__0__SHIFT, 2
.set MOCIPIN__AG, CYREG_PRT12_AG
.set MOCIPIN__BIE, CYREG_PRT12_BIE
.set MOCIPIN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MOCIPIN__BYP, CYREG_PRT12_BYP
.set MOCIPIN__DM0, CYREG_PRT12_DM0
.set MOCIPIN__DM1, CYREG_PRT12_DM1
.set MOCIPIN__DM2, CYREG_PRT12_DM2
.set MOCIPIN__DR, CYREG_PRT12_DR
.set MOCIPIN__INP_DIS, CYREG_PRT12_INP_DIS
.set MOCIPIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MOCIPIN__MASK, 0x04
.set MOCIPIN__PORT, 12
.set MOCIPIN__PRT, CYREG_PRT12_PRT
.set MOCIPIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MOCIPIN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MOCIPIN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MOCIPIN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MOCIPIN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MOCIPIN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MOCIPIN__PS, CYREG_PRT12_PS
.set MOCIPIN__SHIFT, 2
.set MOCIPIN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MOCIPIN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MOCIPIN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MOCIPIN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MOCIPIN__SLW, CYREG_PRT12_SLW

/* USBFS_1_arb_int */
.set USBFS_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_1_arb_int__INTC_MASK, 0x400000
.set USBFS_1_arb_int__INTC_NUMBER, 22
.set USBFS_1_arb_int__INTC_PRIOR_NUM, 7
.set USBFS_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBFS_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_1_bus_reset */
.set USBFS_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_1_bus_reset__INTC_MASK, 0x800000
.set USBFS_1_bus_reset__INTC_NUMBER, 23
.set USBFS_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBFS_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBFS_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_1_Dm */
.set USBFS_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBFS_1_Dm__0__MASK, 0x80
.set USBFS_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBFS_1_Dm__0__PORT, 15
.set USBFS_1_Dm__0__SHIFT, 7
.set USBFS_1_Dm__AG, CYREG_PRT15_AG
.set USBFS_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBFS_1_Dm__BIE, CYREG_PRT15_BIE
.set USBFS_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_1_Dm__BYP, CYREG_PRT15_BYP
.set USBFS_1_Dm__CTL, CYREG_PRT15_CTL
.set USBFS_1_Dm__DM0, CYREG_PRT15_DM0
.set USBFS_1_Dm__DM1, CYREG_PRT15_DM1
.set USBFS_1_Dm__DM2, CYREG_PRT15_DM2
.set USBFS_1_Dm__DR, CYREG_PRT15_DR
.set USBFS_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBFS_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_1_Dm__MASK, 0x80
.set USBFS_1_Dm__PORT, 15
.set USBFS_1_Dm__PRT, CYREG_PRT15_PRT
.set USBFS_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_1_Dm__PS, CYREG_PRT15_PS
.set USBFS_1_Dm__SHIFT, 7
.set USBFS_1_Dm__SLW, CYREG_PRT15_SLW

/* USBFS_1_Dp */
.set USBFS_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBFS_1_Dp__0__MASK, 0x40
.set USBFS_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBFS_1_Dp__0__PORT, 15
.set USBFS_1_Dp__0__SHIFT, 6
.set USBFS_1_Dp__AG, CYREG_PRT15_AG
.set USBFS_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBFS_1_Dp__BIE, CYREG_PRT15_BIE
.set USBFS_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_1_Dp__BYP, CYREG_PRT15_BYP
.set USBFS_1_Dp__CTL, CYREG_PRT15_CTL
.set USBFS_1_Dp__DM0, CYREG_PRT15_DM0
.set USBFS_1_Dp__DM1, CYREG_PRT15_DM1
.set USBFS_1_Dp__DM2, CYREG_PRT15_DM2
.set USBFS_1_Dp__DR, CYREG_PRT15_DR
.set USBFS_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBFS_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBFS_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_1_Dp__MASK, 0x40
.set USBFS_1_Dp__PORT, 15
.set USBFS_1_Dp__PRT, CYREG_PRT15_PRT
.set USBFS_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_1_Dp__PS, CYREG_PRT15_PS
.set USBFS_1_Dp__SHIFT, 6
.set USBFS_1_Dp__SLW, CYREG_PRT15_SLW
.set USBFS_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBFS_1_dp_int */
.set USBFS_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_1_dp_int__INTC_MASK, 0x1000
.set USBFS_1_dp_int__INTC_NUMBER, 12
.set USBFS_1_dp_int__INTC_PRIOR_NUM, 7
.set USBFS_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBFS_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_1_ep_0 */
.set USBFS_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_1_ep_0__INTC_MASK, 0x1000000
.set USBFS_1_ep_0__INTC_NUMBER, 24
.set USBFS_1_ep_0__INTC_PRIOR_NUM, 7
.set USBFS_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBFS_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_1_ep_1 */
.set USBFS_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_1_ep_1__INTC_MASK, 0x01
.set USBFS_1_ep_1__INTC_NUMBER, 0
.set USBFS_1_ep_1__INTC_PRIOR_NUM, 7
.set USBFS_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set USBFS_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_1_USB */
.set USBFS_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBFS_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBFS_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBFS_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBFS_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBFS_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBFS_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBFS_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBFS_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBFS_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBFS_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBFS_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBFS_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBFS_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBFS_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBFS_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBFS_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBFS_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBFS_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBFS_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBFS_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBFS_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBFS_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBFS_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBFS_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBFS_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBFS_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBFS_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBFS_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBFS_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBFS_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBFS_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBFS_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBFS_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBFS_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBFS_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBFS_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBFS_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBFS_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBFS_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBFS_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBFS_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBFS_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBFS_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBFS_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBFS_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBFS_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBFS_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBFS_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBFS_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBFS_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBFS_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBFS_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBFS_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBFS_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBFS_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBFS_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBFS_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBFS_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBFS_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBFS_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBFS_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBFS_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBFS_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBFS_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBFS_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBFS_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBFS_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBFS_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBFS_1_USB__CR0, CYREG_USB_CR0
.set USBFS_1_USB__CR1, CYREG_USB_CR1
.set USBFS_1_USB__CWA, CYREG_USB_CWA
.set USBFS_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBFS_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBFS_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBFS_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBFS_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBFS_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBFS_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBFS_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBFS_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBFS_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBFS_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBFS_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBFS_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBFS_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBFS_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBFS_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBFS_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBFS_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBFS_1_USB__PM_ACT_MSK, 0x01
.set USBFS_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBFS_1_USB__PM_STBY_MSK, 0x01
.set USBFS_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBFS_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBFS_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBFS_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBFS_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBFS_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBFS_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBFS_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBFS_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBFS_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBFS_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBFS_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBFS_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBFS_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBFS_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBFS_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBFS_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBFS_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBFS_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBFS_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBFS_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBFS_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBFS_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBFS_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBFS_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBFS_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBFS_1_USB__SOF0, CYREG_USB_SOF0
.set USBFS_1_USB__SOF1, CYREG_USB_SOF1
.set USBFS_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBFS_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBFS_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* CLOCKPIN */
.set CLOCKPIN__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set CLOCKPIN__0__MASK, 0x01
.set CLOCKPIN__0__PC, CYREG_PRT12_PC0
.set CLOCKPIN__0__PORT, 12
.set CLOCKPIN__0__SHIFT, 0
.set CLOCKPIN__AG, CYREG_PRT12_AG
.set CLOCKPIN__BIE, CYREG_PRT12_BIE
.set CLOCKPIN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CLOCKPIN__BYP, CYREG_PRT12_BYP
.set CLOCKPIN__DM0, CYREG_PRT12_DM0
.set CLOCKPIN__DM1, CYREG_PRT12_DM1
.set CLOCKPIN__DM2, CYREG_PRT12_DM2
.set CLOCKPIN__DR, CYREG_PRT12_DR
.set CLOCKPIN__INP_DIS, CYREG_PRT12_INP_DIS
.set CLOCKPIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CLOCKPIN__MASK, 0x01
.set CLOCKPIN__PORT, 12
.set CLOCKPIN__PRT, CYREG_PRT12_PRT
.set CLOCKPIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CLOCKPIN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CLOCKPIN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CLOCKPIN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CLOCKPIN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CLOCKPIN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CLOCKPIN__PS, CYREG_PRT12_PS
.set CLOCKPIN__SHIFT, 0
.set CLOCKPIN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CLOCKPIN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CLOCKPIN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CLOCKPIN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CLOCKPIN__SLW, CYREG_PRT12_SLW

/* SWITCHPIN */
.set SWITCHPIN__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SWITCHPIN__0__MASK, 0x04
.set SWITCHPIN__0__PC, CYREG_PRT2_PC2
.set SWITCHPIN__0__PORT, 2
.set SWITCHPIN__0__SHIFT, 2
.set SWITCHPIN__AG, CYREG_PRT2_AG
.set SWITCHPIN__AMUX, CYREG_PRT2_AMUX
.set SWITCHPIN__BIE, CYREG_PRT2_BIE
.set SWITCHPIN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SWITCHPIN__BYP, CYREG_PRT2_BYP
.set SWITCHPIN__CTL, CYREG_PRT2_CTL
.set SWITCHPIN__DM0, CYREG_PRT2_DM0
.set SWITCHPIN__DM1, CYREG_PRT2_DM1
.set SWITCHPIN__DM2, CYREG_PRT2_DM2
.set SWITCHPIN__DR, CYREG_PRT2_DR
.set SWITCHPIN__INP_DIS, CYREG_PRT2_INP_DIS
.set SWITCHPIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SWITCHPIN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SWITCHPIN__LCD_EN, CYREG_PRT2_LCD_EN
.set SWITCHPIN__MASK, 0x04
.set SWITCHPIN__PORT, 2
.set SWITCHPIN__PRT, CYREG_PRT2_PRT
.set SWITCHPIN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SWITCHPIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SWITCHPIN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SWITCHPIN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SWITCHPIN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SWITCHPIN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SWITCHPIN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SWITCHPIN__PS, CYREG_PRT2_PS
.set SWITCHPIN__SHIFT, 2
.set SWITCHPIN__SLW, CYREG_PRT2_SLW

/* ShiftReg_1_bSR */
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB04_A0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB04_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB04_D0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB04_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB04_F0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB04_F1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB05_A0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB05_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB05_D0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB05_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB05_F0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB05_F1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B1_UDB06_A0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B1_UDB06_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B1_UDB06_D0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B1_UDB06_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B1_UDB06_F0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B1_UDB06_F1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B1_UDB07_A0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B1_UDB07_A1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B1_UDB07_D0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B1_UDB07_D1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B1_UDB07_F0
.set ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B1_UDB07_F1
.set ShiftReg_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ShiftReg_1_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set ShiftReg_1_bSR_StsReg__3__MASK, 0x08
.set ShiftReg_1_bSR_StsReg__3__POS, 3
.set ShiftReg_1_bSR_StsReg__4__MASK, 0x10
.set ShiftReg_1_bSR_StsReg__4__POS, 4
.set ShiftReg_1_bSR_StsReg__5__MASK, 0x20
.set ShiftReg_1_bSR_StsReg__5__POS, 5
.set ShiftReg_1_bSR_StsReg__6__MASK, 0x40
.set ShiftReg_1_bSR_StsReg__6__POS, 6
.set ShiftReg_1_bSR_StsReg__MASK, 0x78
.set ShiftReg_1_bSR_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set ShiftReg_1_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ShiftReg_1_bSR_StsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB04_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 25000000
.set BCLK__BUS_CLK__KHZ, 25000
.set BCLK__BUS_CLK__MHZ, 25
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
