
whiteroom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e78  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  0800a018  0800a018  0001a018  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4ec  0800a4ec  000202dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a4ec  0800a4ec  0001a4ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4f4  0800a4f4  000202dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4f4  0800a4f4  0001a4f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a4f8  0800a4f8  0001a4f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002dc  20000000  0800a4fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  200002dc  0800a7d8  000202dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  0800a7d8  000204f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001218a  00000000  00000000  0002030c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027f0  00000000  00000000  00032496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c8  00000000  00000000  00034c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ff8  00000000  00000000  00035d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018035  00000000  00000000  00036d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000129f7  00000000  00000000  0004ed7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091f41  00000000  00000000  00061774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f36b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d0c  00000000  00000000  000f3708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002dc 	.word	0x200002dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a000 	.word	0x0800a000

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002e0 	.word	0x200002e0
 80001dc:	0800a000 	.word	0x0800a000

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b9a4 	b.w	8000ff8 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468c      	mov	ip, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8083 	bne.w	8000e4a <__udivmoddi4+0x116>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d947      	bls.n	8000dda <__udivmoddi4+0xa6>
 8000d4a:	fab2 f282 	clz	r2, r2
 8000d4e:	b142      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	f1c2 0020 	rsb	r0, r2, #32
 8000d54:	fa24 f000 	lsr.w	r0, r4, r0
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d60:	4094      	lsls	r4, r2
 8000d62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d66:	0c23      	lsrs	r3, r4, #16
 8000d68:	fbbc f6f8 	udiv	r6, ip, r8
 8000d6c:	fa1f fe87 	uxth.w	lr, r7
 8000d70:	fb08 c116 	mls	r1, r8, r6, ip
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f10e 	mul.w	r1, r6, lr
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x60>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d86:	f080 8119 	bcs.w	8000fbc <__udivmoddi4+0x288>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 8116 	bls.w	8000fbc <__udivmoddi4+0x288>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x8c>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000db2:	f080 8105 	bcs.w	8000fc0 <__udivmoddi4+0x28c>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8102 	bls.w	8000fc0 <__udivmoddi4+0x28c>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	2600      	movs	r6, #0
 8000dca:	b11d      	cbz	r5, 8000dd4 <__udivmoddi4+0xa0>
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xaa>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f282 	clz	r2, r2
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d150      	bne.n	8000e88 <__udivmoddi4+0x154>
 8000de6:	1bcb      	subs	r3, r1, r7
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	2601      	movs	r6, #1
 8000df2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000df6:	0c21      	lsrs	r1, r4, #16
 8000df8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb08 f30c 	mul.w	r3, r8, ip
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0xe4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0xe2>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	f200 80e9 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e16:	4684      	mov	ip, r0
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	b2a3      	uxth	r3, r4
 8000e1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e28:	fb08 f800 	mul.w	r8, r8, r0
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x10c>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x10a>
 8000e38:	45a0      	cmp	r8, r4
 8000e3a:	f200 80d9 	bhi.w	8000ff0 <__udivmoddi4+0x2bc>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	eba4 0408 	sub.w	r4, r4, r8
 8000e44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e48:	e7bf      	b.n	8000dca <__udivmoddi4+0x96>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x12e>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <__udivmoddi4+0x282>
 8000e54:	2600      	movs	r6, #0
 8000e56:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	fab3 f683 	clz	r6, r3
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d14a      	bne.n	8000f00 <__udivmoddi4+0x1cc>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d302      	bcc.n	8000e74 <__udivmoddi4+0x140>
 8000e6e:	4282      	cmp	r2, r0
 8000e70:	f200 80b8 	bhi.w	8000fe4 <__udivmoddi4+0x2b0>
 8000e74:	1a84      	subs	r4, r0, r2
 8000e76:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	468c      	mov	ip, r1
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	d0a8      	beq.n	8000dd4 <__udivmoddi4+0xa0>
 8000e82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e86:	e7a5      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e90:	4097      	lsls	r7, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9a:	40d9      	lsrs	r1, r3
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	0c03      	lsrs	r3, r0, #16
 8000ea0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea4:	fa1f f887 	uxth.w	r8, r7
 8000ea8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb0:	fb06 f108 	mul.w	r1, r6, r8
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eba:	d909      	bls.n	8000ed0 <__udivmoddi4+0x19c>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000ec2:	f080 808d 	bcs.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	f240 808a 	bls.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	443b      	add	r3, r7
 8000ed0:	1a5b      	subs	r3, r3, r1
 8000ed2:	b281      	uxth	r1, r0
 8000ed4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000edc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee0:	fb00 f308 	mul.w	r3, r0, r8
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x1c4>
 8000ee8:	1879      	adds	r1, r7, r1
 8000eea:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000eee:	d273      	bcs.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d971      	bls.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4439      	add	r1, r7
 8000ef8:	1acb      	subs	r3, r1, r3
 8000efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000efe:	e778      	b.n	8000df2 <__udivmoddi4+0xbe>
 8000f00:	f1c6 0c20 	rsb	ip, r6, #32
 8000f04:	fa03 f406 	lsl.w	r4, r3, r6
 8000f08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f12:	fa01 f306 	lsl.w	r3, r1, r6
 8000f16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	0c3b      	lsrs	r3, r7, #16
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fa1f f884 	uxth.w	r8, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f32:	fb09 fa08 	mul.w	sl, r9, r8
 8000f36:	458a      	cmp	sl, r1
 8000f38:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x220>
 8000f42:	1861      	adds	r1, r4, r1
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f48:	d248      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4a:	458a      	cmp	sl, r1
 8000f4c:	d946      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	4421      	add	r1, r4
 8000f54:	eba1 010a 	sub.w	r1, r1, sl
 8000f58:	b2bf      	uxth	r7, r7
 8000f5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45b8      	cmp	r8, r7
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x24a>
 8000f6e:	19e7      	adds	r7, r4, r7
 8000f70:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f74:	d22e      	bcs.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f76:	45b8      	cmp	r8, r7
 8000f78:	d92c      	bls.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4427      	add	r7, r4
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba7 0708 	sub.w	r7, r7, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454f      	cmp	r7, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	4649      	mov	r1, r9
 8000f90:	d31a      	bcc.n	8000fc8 <__udivmoddi4+0x294>
 8000f92:	d017      	beq.n	8000fc4 <__udivmoddi4+0x290>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x27a>
 8000f96:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa2:	40f2      	lsrs	r2, r6
 8000fa4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fa8:	40f7      	lsrs	r7, r6
 8000faa:	e9c5 2700 	strd	r2, r7, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e70b      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e9      	b.n	8000d94 <__udivmoddi4+0x60>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6fd      	b.n	8000dc0 <__udivmoddi4+0x8c>
 8000fc4:	4543      	cmp	r3, r8
 8000fc6:	d2e5      	bcs.n	8000f94 <__udivmoddi4+0x260>
 8000fc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7df      	b.n	8000f94 <__udivmoddi4+0x260>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e7d2      	b.n	8000f7e <__udivmoddi4+0x24a>
 8000fd8:	4660      	mov	r0, ip
 8000fda:	e78d      	b.n	8000ef8 <__udivmoddi4+0x1c4>
 8000fdc:	4681      	mov	r9, r0
 8000fde:	e7b9      	b.n	8000f54 <__udivmoddi4+0x220>
 8000fe0:	4666      	mov	r6, ip
 8000fe2:	e775      	b.n	8000ed0 <__udivmoddi4+0x19c>
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e74a      	b.n	8000e7e <__udivmoddi4+0x14a>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	4439      	add	r1, r7
 8000fee:	e713      	b.n	8000e18 <__udivmoddi4+0xe4>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	443c      	add	r4, r7
 8000ff4:	e724      	b.n	8000e40 <__udivmoddi4+0x10c>
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <BH1750_Init>:
 * 			     the configuration information for the specified I2C.
 * @param Address Target BH1750 device address. The device 7 bits address value in datasheet must
 *                be shifted to the left before calling by I2C function.
 * @retval BH1750 Status
 */
BH1750_STATUS BH1750_Init(BH1750_HandleTypeDef *hbh1750, I2C_HandleTypeDef *hi2c, uint16_t Address) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	4613      	mov	r3, r2
 8001008:	80fb      	strh	r3, [r7, #6]
    hbh1750->I2C_channel = hi2c;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	68ba      	ldr	r2, [r7, #8]
 800100e:	601a      	str	r2, [r3, #0]
	hbh1750->Address = Address;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	88fa      	ldrh	r2, [r7, #6]
 8001014:	809a      	strh	r2, [r3, #4]
	if(BH1750_OK == BH1750_Reset(hbh1750))
 8001016:	68f8      	ldr	r0, [r7, #12]
 8001018:	f000 f811 	bl	800103e <BH1750_Reset>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d108      	bne.n	8001034 <BH1750_Init+0x38>
	{
		if(BH1750_OK == BH1750_SetMtreg(hbh1750, BH1750_DEFAULT_MTREG)) // Set default value;
 8001022:	2145      	movs	r1, #69	; 0x45
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f000 f847 	bl	80010b8 <BH1750_SetMtreg>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d101      	bne.n	8001034 <BH1750_Init+0x38>
			return BH1750_OK;
 8001030:	2300      	movs	r3, #0
 8001032:	e000      	b.n	8001036 <BH1750_Init+0x3a>
	}
	return BH1750_ERROR;
 8001034:	2301      	movs	r3, #1
}
 8001036:	4618      	mov	r0, r3
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <BH1750_Reset>:
/* 
 * @brief Reset all registers to default value.
 * @param hbh1750 Pointer to a BH1750_HandleTypeDef
 * @retval BH1750 status
 */
BH1750_STATUS BH1750_Reset(BH1750_HandleTypeDef *hbh1750) {
 800103e:	b580      	push	{r7, lr}
 8001040:	b086      	sub	sp, #24
 8001042:	af02      	add	r7, sp, #8
 8001044:	6078      	str	r0, [r7, #4]
    uint8_t tmp = BH1750_RESET;
 8001046:	2307      	movs	r3, #7
 8001048:	73fb      	strb	r3, [r7, #15]
    if (HAL_OK == HAL_I2C_Master_Transmit(hbh1750->I2C_channel, hbh1750->Address, &tmp, 1, 10))
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6818      	ldr	r0, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	8899      	ldrh	r1, [r3, #4]
 8001052:	f107 020f 	add.w	r2, r7, #15
 8001056:	230a      	movs	r3, #10
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2301      	movs	r3, #1
 800105c:	f001 ff20 	bl	8002ea0 <HAL_I2C_Master_Transmit>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d101      	bne.n	800106a <BH1750_Reset+0x2c>
        return BH1750_OK;
 8001066:	2300      	movs	r3, #0
 8001068:	e000      	b.n	800106c <BH1750_Reset+0x2e>
    return BH1750_ERROR;
 800106a:	2301      	movs	r3, #1
}
 800106c:	4618      	mov	r0, r3
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <BH1750_PowerState>:
 * @param PowerOn
 *          @arg 0: Power down, low current, no active state.
 *          @arg 1: Ready for measurement command. 
 * @retval BH1750 status
 */
BH1750_STATUS BH1750_PowerState(BH1750_HandleTypeDef *hbh1750, uint8_t PowerOn) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af02      	add	r7, sp, #8
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	460b      	mov	r3, r1
 800107e:	70fb      	strb	r3, [r7, #3]
    PowerOn = (PowerOn ? 1 : 0);
 8001080:	78fb      	ldrb	r3, [r7, #3]
 8001082:	2b00      	cmp	r3, #0
 8001084:	bf14      	ite	ne
 8001086:	2301      	movne	r3, #1
 8001088:	2300      	moveq	r3, #0
 800108a:	b2db      	uxtb	r3, r3
 800108c:	70fb      	strb	r3, [r7, #3]
    if (HAL_OK == HAL_I2C_Master_Transmit(hbh1750->I2C_channel, hbh1750->Address, &PowerOn, 1, 10))
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6818      	ldr	r0, [r3, #0]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	8899      	ldrh	r1, [r3, #4]
 8001096:	1cfa      	adds	r2, r7, #3
 8001098:	230a      	movs	r3, #10
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2301      	movs	r3, #1
 800109e:	f001 feff 	bl	8002ea0 <HAL_I2C_Master_Transmit>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d101      	bne.n	80010ac <BH1750_PowerState+0x38>
        return BH1750_OK;
 80010a8:	2300      	movs	r3, #0
 80010aa:	e000      	b.n	80010ae <BH1750_PowerState+0x3a>
    return BH1750_ERROR;
 80010ac:	2301      	movs	r3, #1
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <BH1750_SetMtreg>:
 * @brief Adjust measurement result for influence of optical window. (sensor sensitivity adjusting) 
 * @param hbh1750 Pointer to a BH1750_HandleTypeDef
 * @param Mtreg The modified value of measurement time register. (31 <= Mtreg <=254) (miliseconds)
 * @retval BH1750 status
 */
BH1750_STATUS BH1750_SetMtreg(BH1750_HandleTypeDef *hbh1750, uint8_t Mtreg) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b086      	sub	sp, #24
 80010bc:	af02      	add	r7, sp, #8
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef retCode;
	if (Mtreg < 31 || Mtreg > 254) {
 80010c4:	78fb      	ldrb	r3, [r7, #3]
 80010c6:	2b1e      	cmp	r3, #30
 80010c8:	d902      	bls.n	80010d0 <BH1750_SetMtreg+0x18>
 80010ca:	78fb      	ldrb	r3, [r7, #3]
 80010cc:	2bff      	cmp	r3, #255	; 0xff
 80010ce:	d101      	bne.n	80010d4 <BH1750_SetMtreg+0x1c>
		return BH1750_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	e039      	b.n	8001148 <BH1750_SetMtreg+0x90>
	}

	BH1750_Mtreg = Mtreg;
 80010d4:	4a1e      	ldr	r2, [pc, #120]	; (8001150 <BH1750_SetMtreg+0x98>)
 80010d6:	78fb      	ldrb	r3, [r7, #3]
 80010d8:	7013      	strb	r3, [r2, #0]

	uint8_t tmp[2];

	tmp[0] = (0x40 | (Mtreg >> 5));     // High bit 01000_MT[7,6,5]
 80010da:	78fb      	ldrb	r3, [r7, #3]
 80010dc:	095b      	lsrs	r3, r3, #5
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	733b      	strb	r3, [r7, #12]
	tmp[1] = (0x60 | (Mtreg & 0x1F));   // Low bit  011_MT[4,3,2,1,0] 
 80010e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010ec:	f003 031f 	and.w	r3, r3, #31
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80010f6:	b25b      	sxtb	r3, r3
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	737b      	strb	r3, [r7, #13]

	retCode = HAL_I2C_Master_Transmit(hbh1750->I2C_channel, hbh1750->Address, &tmp[0], 1, 10);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6818      	ldr	r0, [r3, #0]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	8899      	ldrh	r1, [r3, #4]
 8001104:	f107 020c 	add.w	r2, r7, #12
 8001108:	230a      	movs	r3, #10
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	2301      	movs	r3, #1
 800110e:	f001 fec7 	bl	8002ea0 <HAL_I2C_Master_Transmit>
 8001112:	4603      	mov	r3, r0
 8001114:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK != retCode) {
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <BH1750_SetMtreg+0x68>
		return BH1750_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e013      	b.n	8001148 <BH1750_SetMtreg+0x90>
	}

	retCode = HAL_I2C_Master_Transmit(hbh1750->I2C_channel, hbh1750->Address, &tmp[1], 1, 10);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6818      	ldr	r0, [r3, #0]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	8899      	ldrh	r1, [r3, #4]
 8001128:	f107 030c 	add.w	r3, r7, #12
 800112c:	1c5a      	adds	r2, r3, #1
 800112e:	230a      	movs	r3, #10
 8001130:	9300      	str	r3, [sp, #0]
 8001132:	2301      	movs	r3, #1
 8001134:	f001 feb4 	bl	8002ea0 <HAL_I2C_Master_Transmit>
 8001138:	4603      	mov	r3, r0
 800113a:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK == retCode) {
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d101      	bne.n	8001146 <BH1750_SetMtreg+0x8e>
		return BH1750_OK;
 8001142:	2300      	movs	r3, #0
 8001144:	e000      	b.n	8001148 <BH1750_SetMtreg+0x90>
	}

	return BH1750_ERROR;
 8001146:	2301      	movs	r3, #1
}
 8001148:	4618      	mov	r0, r3
 800114a:	3710      	adds	r7, #16
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20000309 	.word	0x20000309

08001154 <BH1750_SetMode>:
 *              @arg ONETIME_L_RES_MODE:     Start measurement at 4lx resolution.
 *                                           Measurement Time is typically 16ms. 
 *                                           It is automatically set to Power Down mode after measurement.
 * @retval BH1750 status
 */
BH1750_STATUS BH1750_SetMode(BH1750_HandleTypeDef *hbh1750, bh1750_mode Mode) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af02      	add	r7, sp, #8
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	460b      	mov	r3, r1
 800115e:	70fb      	strb	r3, [r7, #3]
    if(!((Mode >> 4) || (Mode >> 5))) return BH1750_ERROR;
 8001160:	78fb      	ldrb	r3, [r7, #3]
 8001162:	091b      	lsrs	r3, r3, #4
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2b00      	cmp	r3, #0
 8001168:	d106      	bne.n	8001178 <BH1750_SetMode+0x24>
 800116a:	78fb      	ldrb	r3, [r7, #3]
 800116c:	095b      	lsrs	r3, r3, #5
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d101      	bne.n	8001178 <BH1750_SetMode+0x24>
 8001174:	2301      	movs	r3, #1
 8001176:	e019      	b.n	80011ac <BH1750_SetMode+0x58>
	if((Mode & 0x0F) > 3) return BH1750_ERROR;
 8001178:	78fb      	ldrb	r3, [r7, #3]
 800117a:	f003 030c 	and.w	r3, r3, #12
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <BH1750_SetMode+0x32>
 8001182:	2301      	movs	r3, #1
 8001184:	e012      	b.n	80011ac <BH1750_SetMode+0x58>

	BH1750_Mode = Mode;
 8001186:	78fa      	ldrb	r2, [r7, #3]
 8001188:	4b0a      	ldr	r3, [pc, #40]	; (80011b4 <BH1750_SetMode+0x60>)
 800118a:	701a      	strb	r2, [r3, #0]
	if(HAL_OK == HAL_I2C_Master_Transmit(hbh1750->I2C_channel, hbh1750->Address, &Mode, 1, 10))
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6818      	ldr	r0, [r3, #0]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	8899      	ldrh	r1, [r3, #4]
 8001194:	1cfa      	adds	r2, r7, #3
 8001196:	230a      	movs	r3, #10
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	2301      	movs	r3, #1
 800119c:	f001 fe80 	bl	8002ea0 <HAL_I2C_Master_Transmit>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d101      	bne.n	80011aa <BH1750_SetMode+0x56>
		return BH1750_OK;
 80011a6:	2300      	movs	r3, #0
 80011a8:	e000      	b.n	80011ac <BH1750_SetMode+0x58>

	return BH1750_ERROR;
 80011aa:	2301      	movs	r3, #1
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	20000308 	.word	0x20000308

080011b8 <BH1750_ReadLight>:
 * @brief Read the converted value and calculate the result.
 * @param hbh1750 Pointer to a BH1750_HandleTypeDef
 * @param Result Pointer to your variable for getting result.
 * @retval BH1750 Status
 */
BH1750_STATUS BH1750_ReadLight(BH1750_HandleTypeDef *hbh1750, float *Result) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af02      	add	r7, sp, #8
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
 	float result;
	uint8_t tmp[2];

	if(HAL_OK == HAL_I2C_Master_Receive(hbh1750->I2C_channel, hbh1750->Address, tmp, 2, 10))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6818      	ldr	r0, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	8899      	ldrh	r1, [r3, #4]
 80011ca:	f107 0208 	add.w	r2, r7, #8
 80011ce:	230a      	movs	r3, #10
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	2302      	movs	r3, #2
 80011d4:	f001 ff62 	bl	800309c <HAL_I2C_Master_Receive>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d138      	bne.n	8001250 <BH1750_ReadLight+0x98>
	{
		result = (tmp[0] << 8) | (tmp[1]);
 80011de:	7a3b      	ldrb	r3, [r7, #8]
 80011e0:	021b      	lsls	r3, r3, #8
 80011e2:	7a7a      	ldrb	r2, [r7, #9]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	ee07 3a90 	vmov	s15, r3
 80011ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ee:	edc7 7a03 	vstr	s15, [r7, #12]

		if(BH1750_Mtreg != BH1750_DEFAULT_MTREG)
 80011f2:	4b1a      	ldr	r3, [pc, #104]	; (800125c <BH1750_ReadLight+0xa4>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b45      	cmp	r3, #69	; 0x45
 80011f8:	d00f      	beq.n	800121a <BH1750_ReadLight+0x62>
		{
			result *= (float)((uint8_t)(BH1750_DEFAULT_MTREG) / (float)BH1750_Mtreg);
 80011fa:	4b18      	ldr	r3, [pc, #96]	; (800125c <BH1750_ReadLight+0xa4>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	ee07 3a90 	vmov	s15, r3
 8001202:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001206:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001260 <BH1750_ReadLight+0xa8>
 800120a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800120e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001216:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		if(BH1750_Mode == ONETIME_H_RES_MODE2 || BH1750_Mode == CONTINUOUS_H_RES_MODE2)
 800121a:	4b12      	ldr	r3, [pc, #72]	; (8001264 <BH1750_ReadLight+0xac>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b21      	cmp	r3, #33	; 0x21
 8001220:	d003      	beq.n	800122a <BH1750_ReadLight+0x72>
 8001222:	4b10      	ldr	r3, [pc, #64]	; (8001264 <BH1750_ReadLight+0xac>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b11      	cmp	r3, #17
 8001228:	d107      	bne.n	800123a <BH1750_ReadLight+0x82>
		{
			result /= 2.0;
 800122a:	ed97 7a03 	vldr	s14, [r7, #12]
 800122e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001232:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001236:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		*Result = result / (float)BH1750_CONVERSION_FACTOR;
 800123a:	ed97 7a03 	vldr	s14, [r7, #12]
 800123e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8001268 <BH1750_ReadLight+0xb0>
 8001242:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	edc3 7a00 	vstr	s15, [r3]
		return BH1750_OK;
 800124c:	2300      	movs	r3, #0
 800124e:	e000      	b.n	8001252 <BH1750_ReadLight+0x9a>
	}
	return BH1750_ERROR;
 8001250:	2301      	movs	r3, #1
}
 8001252:	4618      	mov	r0, r3
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	20000309 	.word	0x20000309
 8001260:	428a0000 	.word	0x428a0000
 8001264:	20000308 	.word	0x20000308
 8001268:	3f99999a 	.word	0x3f99999a

0800126c <StepperInit>:
STEPPER_STATUS StepperInit(Stepper_HandleTypeDef *stepper,
		                   GPIO_TypeDef* port,
						   uint16_t pin_Dir,
						   uint16_t pin_Pulse,
						   uint8_t microstep,
						   uint16_t currentPos) {
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	4611      	mov	r1, r2
 8001278:	461a      	mov	r2, r3
 800127a:	460b      	mov	r3, r1
 800127c:	80fb      	strh	r3, [r7, #6]
 800127e:	4613      	mov	r3, r2
 8001280:	80bb      	strh	r3, [r7, #4]
	stepper->Port           = port;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	68ba      	ldr	r2, [r7, #8]
 8001286:	601a      	str	r2, [r3, #0]
	stepper->GPIO_Pin_Dir   = pin_Dir;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	88fa      	ldrh	r2, [r7, #6]
 800128c:	809a      	strh	r2, [r3, #4]
	stepper->GPIO_Pin_Pulse = pin_Pulse;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	88ba      	ldrh	r2, [r7, #4]
 8001292:	80da      	strh	r2, [r3, #6]
	stepper->Microstep      = microstep;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	7e3a      	ldrb	r2, [r7, #24]
 8001298:	721a      	strb	r2, [r3, #8]
	stepper->CurrentPulse   = currentPos * FACTOR;
 800129a:	8bba      	ldrh	r2, [r7, #28]
 800129c:	4613      	mov	r3, r2
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	4413      	add	r3, r2
 80012a2:	015b      	lsls	r3, r3, #5
 80012a4:	461a      	mov	r2, r3
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	60da      	str	r2, [r3, #12]
	stepper->TargetPulse    = currentPos * FACTOR;
 80012aa:	8bba      	ldrh	r2, [r7, #28]
 80012ac:	4613      	mov	r3, r2
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	4413      	add	r3, r2
 80012b2:	015b      	lsls	r3, r3, #5
 80012b4:	461a      	mov	r2, r3
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	611a      	str	r2, [r3, #16]

	return STEPPER_OK;
 80012ba:	2300      	movs	r3, #0
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3714      	adds	r7, #20
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <setCurrentPos>:


STEPPER_STATUS setCurrentPos(Stepper_HandleTypeDef *stepper, uint16_t current) {
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	460b      	mov	r3, r1
 80012d2:	807b      	strh	r3, [r7, #2]
	stepper->CurrentPulse = current * FACTOR;
 80012d4:	887a      	ldrh	r2, [r7, #2]
 80012d6:	4613      	mov	r3, r2
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	4413      	add	r3, r2
 80012dc:	015b      	lsls	r3, r3, #5
 80012de:	461a      	mov	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	60da      	str	r2, [r3, #12]
	stepper->TargetPulse = current * FACTOR;
 80012e4:	887a      	ldrh	r2, [r7, #2]
 80012e6:	4613      	mov	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	4413      	add	r3, r2
 80012ec:	015b      	lsls	r3, r3, #5
 80012ee:	461a      	mov	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	611a      	str	r2, [r3, #16]
	return STEPPER_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <setTargetPos>:

STEPPER_STATUS setTargetPos(Stepper_HandleTypeDef *stepper, uint16_t target) {
 8001302:	b480      	push	{r7}
 8001304:	b083      	sub	sp, #12
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
 800130a:	460b      	mov	r3, r1
 800130c:	807b      	strh	r3, [r7, #2]
	stepper->TargetPulse = target * FACTOR;
 800130e:	887a      	ldrh	r2, [r7, #2]
 8001310:	4613      	mov	r3, r2
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	4413      	add	r3, r2
 8001316:	015b      	lsls	r3, r3, #5
 8001318:	461a      	mov	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	611a      	str	r2, [r3, #16]
	return STEPPER_OK;
 800131e:	2300      	movs	r3, #0
}
 8001320:	4618      	mov	r0, r3
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <setDirCCW>:

STEPPER_STATUS setDirCCW(Stepper_HandleTypeDef *stepper) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(stepper->Port, stepper->GPIO_Pin_Dir, GPIO_PIN_SET);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6818      	ldr	r0, [r3, #0]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	889b      	ldrh	r3, [r3, #4]
 800133c:	2201      	movs	r2, #1
 800133e:	4619      	mov	r1, r3
 8001340:	f001 fc50 	bl	8002be4 <HAL_GPIO_WritePin>
	return STEPPER_OK;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <setDirCW>:

STEPPER_STATUS setDirCW(Stepper_HandleTypeDef *stepper) {
 800134e:	b580      	push	{r7, lr}
 8001350:	b082      	sub	sp, #8
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(stepper->Port, stepper->GPIO_Pin_Dir, GPIO_PIN_RESET);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6818      	ldr	r0, [r3, #0]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	889b      	ldrh	r3, [r3, #4]
 800135e:	2200      	movs	r2, #0
 8001360:	4619      	mov	r1, r3
 8001362:	f001 fc3f 	bl	8002be4 <HAL_GPIO_WritePin>
	return STEPPER_OK;
 8001366:	2300      	movs	r3, #0
}
 8001368:	4618      	mov	r0, r3
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <runToTarget>:
   *  __HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
   *  while ((uint16_t)__HAL_TIM_GET_COUNTER(&htim2) < us);
   */
}

STEPPER_STATUS runToTarget(Stepper_HandleTypeDef *stepper) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]

	if (stepper->TargetPulse != stepper->CurrentPulse) {
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691a      	ldr	r2, [r3, #16]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	429a      	cmp	r2, r3
 8001382:	d046      	beq.n	8001412 <runToTarget+0xa2>
		// convert Position in millimeters to pulses base on microstep
		
		if (stepper->TargetPulse > stepper->CurrentPulse) {
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	691a      	ldr	r2, [r3, #16]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	429a      	cmp	r2, r3
 800138e:	d91f      	bls.n	80013d0 <runToTarget+0x60>
			setDirCCW(stepper);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f7ff ffcb 	bl	800132c <setDirCCW>
			HAL_GPIO_WritePin(stepper->Port, stepper->GPIO_Pin_Pulse, GPIO_PIN_SET);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6818      	ldr	r0, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	88db      	ldrh	r3, [r3, #6]
 800139e:	2201      	movs	r2, #1
 80013a0:	4619      	mov	r1, r3
 80013a2:	f001 fc1f 	bl	8002be4 <HAL_GPIO_WritePin>
			delay_us(TdelayON);
 80013a6:	2032      	movs	r0, #50	; 0x32
 80013a8:	f000 f9a4 	bl	80016f4 <delay_us>
			HAL_GPIO_WritePin(stepper->Port, stepper->GPIO_Pin_Pulse, GPIO_PIN_RESET);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6818      	ldr	r0, [r3, #0]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	88db      	ldrh	r3, [r3, #6]
 80013b4:	2200      	movs	r2, #0
 80013b6:	4619      	mov	r1, r3
 80013b8:	f001 fc14 	bl	8002be4 <HAL_GPIO_WritePin>
			delay_us(TdelayOFF);
 80013bc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80013c0:	f000 f998 	bl	80016f4 <delay_us>
			stepper->CurrentPulse++;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	1c5a      	adds	r2, r3, #1
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	e01e      	b.n	800140e <runToTarget+0x9e>
		}
		else {
			setDirCW(stepper);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff ffbc 	bl	800134e <setDirCW>
			HAL_GPIO_WritePin(stepper->Port, stepper->GPIO_Pin_Pulse, GPIO_PIN_SET);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6818      	ldr	r0, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	88db      	ldrh	r3, [r3, #6]
 80013de:	2201      	movs	r2, #1
 80013e0:	4619      	mov	r1, r3
 80013e2:	f001 fbff 	bl	8002be4 <HAL_GPIO_WritePin>
			delay_us(TdelayON);
 80013e6:	2032      	movs	r0, #50	; 0x32
 80013e8:	f000 f984 	bl	80016f4 <delay_us>
			HAL_GPIO_WritePin(stepper->Port, stepper->GPIO_Pin_Pulse, GPIO_PIN_RESET);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6818      	ldr	r0, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	88db      	ldrh	r3, [r3, #6]
 80013f4:	2200      	movs	r2, #0
 80013f6:	4619      	mov	r1, r3
 80013f8:	f001 fbf4 	bl	8002be4 <HAL_GPIO_WritePin>
			delay_us(TdelayOFF);
 80013fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001400:	f000 f978 	bl	80016f4 <delay_us>
			stepper->CurrentPulse--;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	1e5a      	subs	r2, r3, #1
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	60da      	str	r2, [r3, #12]
		}
		return STEPPER_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e000      	b.n	8001414 <runToTarget+0xa4>
	}
	return STEPPER_OK;
 8001412:	2300      	movs	r3, #0
}
 8001414:	4618      	mov	r0, r3
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <TCA9548A_Init>:
 * 			     the configuration information for the specified I2C.
 * @param address Target BH1750 device address. The device 7 bits address value in datasheet must
 *                be shifted to the left before calling by I2C function.
 * @retval TCA9548A Status
 */
TCA9548A_STATUS TCA9548A_Init(TCA9548A_HandleTypeDef *htca9548a, I2C_HandleTypeDef *hi2c, uint16_t address) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	4613      	mov	r3, r2
 8001428:	80fb      	strh	r3, [r7, #6]
    htca9548a->I2C_channel = hi2c;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	68ba      	ldr	r2, [r7, #8]
 800142e:	601a      	str	r2, [r3, #0]
    htca9548a->Address = address;
 8001430:	88fb      	ldrh	r3, [r7, #6]
 8001432:	b2da      	uxtb	r2, r3
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	711a      	strb	r2, [r3, #4]

    if (TCA9548A_OK == TCA9548A_DisableAllChannel(htca9548a)) {
 8001438:	68f8      	ldr	r0, [r7, #12]
 800143a:	f000 f831 	bl	80014a0 <TCA9548A_DisableAllChannel>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d101      	bne.n	8001448 <TCA9548A_Init+0x2c>
        return TCA9548A_OK;
 8001444:	2300      	movs	r3, #0
 8001446:	e000      	b.n	800144a <TCA9548A_Init+0x2e>
    }
    return TCA9548A_ERROR;
 8001448:	2301      	movs	r3, #1
}
 800144a:	4618      	mov	r0, r3
 800144c:	3710      	adds	r7, #16
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <TCA9548A_SelectSingleChannel>:
 * @brief Initialize
 * @param htca9548a Pointer to a TCA9548A_HandleTypeDef
 * @param channel From 0 to 7, is channel 0 to channel 7 on TCA9548A
 * @retval TCA9548A Status
 */
TCA9548A_STATUS TCA9548A_SelectSingleChannel(TCA9548A_HandleTypeDef *htca9548a, uint8_t channel) {
 8001452:	b580      	push	{r7, lr}
 8001454:	b086      	sub	sp, #24
 8001456:	af02      	add	r7, sp, #8
 8001458:	6078      	str	r0, [r7, #4]
 800145a:	460b      	mov	r3, r1
 800145c:	70fb      	strb	r3, [r7, #3]
    if (channel > 7) {
 800145e:	78fb      	ldrb	r3, [r7, #3]
 8001460:	2b07      	cmp	r3, #7
 8001462:	d901      	bls.n	8001468 <TCA9548A_SelectSingleChannel+0x16>
        return TCA9548A_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	e017      	b.n	8001498 <TCA9548A_SelectSingleChannel+0x46>
    }
    uint8_t tmp = (1 << channel);
 8001468:	78fb      	ldrb	r3, [r7, #3]
 800146a:	2201      	movs	r2, #1
 800146c:	fa02 f303 	lsl.w	r3, r2, r3
 8001470:	b2db      	uxtb	r3, r3
 8001472:	73fb      	strb	r3, [r7, #15]
    if (HAL_OK == HAL_I2C_Master_Transmit(htca9548a->I2C_channel, htca9548a->Address, &tmp, 1, 10)) {
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6818      	ldr	r0, [r3, #0]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	791b      	ldrb	r3, [r3, #4]
 800147c:	b299      	uxth	r1, r3
 800147e:	f107 020f 	add.w	r2, r7, #15
 8001482:	230a      	movs	r3, #10
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	2301      	movs	r3, #1
 8001488:	f001 fd0a 	bl	8002ea0 <HAL_I2C_Master_Transmit>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d101      	bne.n	8001496 <TCA9548A_SelectSingleChannel+0x44>
        return TCA9548A_OK;
 8001492:	2300      	movs	r3, #0
 8001494:	e000      	b.n	8001498 <TCA9548A_SelectSingleChannel+0x46>
    }
    return TCA9548A_ERROR;
 8001496:	2301      	movs	r3, #1
}
 8001498:	4618      	mov	r0, r3
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <TCA9548A_DisableAllChannel>:
    }
    return 0;
}


TCA9548A_STATUS TCA9548A_DisableAllChannel(TCA9548A_HandleTypeDef *htca9548a) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af02      	add	r7, sp, #8
 80014a6:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0x00;
 80014a8:	2300      	movs	r3, #0
 80014aa:	73fb      	strb	r3, [r7, #15]
    if (HAL_OK == HAL_I2C_Master_Transmit(htca9548a->I2C_channel, htca9548a->Address, &tmp, 1, 10)) {
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6818      	ldr	r0, [r3, #0]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	791b      	ldrb	r3, [r3, #4]
 80014b4:	b299      	uxth	r1, r3
 80014b6:	f107 020f 	add.w	r2, r7, #15
 80014ba:	230a      	movs	r3, #10
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	2301      	movs	r3, #1
 80014c0:	f001 fcee 	bl	8002ea0 <HAL_I2C_Master_Transmit>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d101      	bne.n	80014ce <TCA9548A_DisableAllChannel+0x2e>
        return TCA9548A_OK;
 80014ca:	2300      	movs	r3, #0
 80014cc:	e000      	b.n	80014d0 <TCA9548A_DisableAllChannel+0x30>
    }
    return TCA9548A_ERROR;
 80014ce:	2301      	movs	r3, #1
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <userStepperInit>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Init Stepper, Sensor, TCA, PCA
void userStepperInit() {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af02      	add	r7, sp, #8
	StepperInit(&Step0, GPIOA, GPIO_PIN_9, GPIO_PIN_8, 32, 0);
 80014de:	2300      	movs	r3, #0
 80014e0:	9301      	str	r3, [sp, #4]
 80014e2:	2320      	movs	r3, #32
 80014e4:	9300      	str	r3, [sp, #0]
 80014e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014ee:	490e      	ldr	r1, [pc, #56]	; (8001528 <userStepperInit+0x50>)
 80014f0:	480e      	ldr	r0, [pc, #56]	; (800152c <userStepperInit+0x54>)
 80014f2:	f7ff febb 	bl	800126c <StepperInit>
	StepperInit(&Step1, GPIOC, GPIO_PIN_9, GPIO_PIN_8, 32, 0);
 80014f6:	2300      	movs	r3, #0
 80014f8:	9301      	str	r3, [sp, #4]
 80014fa:	2320      	movs	r3, #32
 80014fc:	9300      	str	r3, [sp, #0]
 80014fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001502:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001506:	490a      	ldr	r1, [pc, #40]	; (8001530 <userStepperInit+0x58>)
 8001508:	480a      	ldr	r0, [pc, #40]	; (8001534 <userStepperInit+0x5c>)
 800150a:	f7ff feaf 	bl	800126c <StepperInit>
	StepperInit(&Step2, GPIOC, GPIO_PIN_7, GPIO_PIN_6, 32, 0);
 800150e:	2300      	movs	r3, #0
 8001510:	9301      	str	r3, [sp, #4]
 8001512:	2320      	movs	r3, #32
 8001514:	9300      	str	r3, [sp, #0]
 8001516:	2340      	movs	r3, #64	; 0x40
 8001518:	2280      	movs	r2, #128	; 0x80
 800151a:	4905      	ldr	r1, [pc, #20]	; (8001530 <userStepperInit+0x58>)
 800151c:	4806      	ldr	r0, [pc, #24]	; (8001538 <userStepperInit+0x60>)
 800151e:	f7ff fea5 	bl	800126c <StepperInit>
}
 8001522:	bf00      	nop
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40020000 	.word	0x40020000
 800152c:	20000410 	.word	0x20000410
 8001530:	40020800 	.word	0x40020800
 8001534:	200003dc 	.word	0x200003dc
 8001538:	200003fc 	.word	0x200003fc

0800153c <userSensorInit>:

void userSensorInit() {
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
	TCA9548A_Init(&i2cHub, &hi2c1, TCA_ADDRESS);
 8001542:	22e0      	movs	r2, #224	; 0xe0
 8001544:	4917      	ldr	r1, [pc, #92]	; (80015a4 <userSensorInit+0x68>)
 8001546:	4818      	ldr	r0, [pc, #96]	; (80015a8 <userSensorInit+0x6c>)
 8001548:	f7ff ff68 	bl	800141c <TCA9548A_Init>
	for (uint8_t i = 0; i < 4; i++) {
 800154c:	2300      	movs	r3, #0
 800154e:	71fb      	strb	r3, [r7, #7]
 8001550:	e020      	b.n	8001594 <userSensorInit+0x58>
		TCA9548A_SelectSingleChannel(&i2cHub, i);
 8001552:	79fb      	ldrb	r3, [r7, #7]
 8001554:	4619      	mov	r1, r3
 8001556:	4814      	ldr	r0, [pc, #80]	; (80015a8 <userSensorInit+0x6c>)
 8001558:	f7ff ff7b 	bl	8001452 <TCA9548A_SelectSingleChannel>
		BH1750_Init(&sensor[i], &hi2c1, BH1750_ADDRESS_LOW);
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	00db      	lsls	r3, r3, #3
 8001560:	4a12      	ldr	r2, [pc, #72]	; (80015ac <userSensorInit+0x70>)
 8001562:	4413      	add	r3, r2
 8001564:	2246      	movs	r2, #70	; 0x46
 8001566:	490f      	ldr	r1, [pc, #60]	; (80015a4 <userSensorInit+0x68>)
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff fd47 	bl	8000ffc <BH1750_Init>
		BH1750_PowerState(&sensor[i], 1);
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	4a0e      	ldr	r2, [pc, #56]	; (80015ac <userSensorInit+0x70>)
 8001574:	4413      	add	r3, r2
 8001576:	2101      	movs	r1, #1
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff fd7b 	bl	8001074 <BH1750_PowerState>
		BH1750_SetMode(&sensor[i], CONTINUOUS_H_RES_MODE);
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	00db      	lsls	r3, r3, #3
 8001582:	4a0a      	ldr	r2, [pc, #40]	; (80015ac <userSensorInit+0x70>)
 8001584:	4413      	add	r3, r2
 8001586:	2110      	movs	r1, #16
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fde3 	bl	8001154 <BH1750_SetMode>
	for (uint8_t i = 0; i < 4; i++) {
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	3301      	adds	r3, #1
 8001592:	71fb      	strb	r3, [r7, #7]
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	2b03      	cmp	r3, #3
 8001598:	d9db      	bls.n	8001552 <userSensorInit+0x16>
	}
}
 800159a:	bf00      	nop
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000324 	.word	0x20000324
 80015a8:	200004d4 	.word	0x200004d4
 80015ac:	20000424 	.word	0x20000424

080015b0 <ManualControl>:
// CHOOSE THE MANUAL CONTROL PROGRAM (It's still under UART interrupt function)
void ManualControl() {
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
	switch (dataReceived[1]) {
 80015b4:	4b37      	ldr	r3, [pc, #220]	; (8001694 <ManualControl+0xe4>)
 80015b6:	785b      	ldrb	r3, [r3, #1]
 80015b8:	3b30      	subs	r3, #48	; 0x30
 80015ba:	2b24      	cmp	r3, #36	; 0x24
 80015bc:	d864      	bhi.n	8001688 <ManualControl+0xd8>
 80015be:	a201      	add	r2, pc, #4	; (adr r2, 80015c4 <ManualControl+0x14>)
 80015c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c4:	08001681 	.word	0x08001681
 80015c8:	08001681 	.word	0x08001681
 80015cc:	08001681 	.word	0x08001681
 80015d0:	08001681 	.word	0x08001681
 80015d4:	08001689 	.word	0x08001689
 80015d8:	08001689 	.word	0x08001689
 80015dc:	08001689 	.word	0x08001689
 80015e0:	08001689 	.word	0x08001689
 80015e4:	08001689 	.word	0x08001689
 80015e8:	08001689 	.word	0x08001689
 80015ec:	08001689 	.word	0x08001689
 80015f0:	08001689 	.word	0x08001689
 80015f4:	08001689 	.word	0x08001689
 80015f8:	08001689 	.word	0x08001689
 80015fc:	08001689 	.word	0x08001689
 8001600:	08001689 	.word	0x08001689
 8001604:	08001689 	.word	0x08001689
 8001608:	08001669 	.word	0x08001669
 800160c:	08001689 	.word	0x08001689
 8001610:	08001689 	.word	0x08001689
 8001614:	08001689 	.word	0x08001689
 8001618:	08001689 	.word	0x08001689
 800161c:	08001689 	.word	0x08001689
 8001620:	08001679 	.word	0x08001679
 8001624:	08001689 	.word	0x08001689
 8001628:	08001661 	.word	0x08001661
 800162c:	08001689 	.word	0x08001689
 8001630:	08001689 	.word	0x08001689
 8001634:	08001689 	.word	0x08001689
 8001638:	08001689 	.word	0x08001689
 800163c:	08001689 	.word	0x08001689
 8001640:	08001689 	.word	0x08001689
 8001644:	08001689 	.word	0x08001689
 8001648:	08001689 	.word	0x08001689
 800164c:	08001671 	.word	0x08001671
 8001650:	08001689 	.word	0x08001689
 8001654:	08001659 	.word	0x08001659
	case 'T':
		program = TEST_UART;
 8001658:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <ManualControl+0xe8>)
 800165a:	2201      	movs	r2, #1
 800165c:	701a      	strb	r2, [r3, #0]
		break;
 800165e:	e013      	b.n	8001688 <ManualControl+0xd8>
	case 'I':
		program = SET_INIT_COOR;
 8001660:	4b0d      	ldr	r3, [pc, #52]	; (8001698 <ManualControl+0xe8>)
 8001662:	2202      	movs	r2, #2
 8001664:	701a      	strb	r2, [r3, #0]
		break;
 8001666:	e00f      	b.n	8001688 <ManualControl+0xd8>
	case 'A':
		program = SET_TARGET_COOR;
 8001668:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <ManualControl+0xe8>)
 800166a:	2203      	movs	r2, #3
 800166c:	701a      	strb	r2, [r3, #0]
		break;
 800166e:	e00b      	b.n	8001688 <ManualControl+0xd8>
	case 'R':
		program = RUN_STEPPER;
 8001670:	4b09      	ldr	r3, [pc, #36]	; (8001698 <ManualControl+0xe8>)
 8001672:	2204      	movs	r2, #4
 8001674:	701a      	strb	r2, [r3, #0]
		break;
 8001676:	e007      	b.n	8001688 <ManualControl+0xd8>
	case 'G':
		program = GET_SENSOR;
 8001678:	4b07      	ldr	r3, [pc, #28]	; (8001698 <ManualControl+0xe8>)
 800167a:	2205      	movs	r2, #5
 800167c:	701a      	strb	r2, [r3, #0]
		break;
 800167e:	e003      	b.n	8001688 <ManualControl+0xd8>
	case '0':
	case '1':
	case '2':
	case '3':
		program = CONTROL_LED;
 8001680:	4b05      	ldr	r3, [pc, #20]	; (8001698 <ManualControl+0xe8>)
 8001682:	2206      	movs	r2, #6
 8001684:	701a      	strb	r2, [r3, #0]
		break;
 8001686:	bf00      	nop
	}
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	200003d0 	.word	0x200003d0
 8001698:	200002f8 	.word	0x200002f8

0800169c <AutoControl>:

// CHOOSE THE AUTO CONTROL PROGRAM (It's still under UART interrupt function)
void AutoControl() {
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0

}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
	...

080016ac <HAL_UART_RxCpltCallback>:

// Select PROGRAM
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart2.Instance) {
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <HAL_UART_RxCpltCallback+0x40>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	429a      	cmp	r2, r3
 80016be:	d110      	bne.n	80016e2 <HAL_UART_RxCpltCallback+0x36>
		switch (dataReceived[0]) {
 80016c0:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <HAL_UART_RxCpltCallback+0x44>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b41      	cmp	r3, #65	; 0x41
 80016c6:	d004      	beq.n	80016d2 <HAL_UART_RxCpltCallback+0x26>
 80016c8:	2b4d      	cmp	r3, #77	; 0x4d
 80016ca:	d105      	bne.n	80016d8 <HAL_UART_RxCpltCallback+0x2c>
		case 'M':
		  ManualControl();
 80016cc:	f7ff ff70 	bl	80015b0 <ManualControl>
		  break;
 80016d0:	e002      	b.n	80016d8 <HAL_UART_RxCpltCallback+0x2c>
		case 'A':
		  AutoControl();
 80016d2:	f7ff ffe3 	bl	800169c <AutoControl>
		  break;
 80016d6:	bf00      	nop
		}
		HAL_UART_Receive_IT(huart, dataReceived, SIZE_DATA);
 80016d8:	220b      	movs	r2, #11
 80016da:	4905      	ldr	r1, [pc, #20]	; (80016f0 <HAL_UART_RxCpltCallback+0x44>)
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f003 fa7a 	bl	8004bd6 <HAL_UART_Receive_IT>
	}

}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	2000048c 	.word	0x2000048c
 80016f0:	200003d0 	.word	0x200003d0

080016f4 <delay_us>:

// Additions function
void delay_us(uint16_t us)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 80016fe:	4b09      	ldr	r3, [pc, #36]	; (8001724 <delay_us+0x30>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2200      	movs	r2, #0
 8001704:	625a      	str	r2, [r3, #36]	; 0x24
	while ((uint16_t)__HAL_TIM_GET_COUNTER(&htim2) < us);
 8001706:	bf00      	nop
 8001708:	4b06      	ldr	r3, [pc, #24]	; (8001724 <delay_us+0x30>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170e:	b29b      	uxth	r3, r3
 8001710:	88fa      	ldrh	r2, [r7, #6]
 8001712:	429a      	cmp	r2, r3
 8001714:	d8f8      	bhi.n	8001708 <delay_us+0x14>
}
 8001716:	bf00      	nop
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	20000444 	.word	0x20000444

08001728 <DecryptData>:

void DecryptData() {
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
	info[0] = (dataReceived[2] - '0') * 100 + (dataReceived[3] - '0') * 10 + (dataReceived[4]  - '0');
 800172c:	4b35      	ldr	r3, [pc, #212]	; (8001804 <DecryptData+0xdc>)
 800172e:	789b      	ldrb	r3, [r3, #2]
 8001730:	3b30      	subs	r3, #48	; 0x30
 8001732:	b29b      	uxth	r3, r3
 8001734:	461a      	mov	r2, r3
 8001736:	0092      	lsls	r2, r2, #2
 8001738:	4413      	add	r3, r2
 800173a:	461a      	mov	r2, r3
 800173c:	0091      	lsls	r1, r2, #2
 800173e:	461a      	mov	r2, r3
 8001740:	460b      	mov	r3, r1
 8001742:	4413      	add	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	b29a      	uxth	r2, r3
 8001748:	4b2e      	ldr	r3, [pc, #184]	; (8001804 <DecryptData+0xdc>)
 800174a:	78db      	ldrb	r3, [r3, #3]
 800174c:	3b30      	subs	r3, #48	; 0x30
 800174e:	b29b      	uxth	r3, r3
 8001750:	4619      	mov	r1, r3
 8001752:	0089      	lsls	r1, r1, #2
 8001754:	440b      	add	r3, r1
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	b29b      	uxth	r3, r3
 800175a:	4413      	add	r3, r2
 800175c:	b29a      	uxth	r2, r3
 800175e:	4b29      	ldr	r3, [pc, #164]	; (8001804 <DecryptData+0xdc>)
 8001760:	791b      	ldrb	r3, [r3, #4]
 8001762:	b29b      	uxth	r3, r3
 8001764:	4413      	add	r3, r2
 8001766:	b29b      	uxth	r3, r3
 8001768:	3b30      	subs	r3, #48	; 0x30
 800176a:	b29a      	uxth	r2, r3
 800176c:	4b26      	ldr	r3, [pc, #152]	; (8001808 <DecryptData+0xe0>)
 800176e:	801a      	strh	r2, [r3, #0]
	info[1] = (dataReceived[5] - '0') * 100 + (dataReceived[6] - '0') * 10 + (dataReceived[7]  - '0');
 8001770:	4b24      	ldr	r3, [pc, #144]	; (8001804 <DecryptData+0xdc>)
 8001772:	795b      	ldrb	r3, [r3, #5]
 8001774:	3b30      	subs	r3, #48	; 0x30
 8001776:	b29b      	uxth	r3, r3
 8001778:	461a      	mov	r2, r3
 800177a:	0092      	lsls	r2, r2, #2
 800177c:	4413      	add	r3, r2
 800177e:	461a      	mov	r2, r3
 8001780:	0091      	lsls	r1, r2, #2
 8001782:	461a      	mov	r2, r3
 8001784:	460b      	mov	r3, r1
 8001786:	4413      	add	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	b29a      	uxth	r2, r3
 800178c:	4b1d      	ldr	r3, [pc, #116]	; (8001804 <DecryptData+0xdc>)
 800178e:	799b      	ldrb	r3, [r3, #6]
 8001790:	3b30      	subs	r3, #48	; 0x30
 8001792:	b29b      	uxth	r3, r3
 8001794:	4619      	mov	r1, r3
 8001796:	0089      	lsls	r1, r1, #2
 8001798:	440b      	add	r3, r1
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	b29b      	uxth	r3, r3
 800179e:	4413      	add	r3, r2
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	4b18      	ldr	r3, [pc, #96]	; (8001804 <DecryptData+0xdc>)
 80017a4:	79db      	ldrb	r3, [r3, #7]
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	4413      	add	r3, r2
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	3b30      	subs	r3, #48	; 0x30
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	4b15      	ldr	r3, [pc, #84]	; (8001808 <DecryptData+0xe0>)
 80017b2:	805a      	strh	r2, [r3, #2]
	info[2] = (dataReceived[8] - '0') * 100 + (dataReceived[9] - '0') * 10 + (dataReceived[10] - '0');
 80017b4:	4b13      	ldr	r3, [pc, #76]	; (8001804 <DecryptData+0xdc>)
 80017b6:	7a1b      	ldrb	r3, [r3, #8]
 80017b8:	3b30      	subs	r3, #48	; 0x30
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	461a      	mov	r2, r3
 80017be:	0092      	lsls	r2, r2, #2
 80017c0:	4413      	add	r3, r2
 80017c2:	461a      	mov	r2, r3
 80017c4:	0091      	lsls	r1, r2, #2
 80017c6:	461a      	mov	r2, r3
 80017c8:	460b      	mov	r3, r1
 80017ca:	4413      	add	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <DecryptData+0xdc>)
 80017d2:	7a5b      	ldrb	r3, [r3, #9]
 80017d4:	3b30      	subs	r3, #48	; 0x30
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	4619      	mov	r1, r3
 80017da:	0089      	lsls	r1, r1, #2
 80017dc:	440b      	add	r3, r1
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	4413      	add	r3, r2
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	4b07      	ldr	r3, [pc, #28]	; (8001804 <DecryptData+0xdc>)
 80017e8:	7a9b      	ldrb	r3, [r3, #10]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	4413      	add	r3, r2
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	3b30      	subs	r3, #48	; 0x30
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	4b04      	ldr	r3, [pc, #16]	; (8001808 <DecryptData+0xe0>)
 80017f6:	809a      	strh	r2, [r3, #4]
}
 80017f8:	bf00      	nop
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	200003d0 	.word	0x200003d0
 8001808:	2000030c 	.word	0x2000030c

0800180c <keepMotorSafe>:

// Hold 3 board to avoid collision
void keepMotorSafe() {
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
	uint32_t X0, X1, X2;
	X0 = Step0.TargetPulse;
 8001812:	4b2e      	ldr	r3, [pc, #184]	; (80018cc <keepMotorSafe+0xc0>)
 8001814:	691b      	ldr	r3, [r3, #16]
 8001816:	60fb      	str	r3, [r7, #12]
	X1 = Step1.TargetPulse;
 8001818:	4b2d      	ldr	r3, [pc, #180]	; (80018d0 <keepMotorSafe+0xc4>)
 800181a:	691b      	ldr	r3, [r3, #16]
 800181c:	60bb      	str	r3, [r7, #8]
	X2 = Step2.TargetPulse;
 800181e:	4b2d      	ldr	r3, [pc, #180]	; (80018d4 <keepMotorSafe+0xc8>)
 8001820:	691b      	ldr	r3, [r3, #16]
 8001822:	607b      	str	r3, [r7, #4]

	// Step 1
	if (X1 > (STEP1_MAX * FACTOR))			X1 = STEP1_MAX * FACTOR;
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	f24e 0260 	movw	r2, #57440	; 0xe060
 800182a:	4293      	cmp	r3, r2
 800182c:	d902      	bls.n	8001834 <keepMotorSafe+0x28>
 800182e:	f24e 0360 	movw	r3, #57440	; 0xe060
 8001832:	60bb      	str	r3, [r7, #8]
	if (X1 < (STEP1_MIN * FACTOR))			X1 = STEP1_MIN * FACTOR;
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	f244 525f 	movw	r2, #17759	; 0x455f
 800183a:	4293      	cmp	r3, r2
 800183c:	d802      	bhi.n	8001844 <keepMotorSafe+0x38>
 800183e:	f244 5360 	movw	r3, #17760	; 0x4560
 8001842:	60bb      	str	r3, [r7, #8]

	// Step 2
	if (X2 > (STEP2_MAX * FACTOR)) 			X2 = STEP2_MAX * FACTOR;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a24      	ldr	r2, [pc, #144]	; (80018d8 <keepMotorSafe+0xcc>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d901      	bls.n	8001850 <keepMotorSafe+0x44>
 800184c:	4b22      	ldr	r3, [pc, #136]	; (80018d8 <keepMotorSafe+0xcc>)
 800184e:	607b      	str	r3, [r7, #4]
	if (X2 < (STEP2_MIN * FACTOR))			X2 = STEP2_MIN * FACTOR;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f248 52bf 	movw	r2, #34239	; 0x85bf
 8001856:	4293      	cmp	r3, r2
 8001858:	d802      	bhi.n	8001860 <keepMotorSafe+0x54>
 800185a:	f248 53c0 	movw	r3, #34240	; 0x85c0
 800185e:	607b      	str	r3, [r7, #4]
	if (X2 < (X1 + SAFE_DISTANCE * FACTOR)) X2 = X1 + SAFE_DISTANCE * FACTOR;
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001866:	3360      	adds	r3, #96	; 0x60
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	429a      	cmp	r2, r3
 800186c:	d204      	bcs.n	8001878 <keepMotorSafe+0x6c>
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001874:	3360      	adds	r3, #96	; 0x60
 8001876:	607b      	str	r3, [r7, #4]

	// Step0
	if (X0 > (STEP0_MAX * FACTOR)) 			X0 = STEP0_MAX * FACTOR;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800187e:	d902      	bls.n	8001886 <keepMotorSafe+0x7a>
 8001880:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001884:	60fb      	str	r3, [r7, #12]
	if (X0 < (STEP0_MIN * FACTOR)) 			X0 = STEP0_MIN * FACTOR;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800188c:	d202      	bcs.n	8001894 <keepMotorSafe+0x88>
 800188e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001892:	60fb      	str	r3, [r7, #12]
	if (X0 > (X1 - SAFE_DISTANCE * FACTOR)) X0 = X1 - SAFE_DISTANCE * FACTOR;
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800189a:	3b60      	subs	r3, #96	; 0x60
 800189c:	68fa      	ldr	r2, [r7, #12]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d904      	bls.n	80018ac <keepMotorSafe+0xa0>
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80018a8:	3b60      	subs	r3, #96	; 0x60
 80018aa:	60fb      	str	r3, [r7, #12]

	Step0.TargetPulse = X0;
 80018ac:	4a07      	ldr	r2, [pc, #28]	; (80018cc <keepMotorSafe+0xc0>)
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	6113      	str	r3, [r2, #16]
	Step1.TargetPulse = X1;
 80018b2:	4a07      	ldr	r2, [pc, #28]	; (80018d0 <keepMotorSafe+0xc4>)
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	6113      	str	r3, [r2, #16]
	Step2.TargetPulse = X2;
 80018b8:	4a06      	ldr	r2, [pc, #24]	; (80018d4 <keepMotorSafe+0xc8>)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6113      	str	r3, [r2, #16]
}
 80018be:	bf00      	nop
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	20000410 	.word	0x20000410
 80018d0:	200003dc 	.word	0x200003dc
 80018d4:	200003fc 	.word	0x200003fc
 80018d8:	000120c0 	.word	0x000120c0

080018dc <sendUARTaInt>:

void sendUARTaInt(uint16_t num) {
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	80fb      	strh	r3, [r7, #6]
	char result[4];
	sprintf(result, "%d", num);
 80018e6:	88fa      	ldrh	r2, [r7, #6]
 80018e8:	f107 030c 	add.w	r3, r7, #12
 80018ec:	4908      	ldr	r1, [pc, #32]	; (8001910 <sendUARTaInt+0x34>)
 80018ee:	4618      	mov	r0, r3
 80018f0:	f004 fde0 	bl	80064b4 <siprintf>
	result[3] = '\n';
 80018f4:	230a      	movs	r3, #10
 80018f6:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t *)result, sizeof(result), 1000);
 80018f8:	f107 010c 	add.w	r1, r7, #12
 80018fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001900:	2204      	movs	r2, #4
 8001902:	4804      	ldr	r0, [pc, #16]	; (8001914 <sendUARTaInt+0x38>)
 8001904:	f003 f8d5 	bl	8004ab2 <HAL_UART_Transmit>
}
 8001908:	bf00      	nop
 800190a:	3710      	adds	r7, #16
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	0800a018 	.word	0x0800a018
 8001914:	2000048c 	.word	0x2000048c

08001918 <TestUART>:

// THE MAIN PROGRAMS
void TestUART() { // DONE
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, Hello, sizeof(Hello), 1000);
 800191c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001920:	2237      	movs	r2, #55	; 0x37
 8001922:	4904      	ldr	r1, [pc, #16]	; (8001934 <TestUART+0x1c>)
 8001924:	4804      	ldr	r0, [pc, #16]	; (8001938 <TestUART+0x20>)
 8001926:	f003 f8c4 	bl	8004ab2 <HAL_UART_Transmit>
	program = IDLE;
 800192a:	4b04      	ldr	r3, [pc, #16]	; (800193c <TestUART+0x24>)
 800192c:	2200      	movs	r2, #0
 800192e:	701a      	strb	r2, [r3, #0]
}
 8001930:	bf00      	nop
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000000 	.word	0x20000000
 8001938:	2000048c 	.word	0x2000048c
 800193c:	200002f8 	.word	0x200002f8

08001940 <SetInitCoorStepper>:

void SetInitCoorStepper() {
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, InitStepperMessage, sizeof(InitStepperMessage), 1000);
 8001944:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001948:	2227      	movs	r2, #39	; 0x27
 800194a:	4912      	ldr	r1, [pc, #72]	; (8001994 <SetInitCoorStepper+0x54>)
 800194c:	4812      	ldr	r0, [pc, #72]	; (8001998 <SetInitCoorStepper+0x58>)
 800194e:	f003 f8b0 	bl	8004ab2 <HAL_UART_Transmit>
	DecryptData();
 8001952:	f7ff fee9 	bl	8001728 <DecryptData>
	setCurrentPos(&Step0, info[0]);
 8001956:	4b11      	ldr	r3, [pc, #68]	; (800199c <SetInitCoorStepper+0x5c>)
 8001958:	881b      	ldrh	r3, [r3, #0]
 800195a:	4619      	mov	r1, r3
 800195c:	4810      	ldr	r0, [pc, #64]	; (80019a0 <SetInitCoorStepper+0x60>)
 800195e:	f7ff fcb3 	bl	80012c8 <setCurrentPos>
	setCurrentPos(&Step1, info[1]);
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <SetInitCoorStepper+0x5c>)
 8001964:	885b      	ldrh	r3, [r3, #2]
 8001966:	4619      	mov	r1, r3
 8001968:	480e      	ldr	r0, [pc, #56]	; (80019a4 <SetInitCoorStepper+0x64>)
 800196a:	f7ff fcad 	bl	80012c8 <setCurrentPos>
	setCurrentPos(&Step2, info[2]);
 800196e:	4b0b      	ldr	r3, [pc, #44]	; (800199c <SetInitCoorStepper+0x5c>)
 8001970:	889b      	ldrh	r3, [r3, #4]
 8001972:	4619      	mov	r1, r3
 8001974:	480c      	ldr	r0, [pc, #48]	; (80019a8 <SetInitCoorStepper+0x68>)
 8001976:	f7ff fca7 	bl	80012c8 <setCurrentPos>
	HAL_UART_Transmit(&huart2, Done, sizeof(Done), 1000);
 800197a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800197e:	2208      	movs	r2, #8
 8001980:	490a      	ldr	r1, [pc, #40]	; (80019ac <SetInitCoorStepper+0x6c>)
 8001982:	4805      	ldr	r0, [pc, #20]	; (8001998 <SetInitCoorStepper+0x58>)
 8001984:	f003 f895 	bl	8004ab2 <HAL_UART_Transmit>
	program = IDLE;
 8001988:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <SetInitCoorStepper+0x70>)
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20000038 	.word	0x20000038
 8001998:	2000048c 	.word	0x2000048c
 800199c:	2000030c 	.word	0x2000030c
 80019a0:	20000410 	.word	0x20000410
 80019a4:	200003dc 	.word	0x200003dc
 80019a8:	200003fc 	.word	0x200003fc
 80019ac:	20000088 	.word	0x20000088
 80019b0:	200002f8 	.word	0x200002f8

080019b4 <SetTargetCoorStepper>:

void SetTargetCoorStepper() {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, TargetStepperMessage, sizeof(TargetStepperMessage), 1000);
 80019b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019bc:	2226      	movs	r2, #38	; 0x26
 80019be:	4925      	ldr	r1, [pc, #148]	; (8001a54 <SetTargetCoorStepper+0xa0>)
 80019c0:	4825      	ldr	r0, [pc, #148]	; (8001a58 <SetTargetCoorStepper+0xa4>)
 80019c2:	f003 f876 	bl	8004ab2 <HAL_UART_Transmit>
	DecryptData();
 80019c6:	f7ff feaf 	bl	8001728 <DecryptData>
	setTargetPos(&Step0, info[0]);
 80019ca:	4b24      	ldr	r3, [pc, #144]	; (8001a5c <SetTargetCoorStepper+0xa8>)
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	4619      	mov	r1, r3
 80019d0:	4823      	ldr	r0, [pc, #140]	; (8001a60 <SetTargetCoorStepper+0xac>)
 80019d2:	f7ff fc96 	bl	8001302 <setTargetPos>
	setTargetPos(&Step1, info[1]);
 80019d6:	4b21      	ldr	r3, [pc, #132]	; (8001a5c <SetTargetCoorStepper+0xa8>)
 80019d8:	885b      	ldrh	r3, [r3, #2]
 80019da:	4619      	mov	r1, r3
 80019dc:	4821      	ldr	r0, [pc, #132]	; (8001a64 <SetTargetCoorStepper+0xb0>)
 80019de:	f7ff fc90 	bl	8001302 <setTargetPos>
	setTargetPos(&Step2, info[2]);
 80019e2:	4b1e      	ldr	r3, [pc, #120]	; (8001a5c <SetTargetCoorStepper+0xa8>)
 80019e4:	889b      	ldrh	r3, [r3, #4]
 80019e6:	4619      	mov	r1, r3
 80019e8:	481f      	ldr	r0, [pc, #124]	; (8001a68 <SetTargetCoorStepper+0xb4>)
 80019ea:	f7ff fc8a 	bl	8001302 <setTargetPos>
	keepMotorSafe();
 80019ee:	f7ff ff0d 	bl	800180c <keepMotorSafe>
	sendUARTaInt(Step0.TargetPulse / FACTOR);
 80019f2:	4b1b      	ldr	r3, [pc, #108]	; (8001a60 <SetTargetCoorStepper+0xac>)
 80019f4:	691b      	ldr	r3, [r3, #16]
 80019f6:	4a1d      	ldr	r2, [pc, #116]	; (8001a6c <SetTargetCoorStepper+0xb8>)
 80019f8:	fba2 2303 	umull	r2, r3, r2, r3
 80019fc:	09db      	lsrs	r3, r3, #7
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff ff6b 	bl	80018dc <sendUARTaInt>
	sendUARTaInt(Step1.TargetPulse / FACTOR);
 8001a06:	4b17      	ldr	r3, [pc, #92]	; (8001a64 <SetTargetCoorStepper+0xb0>)
 8001a08:	691b      	ldr	r3, [r3, #16]
 8001a0a:	4a18      	ldr	r2, [pc, #96]	; (8001a6c <SetTargetCoorStepper+0xb8>)
 8001a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a10:	09db      	lsrs	r3, r3, #7
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff ff61 	bl	80018dc <sendUARTaInt>
	sendUARTaInt(Step2.TargetPulse / FACTOR);
 8001a1a:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <SetTargetCoorStepper+0xb4>)
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	4a13      	ldr	r2, [pc, #76]	; (8001a6c <SetTargetCoorStepper+0xb8>)
 8001a20:	fba2 2303 	umull	r2, r3, r2, r3
 8001a24:	09db      	lsrs	r3, r3, #7
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff ff57 	bl	80018dc <sendUARTaInt>
	HAL_UART_Transmit(&huart2, Done, sizeof(Done), 1000);
 8001a2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a32:	2208      	movs	r2, #8
 8001a34:	490e      	ldr	r1, [pc, #56]	; (8001a70 <SetTargetCoorStepper+0xbc>)
 8001a36:	4808      	ldr	r0, [pc, #32]	; (8001a58 <SetTargetCoorStepper+0xa4>)
 8001a38:	f003 f83b 	bl	8004ab2 <HAL_UART_Transmit>
	program = RUN_STEPPER;
 8001a3c:	4b0d      	ldr	r3, [pc, #52]	; (8001a74 <SetTargetCoorStepper+0xc0>)
 8001a3e:	2204      	movs	r2, #4
 8001a40:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, RunStepperMessage, sizeof(RunStepperMessage), 1000);
 8001a42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a46:	222a      	movs	r2, #42	; 0x2a
 8001a48:	490b      	ldr	r1, [pc, #44]	; (8001a78 <SetTargetCoorStepper+0xc4>)
 8001a4a:	4803      	ldr	r0, [pc, #12]	; (8001a58 <SetTargetCoorStepper+0xa4>)
 8001a4c:	f003 f831 	bl	8004ab2 <HAL_UART_Transmit>
}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000060 	.word	0x20000060
 8001a58:	2000048c 	.word	0x2000048c
 8001a5c:	2000030c 	.word	0x2000030c
 8001a60:	20000410 	.word	0x20000410
 8001a64:	200003dc 	.word	0x200003dc
 8001a68:	200003fc 	.word	0x200003fc
 8001a6c:	cccccccd 	.word	0xcccccccd
 8001a70:	20000088 	.word	0x20000088
 8001a74:	200002f8 	.word	0x200002f8
 8001a78:	20000090 	.word	0x20000090

08001a7c <RunStepper>:

void RunStepper() {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
	uint8_t flag = 0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	71fb      	strb	r3, [r7, #7]
	if (runToTarget(&Step0) == STEPPER_ERROR) flag = 1;
 8001a86:	4814      	ldr	r0, [pc, #80]	; (8001ad8 <RunStepper+0x5c>)
 8001a88:	f7ff fc72 	bl	8001370 <runToTarget>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d101      	bne.n	8001a96 <RunStepper+0x1a>
 8001a92:	2301      	movs	r3, #1
 8001a94:	71fb      	strb	r3, [r7, #7]
	if (runToTarget(&Step1) == STEPPER_ERROR) flag = 1;
 8001a96:	4811      	ldr	r0, [pc, #68]	; (8001adc <RunStepper+0x60>)
 8001a98:	f7ff fc6a 	bl	8001370 <runToTarget>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d101      	bne.n	8001aa6 <RunStepper+0x2a>
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	71fb      	strb	r3, [r7, #7]
	if (runToTarget(&Step2) == STEPPER_ERROR) flag = 1;
 8001aa6:	480e      	ldr	r0, [pc, #56]	; (8001ae0 <RunStepper+0x64>)
 8001aa8:	f7ff fc62 	bl	8001370 <runToTarget>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d101      	bne.n	8001ab6 <RunStepper+0x3a>
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	71fb      	strb	r3, [r7, #7]
	if (flag == 0) {
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d109      	bne.n	8001ad0 <RunStepper+0x54>
		HAL_UART_Transmit(&huart2, Done, sizeof(Done), 1000);
 8001abc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ac0:	2208      	movs	r2, #8
 8001ac2:	4908      	ldr	r1, [pc, #32]	; (8001ae4 <RunStepper+0x68>)
 8001ac4:	4808      	ldr	r0, [pc, #32]	; (8001ae8 <RunStepper+0x6c>)
 8001ac6:	f002 fff4 	bl	8004ab2 <HAL_UART_Transmit>
		program = IDLE;
 8001aca:	4b08      	ldr	r3, [pc, #32]	; (8001aec <RunStepper+0x70>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	701a      	strb	r2, [r3, #0]
	}
}
 8001ad0:	bf00      	nop
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20000410 	.word	0x20000410
 8001adc:	200003dc 	.word	0x200003dc
 8001ae0:	200003fc 	.word	0x200003fc
 8001ae4:	20000088 	.word	0x20000088
 8001ae8:	2000048c 	.word	0x2000048c
 8001aec:	200002f8 	.word	0x200002f8

08001af0 <GetSensor>:

void GetSensor() {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af02      	add	r7, sp, #8
	HAL_UART_Transmit(&huart2, GetSensorMessage, sizeof(GetSensorMessage), 1000);
 8001af6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001afa:	221b      	movs	r2, #27
 8001afc:	4924      	ldr	r1, [pc, #144]	; (8001b90 <GetSensor+0xa0>)
 8001afe:	4825      	ldr	r0, [pc, #148]	; (8001b94 <GetSensor+0xa4>)
 8001b00:	f002 ffd7 	bl	8004ab2 <HAL_UART_Transmit>
	for (uint8_t i = 0; i < 4; i++) {
 8001b04:	2300      	movs	r3, #0
 8001b06:	71fb      	strb	r3, [r7, #7]
 8001b08:	e038      	b.n	8001b7c <GetSensor+0x8c>
		TCA9548A_SelectSingleChannel(&i2cHub, i);
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4822      	ldr	r0, [pc, #136]	; (8001b98 <GetSensor+0xa8>)
 8001b10:	f7ff fc9f 	bl	8001452 <TCA9548A_SelectSingleChannel>
		BH1750_ReadLight(&sensor[i], &dataSensor[i]);
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	4a20      	ldr	r2, [pc, #128]	; (8001b9c <GetSensor+0xac>)
 8001b1a:	441a      	add	r2, r3
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	491f      	ldr	r1, [pc, #124]	; (8001ba0 <GetSensor+0xb0>)
 8001b22:	440b      	add	r3, r1
 8001b24:	4619      	mov	r1, r3
 8001b26:	4610      	mov	r0, r2
 8001b28:	f7ff fb46 	bl	80011b8 <BH1750_ReadLight>

		ret = snprintf(dataSensorMessage, sizeof(dataSensorMessage), "%f", dataSensor[i]);
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	4a1c      	ldr	r2, [pc, #112]	; (8001ba0 <GetSensor+0xb0>)
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7fe fd0e 	bl	8000558 <__aeabi_f2d>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	460b      	mov	r3, r1
 8001b40:	e9cd 2300 	strd	r2, r3, [sp]
 8001b44:	4a17      	ldr	r2, [pc, #92]	; (8001ba4 <GetSensor+0xb4>)
 8001b46:	210a      	movs	r1, #10
 8001b48:	4817      	ldr	r0, [pc, #92]	; (8001ba8 <GetSensor+0xb8>)
 8001b4a:	f004 fc7f 	bl	800644c <sniprintf>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	b2da      	uxtb	r2, r3
 8001b52:	4b16      	ldr	r3, [pc, #88]	; (8001bac <GetSensor+0xbc>)
 8001b54:	701a      	strb	r2, [r3, #0]
		if (i < 3) dataSensorMessage[9] = ' ';
 8001b56:	79fb      	ldrb	r3, [r7, #7]
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d803      	bhi.n	8001b64 <GetSensor+0x74>
 8001b5c:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <GetSensor+0xb8>)
 8001b5e:	2220      	movs	r2, #32
 8001b60:	725a      	strb	r2, [r3, #9]
 8001b62:	e002      	b.n	8001b6a <GetSensor+0x7a>
		else dataSensorMessage[9] = '\n';
 8001b64:	4b10      	ldr	r3, [pc, #64]	; (8001ba8 <GetSensor+0xb8>)
 8001b66:	220a      	movs	r2, #10
 8001b68:	725a      	strb	r2, [r3, #9]
		HAL_UART_Transmit(&huart2, (uint8_t *)dataSensorMessage, 10, 10);
 8001b6a:	230a      	movs	r3, #10
 8001b6c:	220a      	movs	r2, #10
 8001b6e:	490e      	ldr	r1, [pc, #56]	; (8001ba8 <GetSensor+0xb8>)
 8001b70:	4808      	ldr	r0, [pc, #32]	; (8001b94 <GetSensor+0xa4>)
 8001b72:	f002 ff9e 	bl	8004ab2 <HAL_UART_Transmit>
	for (uint8_t i = 0; i < 4; i++) {
 8001b76:	79fb      	ldrb	r3, [r7, #7]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	71fb      	strb	r3, [r7, #7]
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	2b03      	cmp	r3, #3
 8001b80:	d9c3      	bls.n	8001b0a <GetSensor+0x1a>
	}
	program = IDLE;
 8001b82:	4b0b      	ldr	r3, [pc, #44]	; (8001bb0 <GetSensor+0xc0>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	701a      	strb	r2, [r3, #0]
}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	200000bc 	.word	0x200000bc
 8001b94:	2000048c 	.word	0x2000048c
 8001b98:	200004d4 	.word	0x200004d4
 8001b9c:	20000424 	.word	0x20000424
 8001ba0:	20000314 	.word	0x20000314
 8001ba4:	0800a01c 	.word	0x0800a01c
 8001ba8:	200003f0 	.word	0x200003f0
 8001bac:	200004d0 	.word	0x200004d0
 8001bb0:	200002f8 	.word	0x200002f8

08001bb4 <ControlLED>:

void ControlLED() {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, ControlLEDMessage, sizeof(ControlLEDMessage), 1000);
 8001bb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bbc:	2223      	movs	r2, #35	; 0x23
 8001bbe:	4904      	ldr	r1, [pc, #16]	; (8001bd0 <ControlLED+0x1c>)
 8001bc0:	4804      	ldr	r0, [pc, #16]	; (8001bd4 <ControlLED+0x20>)
 8001bc2:	f002 ff76 	bl	8004ab2 <HAL_UART_Transmit>
	program = IDLE;
 8001bc6:	4b04      	ldr	r3, [pc, #16]	; (8001bd8 <ControlLED+0x24>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	701a      	strb	r2, [r3, #0]
}
 8001bcc:	bf00      	nop
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	200000d8 	.word	0x200000d8
 8001bd4:	2000048c 	.word	0x2000048c
 8001bd8:	200002f8 	.word	0x200002f8

08001bdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001be0:	f000 fc66 	bl	80024b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001be4:	f000 f852 	bl	8001c8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001be8:	f000 f98a 	bl	8001f00 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001bec:	f000 f8b6 	bl	8001d5c <MX_I2C1_Init>
  MX_I2C2_Init();
 8001bf0:	f000 f8e2 	bl	8001db8 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001bf4:	f000 f90e 	bl	8001e14 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001bf8:	f000 f958 	bl	8001eac <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001bfc:	481e      	ldr	r0, [pc, #120]	; (8001c78 <main+0x9c>)
 8001bfe:	f002 fc65 	bl	80044cc <HAL_TIM_Base_Start>

  HAL_UART_Transmit(&huart2, Hello, sizeof(Hello), 1000);
 8001c02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c06:	2237      	movs	r2, #55	; 0x37
 8001c08:	491c      	ldr	r1, [pc, #112]	; (8001c7c <main+0xa0>)
 8001c0a:	481d      	ldr	r0, [pc, #116]	; (8001c80 <main+0xa4>)
 8001c0c:	f002 ff51 	bl	8004ab2 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart2, dataReceived, SIZE_DATA);
 8001c10:	220b      	movs	r2, #11
 8001c12:	491c      	ldr	r1, [pc, #112]	; (8001c84 <main+0xa8>)
 8001c14:	481a      	ldr	r0, [pc, #104]	; (8001c80 <main+0xa4>)
 8001c16:	f002 ffde 	bl	8004bd6 <HAL_UART_Receive_IT>

  userStepperInit();
 8001c1a:	f7ff fc5d 	bl	80014d8 <userStepperInit>
  userSensorInit();
 8001c1e:	f7ff fc8d 	bl	800153c <userSensorInit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (program == TEST_UART) {
 8001c22:	4b19      	ldr	r3, [pc, #100]	; (8001c88 <main+0xac>)
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d102      	bne.n	8001c30 <main+0x54>
		  TestUART();
 8001c2a:	f7ff fe75 	bl	8001918 <TestUART>
 8001c2e:	e7f8      	b.n	8001c22 <main+0x46>
	  } else if (program == SET_INIT_COOR) {
 8001c30:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <main+0xac>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d102      	bne.n	8001c3e <main+0x62>
		  SetInitCoorStepper();
 8001c38:	f7ff fe82 	bl	8001940 <SetInitCoorStepper>
 8001c3c:	e7f1      	b.n	8001c22 <main+0x46>
	  } else if (program == SET_TARGET_COOR) {
 8001c3e:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <main+0xac>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b03      	cmp	r3, #3
 8001c44:	d102      	bne.n	8001c4c <main+0x70>
		  SetTargetCoorStepper();
 8001c46:	f7ff feb5 	bl	80019b4 <SetTargetCoorStepper>
 8001c4a:	e7ea      	b.n	8001c22 <main+0x46>
	  } else if (program == RUN_STEPPER) {
 8001c4c:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <main+0xac>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b04      	cmp	r3, #4
 8001c52:	d102      	bne.n	8001c5a <main+0x7e>
		  RunStepper();
 8001c54:	f7ff ff12 	bl	8001a7c <RunStepper>
 8001c58:	e7e3      	b.n	8001c22 <main+0x46>
	  } else if (program == GET_SENSOR) {
 8001c5a:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <main+0xac>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b05      	cmp	r3, #5
 8001c60:	d102      	bne.n	8001c68 <main+0x8c>
		  GetSensor();
 8001c62:	f7ff ff45 	bl	8001af0 <GetSensor>
 8001c66:	e7dc      	b.n	8001c22 <main+0x46>
	  } else if (program == CONTROL_LED) {
 8001c68:	4b07      	ldr	r3, [pc, #28]	; (8001c88 <main+0xac>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	2b06      	cmp	r3, #6
 8001c6e:	d1d8      	bne.n	8001c22 <main+0x46>
		  ControlLED();
 8001c70:	f7ff ffa0 	bl	8001bb4 <ControlLED>
	  if (program == TEST_UART) {
 8001c74:	e7d5      	b.n	8001c22 <main+0x46>
 8001c76:	bf00      	nop
 8001c78:	20000444 	.word	0x20000444
 8001c7c:	20000000 	.word	0x20000000
 8001c80:	2000048c 	.word	0x2000048c
 8001c84:	200003d0 	.word	0x200003d0
 8001c88:	200002f8 	.word	0x200002f8

08001c8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b094      	sub	sp, #80	; 0x50
 8001c90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c92:	f107 0320 	add.w	r3, r7, #32
 8001c96:	2230      	movs	r2, #48	; 0x30
 8001c98:	2100      	movs	r1, #0
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f003 fd4e 	bl	800573c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ca0:	f107 030c 	add.w	r3, r7, #12
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	60bb      	str	r3, [r7, #8]
 8001cb4:	4b27      	ldr	r3, [pc, #156]	; (8001d54 <SystemClock_Config+0xc8>)
 8001cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb8:	4a26      	ldr	r2, [pc, #152]	; (8001d54 <SystemClock_Config+0xc8>)
 8001cba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cbe:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc0:	4b24      	ldr	r3, [pc, #144]	; (8001d54 <SystemClock_Config+0xc8>)
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc8:	60bb      	str	r3, [r7, #8]
 8001cca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ccc:	2300      	movs	r3, #0
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	4b21      	ldr	r3, [pc, #132]	; (8001d58 <SystemClock_Config+0xcc>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a20      	ldr	r2, [pc, #128]	; (8001d58 <SystemClock_Config+0xcc>)
 8001cd6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001cda:	6013      	str	r3, [r2, #0]
 8001cdc:	4b1e      	ldr	r3, [pc, #120]	; (8001d58 <SystemClock_Config+0xcc>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ce4:	607b      	str	r3, [r7, #4]
 8001ce6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cf6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001cfa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001cfc:	2304      	movs	r3, #4
 8001cfe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001d00:	2332      	movs	r3, #50	; 0x32
 8001d02:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d04:	2302      	movs	r3, #2
 8001d06:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d08:	2304      	movs	r3, #4
 8001d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d0c:	f107 0320 	add.w	r3, r7, #32
 8001d10:	4618      	mov	r0, r3
 8001d12:	f001 ff17 	bl	8003b44 <HAL_RCC_OscConfig>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d1c:	f000 f968 	bl	8001ff0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d20:	230f      	movs	r3, #15
 8001d22:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d24:	2302      	movs	r3, #2
 8001d26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d30:	2300      	movs	r3, #0
 8001d32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d34:	f107 030c 	add.w	r3, r7, #12
 8001d38:	2101      	movs	r1, #1
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f002 f97a 	bl	8004034 <HAL_RCC_ClockConfig>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001d46:	f000 f953 	bl	8001ff0 <Error_Handler>
  }
}
 8001d4a:	bf00      	nop
 8001d4c:	3750      	adds	r7, #80	; 0x50
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40023800 	.word	0x40023800
 8001d58:	40007000 	.word	0x40007000

08001d5c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d60:	4b12      	ldr	r3, [pc, #72]	; (8001dac <MX_I2C1_Init+0x50>)
 8001d62:	4a13      	ldr	r2, [pc, #76]	; (8001db0 <MX_I2C1_Init+0x54>)
 8001d64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d66:	4b11      	ldr	r3, [pc, #68]	; (8001dac <MX_I2C1_Init+0x50>)
 8001d68:	4a12      	ldr	r2, [pc, #72]	; (8001db4 <MX_I2C1_Init+0x58>)
 8001d6a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	; (8001dac <MX_I2C1_Init+0x50>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d72:	4b0e      	ldr	r3, [pc, #56]	; (8001dac <MX_I2C1_Init+0x50>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d78:	4b0c      	ldr	r3, [pc, #48]	; (8001dac <MX_I2C1_Init+0x50>)
 8001d7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d7e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d80:	4b0a      	ldr	r3, [pc, #40]	; (8001dac <MX_I2C1_Init+0x50>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d86:	4b09      	ldr	r3, [pc, #36]	; (8001dac <MX_I2C1_Init+0x50>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d8c:	4b07      	ldr	r3, [pc, #28]	; (8001dac <MX_I2C1_Init+0x50>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d92:	4b06      	ldr	r3, [pc, #24]	; (8001dac <MX_I2C1_Init+0x50>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d98:	4804      	ldr	r0, [pc, #16]	; (8001dac <MX_I2C1_Init+0x50>)
 8001d9a:	f000 ff3d 	bl	8002c18 <HAL_I2C_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001da4:	f000 f924 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001da8:	bf00      	nop
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000324 	.word	0x20000324
 8001db0:	40005400 	.word	0x40005400
 8001db4:	000186a0 	.word	0x000186a0

08001db8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001dbc:	4b12      	ldr	r3, [pc, #72]	; (8001e08 <MX_I2C2_Init+0x50>)
 8001dbe:	4a13      	ldr	r2, [pc, #76]	; (8001e0c <MX_I2C2_Init+0x54>)
 8001dc0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001dc2:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <MX_I2C2_Init+0x50>)
 8001dc4:	4a12      	ldr	r2, [pc, #72]	; (8001e10 <MX_I2C2_Init+0x58>)
 8001dc6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dc8:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <MX_I2C2_Init+0x50>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001dce:	4b0e      	ldr	r3, [pc, #56]	; (8001e08 <MX_I2C2_Init+0x50>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	; (8001e08 <MX_I2C2_Init+0x50>)
 8001dd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001dda:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ddc:	4b0a      	ldr	r3, [pc, #40]	; (8001e08 <MX_I2C2_Init+0x50>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001de2:	4b09      	ldr	r3, [pc, #36]	; (8001e08 <MX_I2C2_Init+0x50>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001de8:	4b07      	ldr	r3, [pc, #28]	; (8001e08 <MX_I2C2_Init+0x50>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dee:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <MX_I2C2_Init+0x50>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001df4:	4804      	ldr	r0, [pc, #16]	; (8001e08 <MX_I2C2_Init+0x50>)
 8001df6:	f000 ff0f 	bl	8002c18 <HAL_I2C_Init>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001e00:	f000 f8f6 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e04:	bf00      	nop
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	20000378 	.word	0x20000378
 8001e0c:	40005800 	.word	0x40005800
 8001e10:	000186a0 	.word	0x000186a0

08001e14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e1a:	f107 0308 	add.w	r3, r7, #8
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e28:	463b      	mov	r3, r7
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e30:	4b1d      	ldr	r3, [pc, #116]	; (8001ea8 <MX_TIM2_Init+0x94>)
 8001e32:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e36:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50 - 1;
 8001e38:	4b1b      	ldr	r3, [pc, #108]	; (8001ea8 <MX_TIM2_Init+0x94>)
 8001e3a:	2231      	movs	r2, #49	; 0x31
 8001e3c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ea8 <MX_TIM2_Init+0x94>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF - 1;
 8001e44:	4b18      	ldr	r3, [pc, #96]	; (8001ea8 <MX_TIM2_Init+0x94>)
 8001e46:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001e4a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e4c:	4b16      	ldr	r3, [pc, #88]	; (8001ea8 <MX_TIM2_Init+0x94>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e52:	4b15      	ldr	r3, [pc, #84]	; (8001ea8 <MX_TIM2_Init+0x94>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e58:	4813      	ldr	r0, [pc, #76]	; (8001ea8 <MX_TIM2_Init+0x94>)
 8001e5a:	f002 fae7 	bl	800442c <HAL_TIM_Base_Init>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001e64:	f000 f8c4 	bl	8001ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e6c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e6e:	f107 0308 	add.w	r3, r7, #8
 8001e72:	4619      	mov	r1, r3
 8001e74:	480c      	ldr	r0, [pc, #48]	; (8001ea8 <MX_TIM2_Init+0x94>)
 8001e76:	f002 fb83 	bl	8004580 <HAL_TIM_ConfigClockSource>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001e80:	f000 f8b6 	bl	8001ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e84:	2300      	movs	r3, #0
 8001e86:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e8c:	463b      	mov	r3, r7
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4805      	ldr	r0, [pc, #20]	; (8001ea8 <MX_TIM2_Init+0x94>)
 8001e92:	f002 fd53 	bl	800493c <HAL_TIMEx_MasterConfigSynchronization>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001e9c:	f000 f8a8 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ea0:	bf00      	nop
 8001ea2:	3718      	adds	r7, #24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	20000444 	.word	0x20000444

08001eac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001eb0:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001eb2:	4a12      	ldr	r2, [pc, #72]	; (8001efc <MX_USART2_UART_Init+0x50>)
 8001eb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001eb6:	4b10      	ldr	r3, [pc, #64]	; (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001eb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ebc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	; (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001eca:	4b0b      	ldr	r3, [pc, #44]	; (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ed0:	4b09      	ldr	r3, [pc, #36]	; (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ed2:	220c      	movs	r2, #12
 8001ed4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ed6:	4b08      	ldr	r3, [pc, #32]	; (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001edc:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ee2:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ee4:	f002 fd98 	bl	8004a18 <HAL_UART_Init>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001eee:	f000 f87f 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	2000048c 	.word	0x2000048c
 8001efc:	40004400 	.word	0x40004400

08001f00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	; 0x28
 8001f04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f06:	f107 0314 	add.w	r3, r7, #20
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]
 8001f14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	4b32      	ldr	r3, [pc, #200]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	4a31      	ldr	r2, [pc, #196]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f24:	6313      	str	r3, [r2, #48]	; 0x30
 8001f26:	4b2f      	ldr	r3, [pc, #188]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	4b2b      	ldr	r3, [pc, #172]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	4a2a      	ldr	r2, [pc, #168]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f3c:	f043 0301 	orr.w	r3, r3, #1
 8001f40:	6313      	str	r3, [r2, #48]	; 0x30
 8001f42:	4b28      	ldr	r3, [pc, #160]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60bb      	str	r3, [r7, #8]
 8001f52:	4b24      	ldr	r3, [pc, #144]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	4a23      	ldr	r2, [pc, #140]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f58:	f043 0302 	orr.w	r3, r3, #2
 8001f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5e:	4b21      	ldr	r3, [pc, #132]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	607b      	str	r3, [r7, #4]
 8001f6e:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	4a1c      	ldr	r2, [pc, #112]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f74:	f043 0304 	orr.w	r3, r3, #4
 8001f78:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	f003 0304 	and.w	r3, r3, #4
 8001f82:	607b      	str	r3, [r7, #4]
 8001f84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001f86:	2200      	movs	r2, #0
 8001f88:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8001f8c:	4816      	ldr	r0, [pc, #88]	; (8001fe8 <MX_GPIO_Init+0xe8>)
 8001f8e:	f000 fe29 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001f92:	2200      	movs	r2, #0
 8001f94:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001f98:	4814      	ldr	r0, [pc, #80]	; (8001fec <MX_GPIO_Init+0xec>)
 8001f9a:	f000 fe23 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001f9e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001fa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fac:	2300      	movs	r3, #0
 8001fae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	480c      	ldr	r0, [pc, #48]	; (8001fe8 <MX_GPIO_Init+0xe8>)
 8001fb8:	f000 fc90 	bl	80028dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fbc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fce:	f107 0314 	add.w	r3, r7, #20
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4805      	ldr	r0, [pc, #20]	; (8001fec <MX_GPIO_Init+0xec>)
 8001fd6:	f000 fc81 	bl	80028dc <HAL_GPIO_Init>

}
 8001fda:	bf00      	nop
 8001fdc:	3728      	adds	r7, #40	; 0x28
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40020800 	.word	0x40020800
 8001fec:	40020000 	.word	0x40020000

08001ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ff4:	b672      	cpsid	i
}
 8001ff6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <Error_Handler+0x8>
	...

08001ffc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	607b      	str	r3, [r7, #4]
 8002006:	4b10      	ldr	r3, [pc, #64]	; (8002048 <HAL_MspInit+0x4c>)
 8002008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200a:	4a0f      	ldr	r2, [pc, #60]	; (8002048 <HAL_MspInit+0x4c>)
 800200c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002010:	6453      	str	r3, [r2, #68]	; 0x44
 8002012:	4b0d      	ldr	r3, [pc, #52]	; (8002048 <HAL_MspInit+0x4c>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002016:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800201a:	607b      	str	r3, [r7, #4]
 800201c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	603b      	str	r3, [r7, #0]
 8002022:	4b09      	ldr	r3, [pc, #36]	; (8002048 <HAL_MspInit+0x4c>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	4a08      	ldr	r2, [pc, #32]	; (8002048 <HAL_MspInit+0x4c>)
 8002028:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800202c:	6413      	str	r3, [r2, #64]	; 0x40
 800202e:	4b06      	ldr	r3, [pc, #24]	; (8002048 <HAL_MspInit+0x4c>)
 8002030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800203a:	bf00      	nop
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	40023800 	.word	0x40023800

0800204c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08c      	sub	sp, #48	; 0x30
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 031c 	add.w	r3, r7, #28
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a3a      	ldr	r2, [pc, #232]	; (8002154 <HAL_I2C_MspInit+0x108>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d12c      	bne.n	80020c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	61bb      	str	r3, [r7, #24]
 8002072:	4b39      	ldr	r3, [pc, #228]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002076:	4a38      	ldr	r2, [pc, #224]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 8002078:	f043 0302 	orr.w	r3, r3, #2
 800207c:	6313      	str	r3, [r2, #48]	; 0x30
 800207e:	4b36      	ldr	r3, [pc, #216]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	61bb      	str	r3, [r7, #24]
 8002088:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800208a:	23c0      	movs	r3, #192	; 0xc0
 800208c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800208e:	2312      	movs	r3, #18
 8002090:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002092:	2301      	movs	r3, #1
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002096:	2303      	movs	r3, #3
 8002098:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800209a:	2304      	movs	r3, #4
 800209c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800209e:	f107 031c 	add.w	r3, r7, #28
 80020a2:	4619      	mov	r1, r3
 80020a4:	482d      	ldr	r0, [pc, #180]	; (800215c <HAL_I2C_MspInit+0x110>)
 80020a6:	f000 fc19 	bl	80028dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	4b2a      	ldr	r3, [pc, #168]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	4a29      	ldr	r2, [pc, #164]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 80020b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020b8:	6413      	str	r3, [r2, #64]	; 0x40
 80020ba:	4b27      	ldr	r3, [pc, #156]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 80020bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80020c6:	e041      	b.n	800214c <HAL_I2C_MspInit+0x100>
  else if(hi2c->Instance==I2C2)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a24      	ldr	r2, [pc, #144]	; (8002160 <HAL_I2C_MspInit+0x114>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d13c      	bne.n	800214c <HAL_I2C_MspInit+0x100>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	4b20      	ldr	r3, [pc, #128]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	4a1f      	ldr	r2, [pc, #124]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 80020dc:	f043 0302 	orr.w	r3, r3, #2
 80020e0:	6313      	str	r3, [r2, #48]	; 0x30
 80020e2:	4b1d      	ldr	r3, [pc, #116]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020f4:	2312      	movs	r3, #18
 80020f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020f8:	2301      	movs	r3, #1
 80020fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020fc:	2303      	movs	r3, #3
 80020fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002100:	2304      	movs	r3, #4
 8002102:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002104:	f107 031c 	add.w	r3, r7, #28
 8002108:	4619      	mov	r1, r3
 800210a:	4814      	ldr	r0, [pc, #80]	; (800215c <HAL_I2C_MspInit+0x110>)
 800210c:	f000 fbe6 	bl	80028dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002110:	2308      	movs	r3, #8
 8002112:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002114:	2312      	movs	r3, #18
 8002116:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002118:	2301      	movs	r3, #1
 800211a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800211c:	2303      	movs	r3, #3
 800211e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002120:	2309      	movs	r3, #9
 8002122:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002124:	f107 031c 	add.w	r3, r7, #28
 8002128:	4619      	mov	r1, r3
 800212a:	480c      	ldr	r0, [pc, #48]	; (800215c <HAL_I2C_MspInit+0x110>)
 800212c:	f000 fbd6 	bl	80028dc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002130:	2300      	movs	r3, #0
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	4b08      	ldr	r3, [pc, #32]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 8002136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002138:	4a07      	ldr	r2, [pc, #28]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 800213a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800213e:	6413      	str	r3, [r2, #64]	; 0x40
 8002140:	4b05      	ldr	r3, [pc, #20]	; (8002158 <HAL_I2C_MspInit+0x10c>)
 8002142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002144:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002148:	60fb      	str	r3, [r7, #12]
 800214a:	68fb      	ldr	r3, [r7, #12]
}
 800214c:	bf00      	nop
 800214e:	3730      	adds	r7, #48	; 0x30
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40005400 	.word	0x40005400
 8002158:	40023800 	.word	0x40023800
 800215c:	40020400 	.word	0x40020400
 8002160:	40005800 	.word	0x40005800

08002164 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002174:	d10d      	bne.n	8002192 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	4b09      	ldr	r3, [pc, #36]	; (80021a0 <HAL_TIM_Base_MspInit+0x3c>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	4a08      	ldr	r2, [pc, #32]	; (80021a0 <HAL_TIM_Base_MspInit+0x3c>)
 8002180:	f043 0301 	orr.w	r3, r3, #1
 8002184:	6413      	str	r3, [r2, #64]	; 0x40
 8002186:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <HAL_TIM_Base_MspInit+0x3c>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002192:	bf00      	nop
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40023800 	.word	0x40023800

080021a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08a      	sub	sp, #40	; 0x28
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ac:	f107 0314 	add.w	r3, r7, #20
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a1d      	ldr	r2, [pc, #116]	; (8002238 <HAL_UART_MspInit+0x94>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d133      	bne.n	800222e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	613b      	str	r3, [r7, #16]
 80021ca:	4b1c      	ldr	r3, [pc, #112]	; (800223c <HAL_UART_MspInit+0x98>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	4a1b      	ldr	r2, [pc, #108]	; (800223c <HAL_UART_MspInit+0x98>)
 80021d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021d4:	6413      	str	r3, [r2, #64]	; 0x40
 80021d6:	4b19      	ldr	r3, [pc, #100]	; (800223c <HAL_UART_MspInit+0x98>)
 80021d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021de:	613b      	str	r3, [r7, #16]
 80021e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	4b15      	ldr	r3, [pc, #84]	; (800223c <HAL_UART_MspInit+0x98>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	4a14      	ldr	r2, [pc, #80]	; (800223c <HAL_UART_MspInit+0x98>)
 80021ec:	f043 0301 	orr.w	r3, r3, #1
 80021f0:	6313      	str	r3, [r2, #48]	; 0x30
 80021f2:	4b12      	ldr	r3, [pc, #72]	; (800223c <HAL_UART_MspInit+0x98>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80021fe:	230c      	movs	r3, #12
 8002200:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002202:	2302      	movs	r3, #2
 8002204:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002206:	2300      	movs	r3, #0
 8002208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800220a:	2303      	movs	r3, #3
 800220c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800220e:	2307      	movs	r3, #7
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002212:	f107 0314 	add.w	r3, r7, #20
 8002216:	4619      	mov	r1, r3
 8002218:	4809      	ldr	r0, [pc, #36]	; (8002240 <HAL_UART_MspInit+0x9c>)
 800221a:	f000 fb5f 	bl	80028dc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800221e:	2200      	movs	r2, #0
 8002220:	2100      	movs	r1, #0
 8002222:	2026      	movs	r0, #38	; 0x26
 8002224:	f000 fa91 	bl	800274a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002228:	2026      	movs	r0, #38	; 0x26
 800222a:	f000 faaa 	bl	8002782 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800222e:	bf00      	nop
 8002230:	3728      	adds	r7, #40	; 0x28
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	40004400 	.word	0x40004400
 800223c:	40023800 	.word	0x40023800
 8002240:	40020000 	.word	0x40020000

08002244 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002248:	e7fe      	b.n	8002248 <NMI_Handler+0x4>

0800224a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800224a:	b480      	push	{r7}
 800224c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800224e:	e7fe      	b.n	800224e <HardFault_Handler+0x4>

08002250 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002254:	e7fe      	b.n	8002254 <MemManage_Handler+0x4>

08002256 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002256:	b480      	push	{r7}
 8002258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800225a:	e7fe      	b.n	800225a <BusFault_Handler+0x4>

0800225c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002260:	e7fe      	b.n	8002260 <UsageFault_Handler+0x4>

08002262 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002262:	b480      	push	{r7}
 8002264:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002266:	bf00      	nop
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800227e:	b480      	push	{r7}
 8002280:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002290:	f000 f960 	bl	8002554 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002294:	bf00      	nop
 8002296:	bd80      	pop	{r7, pc}

08002298 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800229c:	4802      	ldr	r0, [pc, #8]	; (80022a8 <USART2_IRQHandler+0x10>)
 800229e:	f002 fccb 	bl	8004c38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	2000048c 	.word	0x2000048c

080022ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
	return 1;
 80022b0:	2301      	movs	r3, #1
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <_kill>:

int _kill(int pid, int sig)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80022c6:	f003 fa0f 	bl	80056e8 <__errno>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2216      	movs	r2, #22
 80022ce:	601a      	str	r2, [r3, #0]
	return -1;
 80022d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <_exit>:

void _exit (int status)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80022e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f7ff ffe7 	bl	80022bc <_kill>
	while (1) {}		/* Make sure we hang here */
 80022ee:	e7fe      	b.n	80022ee <_exit+0x12>

080022f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]
 8002300:	e00a      	b.n	8002318 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002302:	f3af 8000 	nop.w
 8002306:	4601      	mov	r1, r0
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	1c5a      	adds	r2, r3, #1
 800230c:	60ba      	str	r2, [r7, #8]
 800230e:	b2ca      	uxtb	r2, r1
 8002310:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	3301      	adds	r3, #1
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	429a      	cmp	r2, r3
 800231e:	dbf0      	blt.n	8002302 <_read+0x12>
	}

return len;
 8002320:	687b      	ldr	r3, [r7, #4]
}
 8002322:	4618      	mov	r0, r3
 8002324:	3718      	adds	r7, #24
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800232a:	b580      	push	{r7, lr}
 800232c:	b086      	sub	sp, #24
 800232e:	af00      	add	r7, sp, #0
 8002330:	60f8      	str	r0, [r7, #12]
 8002332:	60b9      	str	r1, [r7, #8]
 8002334:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002336:	2300      	movs	r3, #0
 8002338:	617b      	str	r3, [r7, #20]
 800233a:	e009      	b.n	8002350 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	1c5a      	adds	r2, r3, #1
 8002340:	60ba      	str	r2, [r7, #8]
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	4618      	mov	r0, r3
 8002346:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	3301      	adds	r3, #1
 800234e:	617b      	str	r3, [r7, #20]
 8002350:	697a      	ldr	r2, [r7, #20]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	429a      	cmp	r2, r3
 8002356:	dbf1      	blt.n	800233c <_write+0x12>
	}
	return len;
 8002358:	687b      	ldr	r3, [r7, #4]
}
 800235a:	4618      	mov	r0, r3
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <_close>:

int _close(int file)
{
 8002362:	b480      	push	{r7}
 8002364:	b083      	sub	sp, #12
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
	return -1;
 800236a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800236e:	4618      	mov	r0, r3
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
 8002382:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800238a:	605a      	str	r2, [r3, #4]
	return 0;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <_isatty>:

int _isatty(int file)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
	return 1;
 80023a2:	2301      	movs	r3, #1
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
	return 0;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3714      	adds	r7, #20
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
	...

080023cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023d4:	4a14      	ldr	r2, [pc, #80]	; (8002428 <_sbrk+0x5c>)
 80023d6:	4b15      	ldr	r3, [pc, #84]	; (800242c <_sbrk+0x60>)
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023e0:	4b13      	ldr	r3, [pc, #76]	; (8002430 <_sbrk+0x64>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d102      	bne.n	80023ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023e8:	4b11      	ldr	r3, [pc, #68]	; (8002430 <_sbrk+0x64>)
 80023ea:	4a12      	ldr	r2, [pc, #72]	; (8002434 <_sbrk+0x68>)
 80023ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ee:	4b10      	ldr	r3, [pc, #64]	; (8002430 <_sbrk+0x64>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4413      	add	r3, r2
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d207      	bcs.n	800240c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023fc:	f003 f974 	bl	80056e8 <__errno>
 8002400:	4603      	mov	r3, r0
 8002402:	220c      	movs	r2, #12
 8002404:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002406:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800240a:	e009      	b.n	8002420 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800240c:	4b08      	ldr	r3, [pc, #32]	; (8002430 <_sbrk+0x64>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002412:	4b07      	ldr	r3, [pc, #28]	; (8002430 <_sbrk+0x64>)
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4413      	add	r3, r2
 800241a:	4a05      	ldr	r2, [pc, #20]	; (8002430 <_sbrk+0x64>)
 800241c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800241e:	68fb      	ldr	r3, [r7, #12]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3718      	adds	r7, #24
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	20020000 	.word	0x20020000
 800242c:	00000400 	.word	0x00000400
 8002430:	200002fc 	.word	0x200002fc
 8002434:	200004f0 	.word	0x200004f0

08002438 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800243c:	4b06      	ldr	r3, [pc, #24]	; (8002458 <SystemInit+0x20>)
 800243e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002442:	4a05      	ldr	r2, [pc, #20]	; (8002458 <SystemInit+0x20>)
 8002444:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002448:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	e000ed00 	.word	0xe000ed00

0800245c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800245c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002494 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002460:	480d      	ldr	r0, [pc, #52]	; (8002498 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002462:	490e      	ldr	r1, [pc, #56]	; (800249c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002464:	4a0e      	ldr	r2, [pc, #56]	; (80024a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002468:	e002      	b.n	8002470 <LoopCopyDataInit>

0800246a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800246a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800246c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800246e:	3304      	adds	r3, #4

08002470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002474:	d3f9      	bcc.n	800246a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002476:	4a0b      	ldr	r2, [pc, #44]	; (80024a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002478:	4c0b      	ldr	r4, [pc, #44]	; (80024a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800247a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800247c:	e001      	b.n	8002482 <LoopFillZerobss>

0800247e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800247e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002480:	3204      	adds	r2, #4

08002482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002484:	d3fb      	bcc.n	800247e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002486:	f7ff ffd7 	bl	8002438 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800248a:	f003 f933 	bl	80056f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800248e:	f7ff fba5 	bl	8001bdc <main>
  bx  lr    
 8002492:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002494:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800249c:	200002dc 	.word	0x200002dc
  ldr r2, =_sidata
 80024a0:	0800a4fc 	.word	0x0800a4fc
  ldr r2, =_sbss
 80024a4:	200002dc 	.word	0x200002dc
  ldr r4, =_ebss
 80024a8:	200004f0 	.word	0x200004f0

080024ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024ac:	e7fe      	b.n	80024ac <ADC_IRQHandler>
	...

080024b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024b4:	4b0e      	ldr	r3, [pc, #56]	; (80024f0 <HAL_Init+0x40>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a0d      	ldr	r2, [pc, #52]	; (80024f0 <HAL_Init+0x40>)
 80024ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024c0:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <HAL_Init+0x40>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a0a      	ldr	r2, [pc, #40]	; (80024f0 <HAL_Init+0x40>)
 80024c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024cc:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <HAL_Init+0x40>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a07      	ldr	r2, [pc, #28]	; (80024f0 <HAL_Init+0x40>)
 80024d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d8:	2003      	movs	r0, #3
 80024da:	f000 f92b 	bl	8002734 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024de:	2000      	movs	r0, #0
 80024e0:	f000 f808 	bl	80024f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024e4:	f7ff fd8a 	bl	8001ffc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40023c00 	.word	0x40023c00

080024f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024fc:	4b12      	ldr	r3, [pc, #72]	; (8002548 <HAL_InitTick+0x54>)
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	4b12      	ldr	r3, [pc, #72]	; (800254c <HAL_InitTick+0x58>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	4619      	mov	r1, r3
 8002506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800250a:	fbb3 f3f1 	udiv	r3, r3, r1
 800250e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002512:	4618      	mov	r0, r3
 8002514:	f000 f943 	bl	800279e <HAL_SYSTICK_Config>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e00e      	b.n	8002540 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b0f      	cmp	r3, #15
 8002526:	d80a      	bhi.n	800253e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002528:	2200      	movs	r2, #0
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002530:	f000 f90b 	bl	800274a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002534:	4a06      	ldr	r2, [pc, #24]	; (8002550 <HAL_InitTick+0x5c>)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800253a:	2300      	movs	r3, #0
 800253c:	e000      	b.n	8002540 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
}
 8002540:	4618      	mov	r0, r3
 8002542:	3708      	adds	r7, #8
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	200000fc 	.word	0x200000fc
 800254c:	20000104 	.word	0x20000104
 8002550:	20000100 	.word	0x20000100

08002554 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002558:	4b06      	ldr	r3, [pc, #24]	; (8002574 <HAL_IncTick+0x20>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	461a      	mov	r2, r3
 800255e:	4b06      	ldr	r3, [pc, #24]	; (8002578 <HAL_IncTick+0x24>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4413      	add	r3, r2
 8002564:	4a04      	ldr	r2, [pc, #16]	; (8002578 <HAL_IncTick+0x24>)
 8002566:	6013      	str	r3, [r2, #0]
}
 8002568:	bf00      	nop
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	20000104 	.word	0x20000104
 8002578:	200004dc 	.word	0x200004dc

0800257c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  return uwTick;
 8002580:	4b03      	ldr	r3, [pc, #12]	; (8002590 <HAL_GetTick+0x14>)
 8002582:	681b      	ldr	r3, [r3, #0]
}
 8002584:	4618      	mov	r0, r3
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	200004dc 	.word	0x200004dc

08002594 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025a4:	4b0c      	ldr	r3, [pc, #48]	; (80025d8 <__NVIC_SetPriorityGrouping+0x44>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025b0:	4013      	ands	r3, r2
 80025b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025c6:	4a04      	ldr	r2, [pc, #16]	; (80025d8 <__NVIC_SetPriorityGrouping+0x44>)
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	60d3      	str	r3, [r2, #12]
}
 80025cc:	bf00      	nop
 80025ce:	3714      	adds	r7, #20
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr
 80025d8:	e000ed00 	.word	0xe000ed00

080025dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025e0:	4b04      	ldr	r3, [pc, #16]	; (80025f4 <__NVIC_GetPriorityGrouping+0x18>)
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	0a1b      	lsrs	r3, r3, #8
 80025e6:	f003 0307 	and.w	r3, r3, #7
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr
 80025f4:	e000ed00 	.word	0xe000ed00

080025f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	4603      	mov	r3, r0
 8002600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002606:	2b00      	cmp	r3, #0
 8002608:	db0b      	blt.n	8002622 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	f003 021f 	and.w	r2, r3, #31
 8002610:	4907      	ldr	r1, [pc, #28]	; (8002630 <__NVIC_EnableIRQ+0x38>)
 8002612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002616:	095b      	lsrs	r3, r3, #5
 8002618:	2001      	movs	r0, #1
 800261a:	fa00 f202 	lsl.w	r2, r0, r2
 800261e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002622:	bf00      	nop
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	e000e100 	.word	0xe000e100

08002634 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	6039      	str	r1, [r7, #0]
 800263e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002644:	2b00      	cmp	r3, #0
 8002646:	db0a      	blt.n	800265e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	b2da      	uxtb	r2, r3
 800264c:	490c      	ldr	r1, [pc, #48]	; (8002680 <__NVIC_SetPriority+0x4c>)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	0112      	lsls	r2, r2, #4
 8002654:	b2d2      	uxtb	r2, r2
 8002656:	440b      	add	r3, r1
 8002658:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800265c:	e00a      	b.n	8002674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	b2da      	uxtb	r2, r3
 8002662:	4908      	ldr	r1, [pc, #32]	; (8002684 <__NVIC_SetPriority+0x50>)
 8002664:	79fb      	ldrb	r3, [r7, #7]
 8002666:	f003 030f 	and.w	r3, r3, #15
 800266a:	3b04      	subs	r3, #4
 800266c:	0112      	lsls	r2, r2, #4
 800266e:	b2d2      	uxtb	r2, r2
 8002670:	440b      	add	r3, r1
 8002672:	761a      	strb	r2, [r3, #24]
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	e000e100 	.word	0xe000e100
 8002684:	e000ed00 	.word	0xe000ed00

08002688 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002688:	b480      	push	{r7}
 800268a:	b089      	sub	sp, #36	; 0x24
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f1c3 0307 	rsb	r3, r3, #7
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	bf28      	it	cs
 80026a6:	2304      	movcs	r3, #4
 80026a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	3304      	adds	r3, #4
 80026ae:	2b06      	cmp	r3, #6
 80026b0:	d902      	bls.n	80026b8 <NVIC_EncodePriority+0x30>
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	3b03      	subs	r3, #3
 80026b6:	e000      	b.n	80026ba <NVIC_EncodePriority+0x32>
 80026b8:	2300      	movs	r3, #0
 80026ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	43da      	mvns	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	401a      	ands	r2, r3
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	fa01 f303 	lsl.w	r3, r1, r3
 80026da:	43d9      	mvns	r1, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e0:	4313      	orrs	r3, r2
         );
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3724      	adds	r7, #36	; 0x24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
	...

080026f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3b01      	subs	r3, #1
 80026fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002700:	d301      	bcc.n	8002706 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002702:	2301      	movs	r3, #1
 8002704:	e00f      	b.n	8002726 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002706:	4a0a      	ldr	r2, [pc, #40]	; (8002730 <SysTick_Config+0x40>)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3b01      	subs	r3, #1
 800270c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800270e:	210f      	movs	r1, #15
 8002710:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002714:	f7ff ff8e 	bl	8002634 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002718:	4b05      	ldr	r3, [pc, #20]	; (8002730 <SysTick_Config+0x40>)
 800271a:	2200      	movs	r2, #0
 800271c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800271e:	4b04      	ldr	r3, [pc, #16]	; (8002730 <SysTick_Config+0x40>)
 8002720:	2207      	movs	r2, #7
 8002722:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	e000e010 	.word	0xe000e010

08002734 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7ff ff29 	bl	8002594 <__NVIC_SetPriorityGrouping>
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800274a:	b580      	push	{r7, lr}
 800274c:	b086      	sub	sp, #24
 800274e:	af00      	add	r7, sp, #0
 8002750:	4603      	mov	r3, r0
 8002752:	60b9      	str	r1, [r7, #8]
 8002754:	607a      	str	r2, [r7, #4]
 8002756:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800275c:	f7ff ff3e 	bl	80025dc <__NVIC_GetPriorityGrouping>
 8002760:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	68b9      	ldr	r1, [r7, #8]
 8002766:	6978      	ldr	r0, [r7, #20]
 8002768:	f7ff ff8e 	bl	8002688 <NVIC_EncodePriority>
 800276c:	4602      	mov	r2, r0
 800276e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002772:	4611      	mov	r1, r2
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff ff5d 	bl	8002634 <__NVIC_SetPriority>
}
 800277a:	bf00      	nop
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b082      	sub	sp, #8
 8002786:	af00      	add	r7, sp, #0
 8002788:	4603      	mov	r3, r0
 800278a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800278c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff ff31 	bl	80025f8 <__NVIC_EnableIRQ>
}
 8002796:	bf00      	nop
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff ffa2 	bl	80026f0 <SysTick_Config>
 80027ac:	4603      	mov	r3, r0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b084      	sub	sp, #16
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027c2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027c4:	f7ff feda 	bl	800257c <HAL_GetTick>
 80027c8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d008      	beq.n	80027e8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2280      	movs	r2, #128	; 0x80
 80027da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e052      	b.n	800288e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f022 0216 	bic.w	r2, r2, #22
 80027f6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	695a      	ldr	r2, [r3, #20]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002806:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280c:	2b00      	cmp	r3, #0
 800280e:	d103      	bne.n	8002818 <HAL_DMA_Abort+0x62>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002814:	2b00      	cmp	r3, #0
 8002816:	d007      	beq.n	8002828 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0208 	bic.w	r2, r2, #8
 8002826:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f022 0201 	bic.w	r2, r2, #1
 8002836:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002838:	e013      	b.n	8002862 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800283a:	f7ff fe9f 	bl	800257c <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b05      	cmp	r3, #5
 8002846:	d90c      	bls.n	8002862 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2220      	movs	r2, #32
 800284c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2203      	movs	r2, #3
 800285a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e015      	b.n	800288e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1e4      	bne.n	800283a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002874:	223f      	movs	r2, #63	; 0x3f
 8002876:	409a      	lsls	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002896:	b480      	push	{r7}
 8002898:	b083      	sub	sp, #12
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d004      	beq.n	80028b4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2280      	movs	r2, #128	; 0x80
 80028ae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e00c      	b.n	80028ce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2205      	movs	r2, #5
 80028b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 0201 	bic.w	r2, r2, #1
 80028ca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
	...

080028dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028dc:	b480      	push	{r7}
 80028de:	b089      	sub	sp, #36	; 0x24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028f2:	2300      	movs	r3, #0
 80028f4:	61fb      	str	r3, [r7, #28]
 80028f6:	e159      	b.n	8002bac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028f8:	2201      	movs	r2, #1
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	697a      	ldr	r2, [r7, #20]
 8002908:	4013      	ands	r3, r2
 800290a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	429a      	cmp	r2, r3
 8002912:	f040 8148 	bne.w	8002ba6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	2b01      	cmp	r3, #1
 8002920:	d005      	beq.n	800292e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800292a:	2b02      	cmp	r3, #2
 800292c:	d130      	bne.n	8002990 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	2203      	movs	r2, #3
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	43db      	mvns	r3, r3
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	4013      	ands	r3, r2
 8002944:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	68da      	ldr	r2, [r3, #12]
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4313      	orrs	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002964:	2201      	movs	r2, #1
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	091b      	lsrs	r3, r3, #4
 800297a:	f003 0201 	and.w	r2, r3, #1
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4313      	orrs	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	2b03      	cmp	r3, #3
 800299a:	d017      	beq.n	80029cc <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	2203      	movs	r2, #3
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d123      	bne.n	8002a20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	08da      	lsrs	r2, r3, #3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3208      	adds	r2, #8
 80029e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	220f      	movs	r2, #15
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	43db      	mvns	r3, r3
 80029f6:	69ba      	ldr	r2, [r7, #24]
 80029f8:	4013      	ands	r3, r2
 80029fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	691a      	ldr	r2, [r3, #16]
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	08da      	lsrs	r2, r3, #3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	3208      	adds	r2, #8
 8002a1a:	69b9      	ldr	r1, [r7, #24]
 8002a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 0203 	and.w	r2, r3, #3
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80a2 	beq.w	8002ba6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a62:	2300      	movs	r3, #0
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	4b57      	ldr	r3, [pc, #348]	; (8002bc4 <HAL_GPIO_Init+0x2e8>)
 8002a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a6a:	4a56      	ldr	r2, [pc, #344]	; (8002bc4 <HAL_GPIO_Init+0x2e8>)
 8002a6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a70:	6453      	str	r3, [r2, #68]	; 0x44
 8002a72:	4b54      	ldr	r3, [pc, #336]	; (8002bc4 <HAL_GPIO_Init+0x2e8>)
 8002a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a7e:	4a52      	ldr	r2, [pc, #328]	; (8002bc8 <HAL_GPIO_Init+0x2ec>)
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	089b      	lsrs	r3, r3, #2
 8002a84:	3302      	adds	r3, #2
 8002a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	220f      	movs	r2, #15
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a49      	ldr	r2, [pc, #292]	; (8002bcc <HAL_GPIO_Init+0x2f0>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d019      	beq.n	8002ade <HAL_GPIO_Init+0x202>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a48      	ldr	r2, [pc, #288]	; (8002bd0 <HAL_GPIO_Init+0x2f4>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d013      	beq.n	8002ada <HAL_GPIO_Init+0x1fe>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a47      	ldr	r2, [pc, #284]	; (8002bd4 <HAL_GPIO_Init+0x2f8>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d00d      	beq.n	8002ad6 <HAL_GPIO_Init+0x1fa>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a46      	ldr	r2, [pc, #280]	; (8002bd8 <HAL_GPIO_Init+0x2fc>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d007      	beq.n	8002ad2 <HAL_GPIO_Init+0x1f6>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a45      	ldr	r2, [pc, #276]	; (8002bdc <HAL_GPIO_Init+0x300>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d101      	bne.n	8002ace <HAL_GPIO_Init+0x1f2>
 8002aca:	2304      	movs	r3, #4
 8002acc:	e008      	b.n	8002ae0 <HAL_GPIO_Init+0x204>
 8002ace:	2307      	movs	r3, #7
 8002ad0:	e006      	b.n	8002ae0 <HAL_GPIO_Init+0x204>
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e004      	b.n	8002ae0 <HAL_GPIO_Init+0x204>
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	e002      	b.n	8002ae0 <HAL_GPIO_Init+0x204>
 8002ada:	2301      	movs	r3, #1
 8002adc:	e000      	b.n	8002ae0 <HAL_GPIO_Init+0x204>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	69fa      	ldr	r2, [r7, #28]
 8002ae2:	f002 0203 	and.w	r2, r2, #3
 8002ae6:	0092      	lsls	r2, r2, #2
 8002ae8:	4093      	lsls	r3, r2
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002af0:	4935      	ldr	r1, [pc, #212]	; (8002bc8 <HAL_GPIO_Init+0x2ec>)
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	089b      	lsrs	r3, r3, #2
 8002af6:	3302      	adds	r3, #2
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002afe:	4b38      	ldr	r3, [pc, #224]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	43db      	mvns	r3, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d003      	beq.n	8002b22 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b22:	4a2f      	ldr	r2, [pc, #188]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b28:	4b2d      	ldr	r3, [pc, #180]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	43db      	mvns	r3, r3
 8002b32:	69ba      	ldr	r2, [r7, #24]
 8002b34:	4013      	ands	r3, r2
 8002b36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b4c:	4a24      	ldr	r2, [pc, #144]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b52:	4b23      	ldr	r3, [pc, #140]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b76:	4a1a      	ldr	r2, [pc, #104]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b7c:	4b18      	ldr	r3, [pc, #96]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	43db      	mvns	r3, r3
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d003      	beq.n	8002ba0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ba0:	4a0f      	ldr	r2, [pc, #60]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	61fb      	str	r3, [r7, #28]
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	2b0f      	cmp	r3, #15
 8002bb0:	f67f aea2 	bls.w	80028f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	bf00      	nop
 8002bb8:	3724      	adds	r7, #36	; 0x24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40013800 	.word	0x40013800
 8002bcc:	40020000 	.word	0x40020000
 8002bd0:	40020400 	.word	0x40020400
 8002bd4:	40020800 	.word	0x40020800
 8002bd8:	40020c00 	.word	0x40020c00
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	40013c00 	.word	0x40013c00

08002be4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	807b      	strh	r3, [r7, #2]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bf4:	787b      	ldrb	r3, [r7, #1]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bfa:	887a      	ldrh	r2, [r7, #2]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c00:	e003      	b.n	8002c0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c02:	887b      	ldrh	r3, [r7, #2]
 8002c04:	041a      	lsls	r2, r3, #16
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	619a      	str	r2, [r3, #24]
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
	...

08002c18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e12b      	b.n	8002e82 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d106      	bne.n	8002c44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f7ff fa04 	bl	800204c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2224      	movs	r2, #36	; 0x24
 8002c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f022 0201 	bic.w	r2, r2, #1
 8002c5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c7c:	f001 fbae 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 8002c80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	4a81      	ldr	r2, [pc, #516]	; (8002e8c <HAL_I2C_Init+0x274>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d807      	bhi.n	8002c9c <HAL_I2C_Init+0x84>
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	4a80      	ldr	r2, [pc, #512]	; (8002e90 <HAL_I2C_Init+0x278>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	bf94      	ite	ls
 8002c94:	2301      	movls	r3, #1
 8002c96:	2300      	movhi	r3, #0
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	e006      	b.n	8002caa <HAL_I2C_Init+0x92>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	4a7d      	ldr	r2, [pc, #500]	; (8002e94 <HAL_I2C_Init+0x27c>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	bf94      	ite	ls
 8002ca4:	2301      	movls	r3, #1
 8002ca6:	2300      	movhi	r3, #0
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e0e7      	b.n	8002e82 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	4a78      	ldr	r2, [pc, #480]	; (8002e98 <HAL_I2C_Init+0x280>)
 8002cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cba:	0c9b      	lsrs	r3, r3, #18
 8002cbc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68ba      	ldr	r2, [r7, #8]
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	6a1b      	ldr	r3, [r3, #32]
 8002cd8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	4a6a      	ldr	r2, [pc, #424]	; (8002e8c <HAL_I2C_Init+0x274>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d802      	bhi.n	8002cec <HAL_I2C_Init+0xd4>
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	3301      	adds	r3, #1
 8002cea:	e009      	b.n	8002d00 <HAL_I2C_Init+0xe8>
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002cf2:	fb02 f303 	mul.w	r3, r2, r3
 8002cf6:	4a69      	ldr	r2, [pc, #420]	; (8002e9c <HAL_I2C_Init+0x284>)
 8002cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfc:	099b      	lsrs	r3, r3, #6
 8002cfe:	3301      	adds	r3, #1
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	6812      	ldr	r2, [r2, #0]
 8002d04:	430b      	orrs	r3, r1
 8002d06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d12:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	495c      	ldr	r1, [pc, #368]	; (8002e8c <HAL_I2C_Init+0x274>)
 8002d1c:	428b      	cmp	r3, r1
 8002d1e:	d819      	bhi.n	8002d54 <HAL_I2C_Init+0x13c>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	1e59      	subs	r1, r3, #1
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d2e:	1c59      	adds	r1, r3, #1
 8002d30:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002d34:	400b      	ands	r3, r1
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00a      	beq.n	8002d50 <HAL_I2C_Init+0x138>
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	1e59      	subs	r1, r3, #1
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	005b      	lsls	r3, r3, #1
 8002d44:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d48:	3301      	adds	r3, #1
 8002d4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d4e:	e051      	b.n	8002df4 <HAL_I2C_Init+0x1dc>
 8002d50:	2304      	movs	r3, #4
 8002d52:	e04f      	b.n	8002df4 <HAL_I2C_Init+0x1dc>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d111      	bne.n	8002d80 <HAL_I2C_Init+0x168>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	1e58      	subs	r0, r3, #1
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6859      	ldr	r1, [r3, #4]
 8002d64:	460b      	mov	r3, r1
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	440b      	add	r3, r1
 8002d6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d6e:	3301      	adds	r3, #1
 8002d70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	bf0c      	ite	eq
 8002d78:	2301      	moveq	r3, #1
 8002d7a:	2300      	movne	r3, #0
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	e012      	b.n	8002da6 <HAL_I2C_Init+0x18e>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	1e58      	subs	r0, r3, #1
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	460b      	mov	r3, r1
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	440b      	add	r3, r1
 8002d8e:	0099      	lsls	r1, r3, #2
 8002d90:	440b      	add	r3, r1
 8002d92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d96:	3301      	adds	r3, #1
 8002d98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	bf0c      	ite	eq
 8002da0:	2301      	moveq	r3, #1
 8002da2:	2300      	movne	r3, #0
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d001      	beq.n	8002dae <HAL_I2C_Init+0x196>
 8002daa:	2301      	movs	r3, #1
 8002dac:	e022      	b.n	8002df4 <HAL_I2C_Init+0x1dc>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10e      	bne.n	8002dd4 <HAL_I2C_Init+0x1bc>
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	1e58      	subs	r0, r3, #1
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6859      	ldr	r1, [r3, #4]
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	005b      	lsls	r3, r3, #1
 8002dc2:	440b      	add	r3, r1
 8002dc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dc8:	3301      	adds	r3, #1
 8002dca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dd2:	e00f      	b.n	8002df4 <HAL_I2C_Init+0x1dc>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	1e58      	subs	r0, r3, #1
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6859      	ldr	r1, [r3, #4]
 8002ddc:	460b      	mov	r3, r1
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	440b      	add	r3, r1
 8002de2:	0099      	lsls	r1, r3, #2
 8002de4:	440b      	add	r3, r1
 8002de6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dea:	3301      	adds	r3, #1
 8002dec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002df0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	6809      	ldr	r1, [r1, #0]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69da      	ldr	r2, [r3, #28]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e22:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	6911      	ldr	r1, [r2, #16]
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	68d2      	ldr	r2, [r2, #12]
 8002e2e:	4311      	orrs	r1, r2
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	6812      	ldr	r2, [r2, #0]
 8002e34:	430b      	orrs	r3, r1
 8002e36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	695a      	ldr	r2, [r3, #20]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	430a      	orrs	r2, r1
 8002e52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 0201 	orr.w	r2, r2, #1
 8002e62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2220      	movs	r2, #32
 8002e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	000186a0 	.word	0x000186a0
 8002e90:	001e847f 	.word	0x001e847f
 8002e94:	003d08ff 	.word	0x003d08ff
 8002e98:	431bde83 	.word	0x431bde83
 8002e9c:	10624dd3 	.word	0x10624dd3

08002ea0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b088      	sub	sp, #32
 8002ea4:	af02      	add	r7, sp, #8
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	607a      	str	r2, [r7, #4]
 8002eaa:	461a      	mov	r2, r3
 8002eac:	460b      	mov	r3, r1
 8002eae:	817b      	strh	r3, [r7, #10]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002eb4:	f7ff fb62 	bl	800257c <HAL_GetTick>
 8002eb8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b20      	cmp	r3, #32
 8002ec4:	f040 80e0 	bne.w	8003088 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	9300      	str	r3, [sp, #0]
 8002ecc:	2319      	movs	r3, #25
 8002ece:	2201      	movs	r2, #1
 8002ed0:	4970      	ldr	r1, [pc, #448]	; (8003094 <HAL_I2C_Master_Transmit+0x1f4>)
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 fc58 	bl	8003788 <I2C_WaitOnFlagUntilTimeout>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002ede:	2302      	movs	r3, #2
 8002ee0:	e0d3      	b.n	800308a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d101      	bne.n	8002ef0 <HAL_I2C_Master_Transmit+0x50>
 8002eec:	2302      	movs	r3, #2
 8002eee:	e0cc      	b.n	800308a <HAL_I2C_Master_Transmit+0x1ea>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d007      	beq.n	8002f16 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f042 0201 	orr.w	r2, r2, #1
 8002f14:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f24:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2221      	movs	r2, #33	; 0x21
 8002f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2210      	movs	r2, #16
 8002f32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	893a      	ldrh	r2, [r7, #8]
 8002f46:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	4a50      	ldr	r2, [pc, #320]	; (8003098 <HAL_I2C_Master_Transmit+0x1f8>)
 8002f56:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f58:	8979      	ldrh	r1, [r7, #10]
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	6a3a      	ldr	r2, [r7, #32]
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f000 fac2 	bl	80034e8 <I2C_MasterRequestWrite>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e08d      	b.n	800308a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f6e:	2300      	movs	r3, #0
 8002f70:	613b      	str	r3, [r7, #16]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	695b      	ldr	r3, [r3, #20]
 8002f78:	613b      	str	r3, [r7, #16]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	613b      	str	r3, [r7, #16]
 8002f82:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002f84:	e066      	b.n	8003054 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	6a39      	ldr	r1, [r7, #32]
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f000 fcd2 	bl	8003934 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00d      	beq.n	8002fb2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9a:	2b04      	cmp	r3, #4
 8002f9c:	d107      	bne.n	8002fae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e06b      	b.n	800308a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb6:	781a      	ldrb	r2, [r3, #0]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc2:	1c5a      	adds	r2, r3, #1
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	b29a      	uxth	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b04      	cmp	r3, #4
 8002fee:	d11b      	bne.n	8003028 <HAL_I2C_Master_Transmit+0x188>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d017      	beq.n	8003028 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffc:	781a      	ldrb	r2, [r3, #0]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003008:	1c5a      	adds	r2, r3, #1
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003012:	b29b      	uxth	r3, r3
 8003014:	3b01      	subs	r3, #1
 8003016:	b29a      	uxth	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003020:	3b01      	subs	r3, #1
 8003022:	b29a      	uxth	r2, r3
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	6a39      	ldr	r1, [r7, #32]
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	f000 fcc2 	bl	80039b6 <I2C_WaitOnBTFFlagUntilTimeout>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00d      	beq.n	8003054 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303c:	2b04      	cmp	r3, #4
 800303e:	d107      	bne.n	8003050 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800304e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e01a      	b.n	800308a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003058:	2b00      	cmp	r3, #0
 800305a:	d194      	bne.n	8002f86 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800306a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2220      	movs	r2, #32
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003084:	2300      	movs	r3, #0
 8003086:	e000      	b.n	800308a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003088:	2302      	movs	r3, #2
  }
}
 800308a:	4618      	mov	r0, r3
 800308c:	3718      	adds	r7, #24
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	00100002 	.word	0x00100002
 8003098:	ffff0000 	.word	0xffff0000

0800309c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b08c      	sub	sp, #48	; 0x30
 80030a0:	af02      	add	r7, sp, #8
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	607a      	str	r2, [r7, #4]
 80030a6:	461a      	mov	r2, r3
 80030a8:	460b      	mov	r3, r1
 80030aa:	817b      	strh	r3, [r7, #10]
 80030ac:	4613      	mov	r3, r2
 80030ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030b0:	f7ff fa64 	bl	800257c <HAL_GetTick>
 80030b4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b20      	cmp	r3, #32
 80030c0:	f040 820b 	bne.w	80034da <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c6:	9300      	str	r3, [sp, #0]
 80030c8:	2319      	movs	r3, #25
 80030ca:	2201      	movs	r2, #1
 80030cc:	497c      	ldr	r1, [pc, #496]	; (80032c0 <HAL_I2C_Master_Receive+0x224>)
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	f000 fb5a 	bl	8003788 <I2C_WaitOnFlagUntilTimeout>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80030da:	2302      	movs	r3, #2
 80030dc:	e1fe      	b.n	80034dc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d101      	bne.n	80030ec <HAL_I2C_Master_Receive+0x50>
 80030e8:	2302      	movs	r3, #2
 80030ea:	e1f7      	b.n	80034dc <HAL_I2C_Master_Receive+0x440>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d007      	beq.n	8003112 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f042 0201 	orr.w	r2, r2, #1
 8003110:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003120:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2222      	movs	r2, #34	; 0x22
 8003126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2210      	movs	r2, #16
 800312e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2200      	movs	r2, #0
 8003136:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	893a      	ldrh	r2, [r7, #8]
 8003142:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	4a5c      	ldr	r2, [pc, #368]	; (80032c4 <HAL_I2C_Master_Receive+0x228>)
 8003152:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003154:	8979      	ldrh	r1, [r7, #10]
 8003156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003158:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800315a:	68f8      	ldr	r0, [r7, #12]
 800315c:	f000 fa46 	bl	80035ec <I2C_MasterRequestRead>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e1b8      	b.n	80034dc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800316e:	2b00      	cmp	r3, #0
 8003170:	d113      	bne.n	800319a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003172:	2300      	movs	r3, #0
 8003174:	623b      	str	r3, [r7, #32]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	695b      	ldr	r3, [r3, #20]
 800317c:	623b      	str	r3, [r7, #32]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	623b      	str	r3, [r7, #32]
 8003186:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	e18c      	b.n	80034b4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d11b      	bne.n	80031da <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031b2:	2300      	movs	r3, #0
 80031b4:	61fb      	str	r3, [r7, #28]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	695b      	ldr	r3, [r3, #20]
 80031bc:	61fb      	str	r3, [r7, #28]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	61fb      	str	r3, [r7, #28]
 80031c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	e16c      	b.n	80034b4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d11b      	bne.n	800321a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031f0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003200:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003202:	2300      	movs	r3, #0
 8003204:	61bb      	str	r3, [r7, #24]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	61bb      	str	r3, [r7, #24]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	61bb      	str	r3, [r7, #24]
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	e14c      	b.n	80034b4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003228:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800322a:	2300      	movs	r3, #0
 800322c:	617b      	str	r3, [r7, #20]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	695b      	ldr	r3, [r3, #20]
 8003234:	617b      	str	r3, [r7, #20]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	617b      	str	r3, [r7, #20]
 800323e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003240:	e138      	b.n	80034b4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003246:	2b03      	cmp	r3, #3
 8003248:	f200 80f1 	bhi.w	800342e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003250:	2b01      	cmp	r3, #1
 8003252:	d123      	bne.n	800329c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003256:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003258:	68f8      	ldr	r0, [r7, #12]
 800325a:	f000 fbed 	bl	8003a38 <I2C_WaitOnRXNEFlagUntilTimeout>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e139      	b.n	80034dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	691a      	ldr	r2, [r3, #16]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003272:	b2d2      	uxtb	r2, r2
 8003274:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327a:	1c5a      	adds	r2, r3, #1
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003284:	3b01      	subs	r3, #1
 8003286:	b29a      	uxth	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003290:	b29b      	uxth	r3, r3
 8003292:	3b01      	subs	r3, #1
 8003294:	b29a      	uxth	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	855a      	strh	r2, [r3, #42]	; 0x2a
 800329a:	e10b      	b.n	80034b4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d14e      	bne.n	8003342 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032aa:	2200      	movs	r2, #0
 80032ac:	4906      	ldr	r1, [pc, #24]	; (80032c8 <HAL_I2C_Master_Receive+0x22c>)
 80032ae:	68f8      	ldr	r0, [r7, #12]
 80032b0:	f000 fa6a 	bl	8003788 <I2C_WaitOnFlagUntilTimeout>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d008      	beq.n	80032cc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e10e      	b.n	80034dc <HAL_I2C_Master_Receive+0x440>
 80032be:	bf00      	nop
 80032c0:	00100002 	.word	0x00100002
 80032c4:	ffff0000 	.word	0xffff0000
 80032c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	691a      	ldr	r2, [r3, #16]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ee:	1c5a      	adds	r2, r3, #1
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f8:	3b01      	subs	r3, #1
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003304:	b29b      	uxth	r3, r3
 8003306:	3b01      	subs	r3, #1
 8003308:	b29a      	uxth	r2, r3
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	691a      	ldr	r2, [r3, #16]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003318:	b2d2      	uxtb	r2, r2
 800331a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003320:	1c5a      	adds	r2, r3, #1
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800332a:	3b01      	subs	r3, #1
 800332c:	b29a      	uxth	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003336:	b29b      	uxth	r3, r3
 8003338:	3b01      	subs	r3, #1
 800333a:	b29a      	uxth	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003340:	e0b8      	b.n	80034b4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003348:	2200      	movs	r2, #0
 800334a:	4966      	ldr	r1, [pc, #408]	; (80034e4 <HAL_I2C_Master_Receive+0x448>)
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 fa1b 	bl	8003788 <I2C_WaitOnFlagUntilTimeout>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d001      	beq.n	800335c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e0bf      	b.n	80034dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800336a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	691a      	ldr	r2, [r3, #16]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003376:	b2d2      	uxtb	r2, r2
 8003378:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337e:	1c5a      	adds	r2, r3, #1
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003388:	3b01      	subs	r3, #1
 800338a:	b29a      	uxth	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003394:	b29b      	uxth	r3, r3
 8003396:	3b01      	subs	r3, #1
 8003398:	b29a      	uxth	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800339e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033a4:	2200      	movs	r2, #0
 80033a6:	494f      	ldr	r1, [pc, #316]	; (80034e4 <HAL_I2C_Master_Receive+0x448>)
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 f9ed 	bl	8003788 <I2C_WaitOnFlagUntilTimeout>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e091      	b.n	80034dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	691a      	ldr	r2, [r3, #16]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d2:	b2d2      	uxtb	r2, r2
 80033d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033da:	1c5a      	adds	r2, r3, #1
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033e4:	3b01      	subs	r3, #1
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	3b01      	subs	r3, #1
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003404:	b2d2      	uxtb	r2, r2
 8003406:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340c:	1c5a      	adds	r2, r3, #1
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003416:	3b01      	subs	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003422:	b29b      	uxth	r3, r3
 8003424:	3b01      	subs	r3, #1
 8003426:	b29a      	uxth	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800342c:	e042      	b.n	80034b4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800342e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003430:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003432:	68f8      	ldr	r0, [r7, #12]
 8003434:	f000 fb00 	bl	8003a38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e04c      	b.n	80034dc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	691a      	ldr	r2, [r3, #16]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344c:	b2d2      	uxtb	r2, r2
 800344e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800345e:	3b01      	subs	r3, #1
 8003460:	b29a      	uxth	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	695b      	ldr	r3, [r3, #20]
 800347a:	f003 0304 	and.w	r3, r3, #4
 800347e:	2b04      	cmp	r3, #4
 8003480:	d118      	bne.n	80034b4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	691a      	ldr	r2, [r3, #16]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	b2d2      	uxtb	r2, r2
 800348e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003494:	1c5a      	adds	r2, r3, #1
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800349e:	3b01      	subs	r3, #1
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	3b01      	subs	r3, #1
 80034ae:	b29a      	uxth	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f47f aec2 	bne.w	8003242 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2220      	movs	r2, #32
 80034c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034d6:	2300      	movs	r3, #0
 80034d8:	e000      	b.n	80034dc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80034da:	2302      	movs	r3, #2
  }
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3728      	adds	r7, #40	; 0x28
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	00010004 	.word	0x00010004

080034e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b088      	sub	sp, #32
 80034ec:	af02      	add	r7, sp, #8
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	607a      	str	r2, [r7, #4]
 80034f2:	603b      	str	r3, [r7, #0]
 80034f4:	460b      	mov	r3, r1
 80034f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	2b08      	cmp	r3, #8
 8003502:	d006      	beq.n	8003512 <I2C_MasterRequestWrite+0x2a>
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d003      	beq.n	8003512 <I2C_MasterRequestWrite+0x2a>
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003510:	d108      	bne.n	8003524 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003520:	601a      	str	r2, [r3, #0]
 8003522:	e00b      	b.n	800353c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003528:	2b12      	cmp	r3, #18
 800352a:	d107      	bne.n	800353c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800353a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	9300      	str	r3, [sp, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f000 f91d 	bl	8003788 <I2C_WaitOnFlagUntilTimeout>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00d      	beq.n	8003570 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800355e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003562:	d103      	bne.n	800356c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f44f 7200 	mov.w	r2, #512	; 0x200
 800356a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e035      	b.n	80035dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003578:	d108      	bne.n	800358c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800357a:	897b      	ldrh	r3, [r7, #10]
 800357c:	b2db      	uxtb	r3, r3
 800357e:	461a      	mov	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003588:	611a      	str	r2, [r3, #16]
 800358a:	e01b      	b.n	80035c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800358c:	897b      	ldrh	r3, [r7, #10]
 800358e:	11db      	asrs	r3, r3, #7
 8003590:	b2db      	uxtb	r3, r3
 8003592:	f003 0306 	and.w	r3, r3, #6
 8003596:	b2db      	uxtb	r3, r3
 8003598:	f063 030f 	orn	r3, r3, #15
 800359c:	b2da      	uxtb	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	490e      	ldr	r1, [pc, #56]	; (80035e4 <I2C_MasterRequestWrite+0xfc>)
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 f943 	bl	8003836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e010      	b.n	80035dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80035ba:	897b      	ldrh	r3, [r7, #10]
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	4907      	ldr	r1, [pc, #28]	; (80035e8 <I2C_MasterRequestWrite+0x100>)
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f000 f933 	bl	8003836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e000      	b.n	80035dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	00010008 	.word	0x00010008
 80035e8:	00010002 	.word	0x00010002

080035ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b088      	sub	sp, #32
 80035f0:	af02      	add	r7, sp, #8
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	607a      	str	r2, [r7, #4]
 80035f6:	603b      	str	r3, [r7, #0]
 80035f8:	460b      	mov	r3, r1
 80035fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003600:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003610:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	2b08      	cmp	r3, #8
 8003616:	d006      	beq.n	8003626 <I2C_MasterRequestRead+0x3a>
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d003      	beq.n	8003626 <I2C_MasterRequestRead+0x3a>
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003624:	d108      	bne.n	8003638 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003634:	601a      	str	r2, [r3, #0]
 8003636:	e00b      	b.n	8003650 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363c:	2b11      	cmp	r3, #17
 800363e:	d107      	bne.n	8003650 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800364e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800365c:	68f8      	ldr	r0, [r7, #12]
 800365e:	f000 f893 	bl	8003788 <I2C_WaitOnFlagUntilTimeout>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d00d      	beq.n	8003684 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003672:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003676:	d103      	bne.n	8003680 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800367e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e079      	b.n	8003778 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800368c:	d108      	bne.n	80036a0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800368e:	897b      	ldrh	r3, [r7, #10]
 8003690:	b2db      	uxtb	r3, r3
 8003692:	f043 0301 	orr.w	r3, r3, #1
 8003696:	b2da      	uxtb	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	611a      	str	r2, [r3, #16]
 800369e:	e05f      	b.n	8003760 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80036a0:	897b      	ldrh	r3, [r7, #10]
 80036a2:	11db      	asrs	r3, r3, #7
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	f003 0306 	and.w	r3, r3, #6
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	f063 030f 	orn	r3, r3, #15
 80036b0:	b2da      	uxtb	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	4930      	ldr	r1, [pc, #192]	; (8003780 <I2C_MasterRequestRead+0x194>)
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f000 f8b9 	bl	8003836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e054      	b.n	8003778 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80036ce:	897b      	ldrh	r3, [r7, #10]
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	4929      	ldr	r1, [pc, #164]	; (8003784 <I2C_MasterRequestRead+0x198>)
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	f000 f8a9 	bl	8003836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d001      	beq.n	80036ee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e044      	b.n	8003778 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ee:	2300      	movs	r3, #0
 80036f0:	613b      	str	r3, [r7, #16]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	613b      	str	r3, [r7, #16]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	613b      	str	r3, [r7, #16]
 8003702:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003712:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 f831 	bl	8003788 <I2C_WaitOnFlagUntilTimeout>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00d      	beq.n	8003748 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003736:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800373a:	d103      	bne.n	8003744 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003742:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	e017      	b.n	8003778 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003748:	897b      	ldrh	r3, [r7, #10]
 800374a:	11db      	asrs	r3, r3, #7
 800374c:	b2db      	uxtb	r3, r3
 800374e:	f003 0306 	and.w	r3, r3, #6
 8003752:	b2db      	uxtb	r3, r3
 8003754:	f063 030e 	orn	r3, r3, #14
 8003758:	b2da      	uxtb	r2, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	4907      	ldr	r1, [pc, #28]	; (8003784 <I2C_MasterRequestRead+0x198>)
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f000 f865 	bl	8003836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d001      	beq.n	8003776 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e000      	b.n	8003778 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3718      	adds	r7, #24
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	00010008 	.word	0x00010008
 8003784:	00010002 	.word	0x00010002

08003788 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	603b      	str	r3, [r7, #0]
 8003794:	4613      	mov	r3, r2
 8003796:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003798:	e025      	b.n	80037e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037a0:	d021      	beq.n	80037e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037a2:	f7fe feeb 	bl	800257c <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	683a      	ldr	r2, [r7, #0]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d302      	bcc.n	80037b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d116      	bne.n	80037e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2220      	movs	r2, #32
 80037c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d2:	f043 0220 	orr.w	r2, r3, #32
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e023      	b.n	800382e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	0c1b      	lsrs	r3, r3, #16
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d10d      	bne.n	800380c <I2C_WaitOnFlagUntilTimeout+0x84>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	43da      	mvns	r2, r3
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	4013      	ands	r3, r2
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	bf0c      	ite	eq
 8003802:	2301      	moveq	r3, #1
 8003804:	2300      	movne	r3, #0
 8003806:	b2db      	uxtb	r3, r3
 8003808:	461a      	mov	r2, r3
 800380a:	e00c      	b.n	8003826 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	43da      	mvns	r2, r3
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	4013      	ands	r3, r2
 8003818:	b29b      	uxth	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	bf0c      	ite	eq
 800381e:	2301      	moveq	r3, #1
 8003820:	2300      	movne	r3, #0
 8003822:	b2db      	uxtb	r3, r3
 8003824:	461a      	mov	r2, r3
 8003826:	79fb      	ldrb	r3, [r7, #7]
 8003828:	429a      	cmp	r2, r3
 800382a:	d0b6      	beq.n	800379a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b084      	sub	sp, #16
 800383a:	af00      	add	r7, sp, #0
 800383c:	60f8      	str	r0, [r7, #12]
 800383e:	60b9      	str	r1, [r7, #8]
 8003840:	607a      	str	r2, [r7, #4]
 8003842:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003844:	e051      	b.n	80038ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003850:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003854:	d123      	bne.n	800389e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003864:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800386e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2220      	movs	r2, #32
 800387a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	f043 0204 	orr.w	r2, r3, #4
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e046      	b.n	800392c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038a4:	d021      	beq.n	80038ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038a6:	f7fe fe69 	bl	800257c <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d302      	bcc.n	80038bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d116      	bne.n	80038ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2220      	movs	r2, #32
 80038c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d6:	f043 0220 	orr.w	r2, r3, #32
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e020      	b.n	800392c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	0c1b      	lsrs	r3, r3, #16
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d10c      	bne.n	800390e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	43da      	mvns	r2, r3
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	4013      	ands	r3, r2
 8003900:	b29b      	uxth	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	bf14      	ite	ne
 8003906:	2301      	movne	r3, #1
 8003908:	2300      	moveq	r3, #0
 800390a:	b2db      	uxtb	r3, r3
 800390c:	e00b      	b.n	8003926 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	43da      	mvns	r2, r3
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	4013      	ands	r3, r2
 800391a:	b29b      	uxth	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	bf14      	ite	ne
 8003920:	2301      	movne	r3, #1
 8003922:	2300      	moveq	r3, #0
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d18d      	bne.n	8003846 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800392a:	2300      	movs	r3, #0
}
 800392c:	4618      	mov	r0, r3
 800392e:	3710      	adds	r7, #16
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003940:	e02d      	b.n	800399e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f000 f8ce 	bl	8003ae4 <I2C_IsAcknowledgeFailed>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e02d      	b.n	80039ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003958:	d021      	beq.n	800399e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800395a:	f7fe fe0f 	bl	800257c <HAL_GetTick>
 800395e:	4602      	mov	r2, r0
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	68ba      	ldr	r2, [r7, #8]
 8003966:	429a      	cmp	r2, r3
 8003968:	d302      	bcc.n	8003970 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d116      	bne.n	800399e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2220      	movs	r2, #32
 800397a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398a:	f043 0220 	orr.w	r2, r3, #32
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e007      	b.n	80039ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039a8:	2b80      	cmp	r3, #128	; 0x80
 80039aa:	d1ca      	bne.n	8003942 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039ac:	2300      	movs	r3, #0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}

080039b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039b6:	b580      	push	{r7, lr}
 80039b8:	b084      	sub	sp, #16
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	60f8      	str	r0, [r7, #12]
 80039be:	60b9      	str	r1, [r7, #8]
 80039c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039c2:	e02d      	b.n	8003a20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 f88d 	bl	8003ae4 <I2C_IsAcknowledgeFailed>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e02d      	b.n	8003a30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039da:	d021      	beq.n	8003a20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039dc:	f7fe fdce 	bl	800257c <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	68ba      	ldr	r2, [r7, #8]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d302      	bcc.n	80039f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d116      	bne.n	8003a20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2220      	movs	r2, #32
 80039fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0c:	f043 0220 	orr.w	r2, r3, #32
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e007      	b.n	8003a30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	f003 0304 	and.w	r3, r3, #4
 8003a2a:	2b04      	cmp	r3, #4
 8003a2c:	d1ca      	bne.n	80039c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a44:	e042      	b.n	8003acc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	f003 0310 	and.w	r3, r3, #16
 8003a50:	2b10      	cmp	r3, #16
 8003a52:	d119      	bne.n	8003a88 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f06f 0210 	mvn.w	r2, #16
 8003a5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2220      	movs	r2, #32
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e029      	b.n	8003adc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a88:	f7fe fd78 	bl	800257c <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	68ba      	ldr	r2, [r7, #8]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d302      	bcc.n	8003a9e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d116      	bne.n	8003acc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2220      	movs	r2, #32
 8003aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab8:	f043 0220 	orr.w	r2, r3, #32
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e007      	b.n	8003adc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ad6:	2b40      	cmp	r3, #64	; 0x40
 8003ad8:	d1b5      	bne.n	8003a46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003afa:	d11b      	bne.n	8003b34 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b04:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b20:	f043 0204 	orr.w	r2, r3, #4
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e000      	b.n	8003b36 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
	...

08003b44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e264      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d075      	beq.n	8003c4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b62:	4ba3      	ldr	r3, [pc, #652]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f003 030c 	and.w	r3, r3, #12
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d00c      	beq.n	8003b88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b6e:	4ba0      	ldr	r3, [pc, #640]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b76:	2b08      	cmp	r3, #8
 8003b78:	d112      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b7a:	4b9d      	ldr	r3, [pc, #628]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b86:	d10b      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b88:	4b99      	ldr	r3, [pc, #612]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d05b      	beq.n	8003c4c <HAL_RCC_OscConfig+0x108>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d157      	bne.n	8003c4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e23f      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ba8:	d106      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x74>
 8003baa:	4b91      	ldr	r3, [pc, #580]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a90      	ldr	r2, [pc, #576]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	e01d      	b.n	8003bf4 <HAL_RCC_OscConfig+0xb0>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bc0:	d10c      	bne.n	8003bdc <HAL_RCC_OscConfig+0x98>
 8003bc2:	4b8b      	ldr	r3, [pc, #556]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a8a      	ldr	r2, [pc, #552]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003bc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	4b88      	ldr	r3, [pc, #544]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a87      	ldr	r2, [pc, #540]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003bd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bd8:	6013      	str	r3, [r2, #0]
 8003bda:	e00b      	b.n	8003bf4 <HAL_RCC_OscConfig+0xb0>
 8003bdc:	4b84      	ldr	r3, [pc, #528]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a83      	ldr	r2, [pc, #524]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003be2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003be6:	6013      	str	r3, [r2, #0]
 8003be8:	4b81      	ldr	r3, [pc, #516]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a80      	ldr	r2, [pc, #512]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003bee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d013      	beq.n	8003c24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bfc:	f7fe fcbe 	bl	800257c <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c04:	f7fe fcba 	bl	800257c <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b64      	cmp	r3, #100	; 0x64
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e204      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c16:	4b76      	ldr	r3, [pc, #472]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0f0      	beq.n	8003c04 <HAL_RCC_OscConfig+0xc0>
 8003c22:	e014      	b.n	8003c4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c24:	f7fe fcaa 	bl	800257c <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c2c:	f7fe fca6 	bl	800257c <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b64      	cmp	r3, #100	; 0x64
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e1f0      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c3e:	4b6c      	ldr	r3, [pc, #432]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1f0      	bne.n	8003c2c <HAL_RCC_OscConfig+0xe8>
 8003c4a:	e000      	b.n	8003c4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d063      	beq.n	8003d22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c5a:	4b65      	ldr	r3, [pc, #404]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 030c 	and.w	r3, r3, #12
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00b      	beq.n	8003c7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c66:	4b62      	ldr	r3, [pc, #392]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d11c      	bne.n	8003cac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c72:	4b5f      	ldr	r3, [pc, #380]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d116      	bne.n	8003cac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c7e:	4b5c      	ldr	r3, [pc, #368]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d005      	beq.n	8003c96 <HAL_RCC_OscConfig+0x152>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d001      	beq.n	8003c96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e1c4      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c96:	4b56      	ldr	r3, [pc, #344]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	4952      	ldr	r1, [pc, #328]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003caa:	e03a      	b.n	8003d22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d020      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cb4:	4b4f      	ldr	r3, [pc, #316]	; (8003df4 <HAL_RCC_OscConfig+0x2b0>)
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cba:	f7fe fc5f 	bl	800257c <HAL_GetTick>
 8003cbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc0:	e008      	b.n	8003cd4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cc2:	f7fe fc5b 	bl	800257c <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d901      	bls.n	8003cd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e1a5      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd4:	4b46      	ldr	r3, [pc, #280]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0f0      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce0:	4b43      	ldr	r3, [pc, #268]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	00db      	lsls	r3, r3, #3
 8003cee:	4940      	ldr	r1, [pc, #256]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	600b      	str	r3, [r1, #0]
 8003cf4:	e015      	b.n	8003d22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cf6:	4b3f      	ldr	r3, [pc, #252]	; (8003df4 <HAL_RCC_OscConfig+0x2b0>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cfc:	f7fe fc3e 	bl	800257c <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d04:	f7fe fc3a 	bl	800257c <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e184      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d16:	4b36      	ldr	r3, [pc, #216]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1f0      	bne.n	8003d04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0308 	and.w	r3, r3, #8
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d030      	beq.n	8003d90 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d016      	beq.n	8003d64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d36:	4b30      	ldr	r3, [pc, #192]	; (8003df8 <HAL_RCC_OscConfig+0x2b4>)
 8003d38:	2201      	movs	r2, #1
 8003d3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d3c:	f7fe fc1e 	bl	800257c <HAL_GetTick>
 8003d40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d42:	e008      	b.n	8003d56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d44:	f7fe fc1a 	bl	800257c <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e164      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d56:	4b26      	ldr	r3, [pc, #152]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003d58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d0f0      	beq.n	8003d44 <HAL_RCC_OscConfig+0x200>
 8003d62:	e015      	b.n	8003d90 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d64:	4b24      	ldr	r3, [pc, #144]	; (8003df8 <HAL_RCC_OscConfig+0x2b4>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d6a:	f7fe fc07 	bl	800257c <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d72:	f7fe fc03 	bl	800257c <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e14d      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d84:	4b1a      	ldr	r3, [pc, #104]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003d86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1f0      	bne.n	8003d72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0304 	and.w	r3, r3, #4
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f000 80a0 	beq.w	8003ede <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003da2:	4b13      	ldr	r3, [pc, #76]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d10f      	bne.n	8003dce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dae:	2300      	movs	r3, #0
 8003db0:	60bb      	str	r3, [r7, #8]
 8003db2:	4b0f      	ldr	r3, [pc, #60]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	4a0e      	ldr	r2, [pc, #56]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8003dbe:	4b0c      	ldr	r3, [pc, #48]	; (8003df0 <HAL_RCC_OscConfig+0x2ac>)
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc6:	60bb      	str	r3, [r7, #8]
 8003dc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dce:	4b0b      	ldr	r3, [pc, #44]	; (8003dfc <HAL_RCC_OscConfig+0x2b8>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d121      	bne.n	8003e1e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dda:	4b08      	ldr	r3, [pc, #32]	; (8003dfc <HAL_RCC_OscConfig+0x2b8>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a07      	ldr	r2, [pc, #28]	; (8003dfc <HAL_RCC_OscConfig+0x2b8>)
 8003de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003de4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003de6:	f7fe fbc9 	bl	800257c <HAL_GetTick>
 8003dea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dec:	e011      	b.n	8003e12 <HAL_RCC_OscConfig+0x2ce>
 8003dee:	bf00      	nop
 8003df0:	40023800 	.word	0x40023800
 8003df4:	42470000 	.word	0x42470000
 8003df8:	42470e80 	.word	0x42470e80
 8003dfc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e00:	f7fe fbbc 	bl	800257c <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e106      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e12:	4b85      	ldr	r3, [pc, #532]	; (8004028 <HAL_RCC_OscConfig+0x4e4>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d0f0      	beq.n	8003e00 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d106      	bne.n	8003e34 <HAL_RCC_OscConfig+0x2f0>
 8003e26:	4b81      	ldr	r3, [pc, #516]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003e28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e2a:	4a80      	ldr	r2, [pc, #512]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003e2c:	f043 0301 	orr.w	r3, r3, #1
 8003e30:	6713      	str	r3, [r2, #112]	; 0x70
 8003e32:	e01c      	b.n	8003e6e <HAL_RCC_OscConfig+0x32a>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	2b05      	cmp	r3, #5
 8003e3a:	d10c      	bne.n	8003e56 <HAL_RCC_OscConfig+0x312>
 8003e3c:	4b7b      	ldr	r3, [pc, #492]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e40:	4a7a      	ldr	r2, [pc, #488]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003e42:	f043 0304 	orr.w	r3, r3, #4
 8003e46:	6713      	str	r3, [r2, #112]	; 0x70
 8003e48:	4b78      	ldr	r3, [pc, #480]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4c:	4a77      	ldr	r2, [pc, #476]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003e4e:	f043 0301 	orr.w	r3, r3, #1
 8003e52:	6713      	str	r3, [r2, #112]	; 0x70
 8003e54:	e00b      	b.n	8003e6e <HAL_RCC_OscConfig+0x32a>
 8003e56:	4b75      	ldr	r3, [pc, #468]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e5a:	4a74      	ldr	r2, [pc, #464]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003e5c:	f023 0301 	bic.w	r3, r3, #1
 8003e60:	6713      	str	r3, [r2, #112]	; 0x70
 8003e62:	4b72      	ldr	r3, [pc, #456]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e66:	4a71      	ldr	r2, [pc, #452]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003e68:	f023 0304 	bic.w	r3, r3, #4
 8003e6c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d015      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e76:	f7fe fb81 	bl	800257c <HAL_GetTick>
 8003e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e7c:	e00a      	b.n	8003e94 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e7e:	f7fe fb7d 	bl	800257c <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d901      	bls.n	8003e94 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e0c5      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e94:	4b65      	ldr	r3, [pc, #404]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d0ee      	beq.n	8003e7e <HAL_RCC_OscConfig+0x33a>
 8003ea0:	e014      	b.n	8003ecc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ea2:	f7fe fb6b 	bl	800257c <HAL_GetTick>
 8003ea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ea8:	e00a      	b.n	8003ec0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eaa:	f7fe fb67 	bl	800257c <HAL_GetTick>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d901      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e0af      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ec0:	4b5a      	ldr	r3, [pc, #360]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003ec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec4:	f003 0302 	and.w	r3, r3, #2
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d1ee      	bne.n	8003eaa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ecc:	7dfb      	ldrb	r3, [r7, #23]
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d105      	bne.n	8003ede <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ed2:	4b56      	ldr	r3, [pc, #344]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed6:	4a55      	ldr	r2, [pc, #340]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003ed8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003edc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	699b      	ldr	r3, [r3, #24]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	f000 809b 	beq.w	800401e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ee8:	4b50      	ldr	r3, [pc, #320]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	f003 030c 	and.w	r3, r3, #12
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d05c      	beq.n	8003fae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d141      	bne.n	8003f80 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003efc:	4b4c      	ldr	r3, [pc, #304]	; (8004030 <HAL_RCC_OscConfig+0x4ec>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f02:	f7fe fb3b 	bl	800257c <HAL_GetTick>
 8003f06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f08:	e008      	b.n	8003f1c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f0a:	f7fe fb37 	bl	800257c <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d901      	bls.n	8003f1c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	e081      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f1c:	4b43      	ldr	r3, [pc, #268]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d1f0      	bne.n	8003f0a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	69da      	ldr	r2, [r3, #28]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	431a      	orrs	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f36:	019b      	lsls	r3, r3, #6
 8003f38:	431a      	orrs	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3e:	085b      	lsrs	r3, r3, #1
 8003f40:	3b01      	subs	r3, #1
 8003f42:	041b      	lsls	r3, r3, #16
 8003f44:	431a      	orrs	r2, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4a:	061b      	lsls	r3, r3, #24
 8003f4c:	4937      	ldr	r1, [pc, #220]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f52:	4b37      	ldr	r3, [pc, #220]	; (8004030 <HAL_RCC_OscConfig+0x4ec>)
 8003f54:	2201      	movs	r2, #1
 8003f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f58:	f7fe fb10 	bl	800257c <HAL_GetTick>
 8003f5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f60:	f7fe fb0c 	bl	800257c <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e056      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f72:	4b2e      	ldr	r3, [pc, #184]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0f0      	beq.n	8003f60 <HAL_RCC_OscConfig+0x41c>
 8003f7e:	e04e      	b.n	800401e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f80:	4b2b      	ldr	r3, [pc, #172]	; (8004030 <HAL_RCC_OscConfig+0x4ec>)
 8003f82:	2200      	movs	r2, #0
 8003f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f86:	f7fe faf9 	bl	800257c <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f8e:	f7fe faf5 	bl	800257c <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e03f      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fa0:	4b22      	ldr	r3, [pc, #136]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1f0      	bne.n	8003f8e <HAL_RCC_OscConfig+0x44a>
 8003fac:	e037      	b.n	800401e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d101      	bne.n	8003fba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e032      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fba:	4b1c      	ldr	r3, [pc, #112]	; (800402c <HAL_RCC_OscConfig+0x4e8>)
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	699b      	ldr	r3, [r3, #24]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d028      	beq.n	800401a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d121      	bne.n	800401a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d11a      	bne.n	800401a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fe4:	68fa      	ldr	r2, [r7, #12]
 8003fe6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003fea:	4013      	ands	r3, r2
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ff0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d111      	bne.n	800401a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004000:	085b      	lsrs	r3, r3, #1
 8004002:	3b01      	subs	r3, #1
 8004004:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004006:	429a      	cmp	r2, r3
 8004008:	d107      	bne.n	800401a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004014:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004016:	429a      	cmp	r2, r3
 8004018:	d001      	beq.n	800401e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3718      	adds	r7, #24
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	40007000 	.word	0x40007000
 800402c:	40023800 	.word	0x40023800
 8004030:	42470060 	.word	0x42470060

08004034 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d101      	bne.n	8004048 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e0cc      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004048:	4b68      	ldr	r3, [pc, #416]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0307 	and.w	r3, r3, #7
 8004050:	683a      	ldr	r2, [r7, #0]
 8004052:	429a      	cmp	r2, r3
 8004054:	d90c      	bls.n	8004070 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004056:	4b65      	ldr	r3, [pc, #404]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 8004058:	683a      	ldr	r2, [r7, #0]
 800405a:	b2d2      	uxtb	r2, r2
 800405c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800405e:	4b63      	ldr	r3, [pc, #396]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0307 	and.w	r3, r3, #7
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	429a      	cmp	r2, r3
 800406a:	d001      	beq.n	8004070 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e0b8      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0302 	and.w	r3, r3, #2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d020      	beq.n	80040be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0304 	and.w	r3, r3, #4
 8004084:	2b00      	cmp	r3, #0
 8004086:	d005      	beq.n	8004094 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004088:	4b59      	ldr	r3, [pc, #356]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	4a58      	ldr	r2, [pc, #352]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 800408e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004092:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0308 	and.w	r3, r3, #8
 800409c:	2b00      	cmp	r3, #0
 800409e:	d005      	beq.n	80040ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040a0:	4b53      	ldr	r3, [pc, #332]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	4a52      	ldr	r2, [pc, #328]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040ac:	4b50      	ldr	r3, [pc, #320]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	494d      	ldr	r1, [pc, #308]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040ba:	4313      	orrs	r3, r2
 80040bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d044      	beq.n	8004154 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d107      	bne.n	80040e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d2:	4b47      	ldr	r3, [pc, #284]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d119      	bne.n	8004112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e07f      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d003      	beq.n	80040f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040ee:	2b03      	cmp	r3, #3
 80040f0:	d107      	bne.n	8004102 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040f2:	4b3f      	ldr	r3, [pc, #252]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d109      	bne.n	8004112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e06f      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004102:	4b3b      	ldr	r3, [pc, #236]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e067      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004112:	4b37      	ldr	r3, [pc, #220]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f023 0203 	bic.w	r2, r3, #3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	4934      	ldr	r1, [pc, #208]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004120:	4313      	orrs	r3, r2
 8004122:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004124:	f7fe fa2a 	bl	800257c <HAL_GetTick>
 8004128:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800412a:	e00a      	b.n	8004142 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800412c:	f7fe fa26 	bl	800257c <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	f241 3288 	movw	r2, #5000	; 0x1388
 800413a:	4293      	cmp	r3, r2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e04f      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004142:	4b2b      	ldr	r3, [pc, #172]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f003 020c 	and.w	r2, r3, #12
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	429a      	cmp	r2, r3
 8004152:	d1eb      	bne.n	800412c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004154:	4b25      	ldr	r3, [pc, #148]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	429a      	cmp	r2, r3
 8004160:	d20c      	bcs.n	800417c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004162:	4b22      	ldr	r3, [pc, #136]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	b2d2      	uxtb	r2, r2
 8004168:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800416a:	4b20      	ldr	r3, [pc, #128]	; (80041ec <HAL_RCC_ClockConfig+0x1b8>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0307 	and.w	r3, r3, #7
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d001      	beq.n	800417c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e032      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	d008      	beq.n	800419a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004188:	4b19      	ldr	r3, [pc, #100]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	4916      	ldr	r1, [pc, #88]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004196:	4313      	orrs	r3, r2
 8004198:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0308 	and.w	r3, r3, #8
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d009      	beq.n	80041ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041a6:	4b12      	ldr	r3, [pc, #72]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	00db      	lsls	r3, r3, #3
 80041b4:	490e      	ldr	r1, [pc, #56]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041ba:	f000 f821 	bl	8004200 <HAL_RCC_GetSysClockFreq>
 80041be:	4602      	mov	r2, r0
 80041c0:	4b0b      	ldr	r3, [pc, #44]	; (80041f0 <HAL_RCC_ClockConfig+0x1bc>)
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	091b      	lsrs	r3, r3, #4
 80041c6:	f003 030f 	and.w	r3, r3, #15
 80041ca:	490a      	ldr	r1, [pc, #40]	; (80041f4 <HAL_RCC_ClockConfig+0x1c0>)
 80041cc:	5ccb      	ldrb	r3, [r1, r3]
 80041ce:	fa22 f303 	lsr.w	r3, r2, r3
 80041d2:	4a09      	ldr	r2, [pc, #36]	; (80041f8 <HAL_RCC_ClockConfig+0x1c4>)
 80041d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80041d6:	4b09      	ldr	r3, [pc, #36]	; (80041fc <HAL_RCC_ClockConfig+0x1c8>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4618      	mov	r0, r3
 80041dc:	f7fe f98a 	bl	80024f4 <HAL_InitTick>

  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	40023c00 	.word	0x40023c00
 80041f0:	40023800 	.word	0x40023800
 80041f4:	0800a020 	.word	0x0800a020
 80041f8:	200000fc 	.word	0x200000fc
 80041fc:	20000100 	.word	0x20000100

08004200 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004200:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004204:	b084      	sub	sp, #16
 8004206:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004208:	2300      	movs	r3, #0
 800420a:	607b      	str	r3, [r7, #4]
 800420c:	2300      	movs	r3, #0
 800420e:	60fb      	str	r3, [r7, #12]
 8004210:	2300      	movs	r3, #0
 8004212:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004214:	2300      	movs	r3, #0
 8004216:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004218:	4b67      	ldr	r3, [pc, #412]	; (80043b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f003 030c 	and.w	r3, r3, #12
 8004220:	2b08      	cmp	r3, #8
 8004222:	d00d      	beq.n	8004240 <HAL_RCC_GetSysClockFreq+0x40>
 8004224:	2b08      	cmp	r3, #8
 8004226:	f200 80bd 	bhi.w	80043a4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800422a:	2b00      	cmp	r3, #0
 800422c:	d002      	beq.n	8004234 <HAL_RCC_GetSysClockFreq+0x34>
 800422e:	2b04      	cmp	r3, #4
 8004230:	d003      	beq.n	800423a <HAL_RCC_GetSysClockFreq+0x3a>
 8004232:	e0b7      	b.n	80043a4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004234:	4b61      	ldr	r3, [pc, #388]	; (80043bc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004236:	60bb      	str	r3, [r7, #8]
       break;
 8004238:	e0b7      	b.n	80043aa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800423a:	4b61      	ldr	r3, [pc, #388]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800423c:	60bb      	str	r3, [r7, #8]
      break;
 800423e:	e0b4      	b.n	80043aa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004240:	4b5d      	ldr	r3, [pc, #372]	; (80043b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004248:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800424a:	4b5b      	ldr	r3, [pc, #364]	; (80043b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d04d      	beq.n	80042f2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004256:	4b58      	ldr	r3, [pc, #352]	; (80043b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	099b      	lsrs	r3, r3, #6
 800425c:	461a      	mov	r2, r3
 800425e:	f04f 0300 	mov.w	r3, #0
 8004262:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004266:	f04f 0100 	mov.w	r1, #0
 800426a:	ea02 0800 	and.w	r8, r2, r0
 800426e:	ea03 0901 	and.w	r9, r3, r1
 8004272:	4640      	mov	r0, r8
 8004274:	4649      	mov	r1, r9
 8004276:	f04f 0200 	mov.w	r2, #0
 800427a:	f04f 0300 	mov.w	r3, #0
 800427e:	014b      	lsls	r3, r1, #5
 8004280:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004284:	0142      	lsls	r2, r0, #5
 8004286:	4610      	mov	r0, r2
 8004288:	4619      	mov	r1, r3
 800428a:	ebb0 0008 	subs.w	r0, r0, r8
 800428e:	eb61 0109 	sbc.w	r1, r1, r9
 8004292:	f04f 0200 	mov.w	r2, #0
 8004296:	f04f 0300 	mov.w	r3, #0
 800429a:	018b      	lsls	r3, r1, #6
 800429c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80042a0:	0182      	lsls	r2, r0, #6
 80042a2:	1a12      	subs	r2, r2, r0
 80042a4:	eb63 0301 	sbc.w	r3, r3, r1
 80042a8:	f04f 0000 	mov.w	r0, #0
 80042ac:	f04f 0100 	mov.w	r1, #0
 80042b0:	00d9      	lsls	r1, r3, #3
 80042b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042b6:	00d0      	lsls	r0, r2, #3
 80042b8:	4602      	mov	r2, r0
 80042ba:	460b      	mov	r3, r1
 80042bc:	eb12 0208 	adds.w	r2, r2, r8
 80042c0:	eb43 0309 	adc.w	r3, r3, r9
 80042c4:	f04f 0000 	mov.w	r0, #0
 80042c8:	f04f 0100 	mov.w	r1, #0
 80042cc:	0259      	lsls	r1, r3, #9
 80042ce:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80042d2:	0250      	lsls	r0, r2, #9
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	4610      	mov	r0, r2
 80042da:	4619      	mov	r1, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	461a      	mov	r2, r3
 80042e0:	f04f 0300 	mov.w	r3, #0
 80042e4:	f7fc fcd8 	bl	8000c98 <__aeabi_uldivmod>
 80042e8:	4602      	mov	r2, r0
 80042ea:	460b      	mov	r3, r1
 80042ec:	4613      	mov	r3, r2
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	e04a      	b.n	8004388 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042f2:	4b31      	ldr	r3, [pc, #196]	; (80043b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	099b      	lsrs	r3, r3, #6
 80042f8:	461a      	mov	r2, r3
 80042fa:	f04f 0300 	mov.w	r3, #0
 80042fe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004302:	f04f 0100 	mov.w	r1, #0
 8004306:	ea02 0400 	and.w	r4, r2, r0
 800430a:	ea03 0501 	and.w	r5, r3, r1
 800430e:	4620      	mov	r0, r4
 8004310:	4629      	mov	r1, r5
 8004312:	f04f 0200 	mov.w	r2, #0
 8004316:	f04f 0300 	mov.w	r3, #0
 800431a:	014b      	lsls	r3, r1, #5
 800431c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004320:	0142      	lsls	r2, r0, #5
 8004322:	4610      	mov	r0, r2
 8004324:	4619      	mov	r1, r3
 8004326:	1b00      	subs	r0, r0, r4
 8004328:	eb61 0105 	sbc.w	r1, r1, r5
 800432c:	f04f 0200 	mov.w	r2, #0
 8004330:	f04f 0300 	mov.w	r3, #0
 8004334:	018b      	lsls	r3, r1, #6
 8004336:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800433a:	0182      	lsls	r2, r0, #6
 800433c:	1a12      	subs	r2, r2, r0
 800433e:	eb63 0301 	sbc.w	r3, r3, r1
 8004342:	f04f 0000 	mov.w	r0, #0
 8004346:	f04f 0100 	mov.w	r1, #0
 800434a:	00d9      	lsls	r1, r3, #3
 800434c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004350:	00d0      	lsls	r0, r2, #3
 8004352:	4602      	mov	r2, r0
 8004354:	460b      	mov	r3, r1
 8004356:	1912      	adds	r2, r2, r4
 8004358:	eb45 0303 	adc.w	r3, r5, r3
 800435c:	f04f 0000 	mov.w	r0, #0
 8004360:	f04f 0100 	mov.w	r1, #0
 8004364:	0299      	lsls	r1, r3, #10
 8004366:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800436a:	0290      	lsls	r0, r2, #10
 800436c:	4602      	mov	r2, r0
 800436e:	460b      	mov	r3, r1
 8004370:	4610      	mov	r0, r2
 8004372:	4619      	mov	r1, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	461a      	mov	r2, r3
 8004378:	f04f 0300 	mov.w	r3, #0
 800437c:	f7fc fc8c 	bl	8000c98 <__aeabi_uldivmod>
 8004380:	4602      	mov	r2, r0
 8004382:	460b      	mov	r3, r1
 8004384:	4613      	mov	r3, r2
 8004386:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004388:	4b0b      	ldr	r3, [pc, #44]	; (80043b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	0c1b      	lsrs	r3, r3, #16
 800438e:	f003 0303 	and.w	r3, r3, #3
 8004392:	3301      	adds	r3, #1
 8004394:	005b      	lsls	r3, r3, #1
 8004396:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004398:	68fa      	ldr	r2, [r7, #12]
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a0:	60bb      	str	r3, [r7, #8]
      break;
 80043a2:	e002      	b.n	80043aa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043a4:	4b05      	ldr	r3, [pc, #20]	; (80043bc <HAL_RCC_GetSysClockFreq+0x1bc>)
 80043a6:	60bb      	str	r3, [r7, #8]
      break;
 80043a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043aa:	68bb      	ldr	r3, [r7, #8]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3710      	adds	r7, #16
 80043b0:	46bd      	mov	sp, r7
 80043b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80043b6:	bf00      	nop
 80043b8:	40023800 	.word	0x40023800
 80043bc:	00f42400 	.word	0x00f42400
 80043c0:	007a1200 	.word	0x007a1200

080043c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043c4:	b480      	push	{r7}
 80043c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043c8:	4b03      	ldr	r3, [pc, #12]	; (80043d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80043ca:	681b      	ldr	r3, [r3, #0]
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	200000fc 	.word	0x200000fc

080043dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80043e0:	f7ff fff0 	bl	80043c4 <HAL_RCC_GetHCLKFreq>
 80043e4:	4602      	mov	r2, r0
 80043e6:	4b05      	ldr	r3, [pc, #20]	; (80043fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	0a9b      	lsrs	r3, r3, #10
 80043ec:	f003 0307 	and.w	r3, r3, #7
 80043f0:	4903      	ldr	r1, [pc, #12]	; (8004400 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043f2:	5ccb      	ldrb	r3, [r1, r3]
 80043f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	40023800 	.word	0x40023800
 8004400:	0800a030 	.word	0x0800a030

08004404 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004408:	f7ff ffdc 	bl	80043c4 <HAL_RCC_GetHCLKFreq>
 800440c:	4602      	mov	r2, r0
 800440e:	4b05      	ldr	r3, [pc, #20]	; (8004424 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	0b5b      	lsrs	r3, r3, #13
 8004414:	f003 0307 	and.w	r3, r3, #7
 8004418:	4903      	ldr	r1, [pc, #12]	; (8004428 <HAL_RCC_GetPCLK2Freq+0x24>)
 800441a:	5ccb      	ldrb	r3, [r1, r3]
 800441c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004420:	4618      	mov	r0, r3
 8004422:	bd80      	pop	{r7, pc}
 8004424:	40023800 	.word	0x40023800
 8004428:	0800a030 	.word	0x0800a030

0800442c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b082      	sub	sp, #8
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e041      	b.n	80044c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004444:	b2db      	uxtb	r3, r3
 8004446:	2b00      	cmp	r3, #0
 8004448:	d106      	bne.n	8004458 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7fd fe86 	bl	8002164 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	3304      	adds	r3, #4
 8004468:	4619      	mov	r1, r3
 800446a:	4610      	mov	r0, r2
 800446c:	f000 f94c 	bl	8004708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
	...

080044cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d001      	beq.n	80044e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e03c      	b.n	800455e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2202      	movs	r2, #2
 80044e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a1e      	ldr	r2, [pc, #120]	; (800456c <HAL_TIM_Base_Start+0xa0>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d018      	beq.n	8004528 <HAL_TIM_Base_Start+0x5c>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044fe:	d013      	beq.n	8004528 <HAL_TIM_Base_Start+0x5c>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a1a      	ldr	r2, [pc, #104]	; (8004570 <HAL_TIM_Base_Start+0xa4>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d00e      	beq.n	8004528 <HAL_TIM_Base_Start+0x5c>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a19      	ldr	r2, [pc, #100]	; (8004574 <HAL_TIM_Base_Start+0xa8>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d009      	beq.n	8004528 <HAL_TIM_Base_Start+0x5c>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a17      	ldr	r2, [pc, #92]	; (8004578 <HAL_TIM_Base_Start+0xac>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d004      	beq.n	8004528 <HAL_TIM_Base_Start+0x5c>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a16      	ldr	r2, [pc, #88]	; (800457c <HAL_TIM_Base_Start+0xb0>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d111      	bne.n	800454c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 0307 	and.w	r3, r3, #7
 8004532:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2b06      	cmp	r3, #6
 8004538:	d010      	beq.n	800455c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f042 0201 	orr.w	r2, r2, #1
 8004548:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800454a:	e007      	b.n	800455c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f042 0201 	orr.w	r2, r2, #1
 800455a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3714      	adds	r7, #20
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	40010000 	.word	0x40010000
 8004570:	40000400 	.word	0x40000400
 8004574:	40000800 	.word	0x40000800
 8004578:	40000c00 	.word	0x40000c00
 800457c:	40014000 	.word	0x40014000

08004580 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004590:	2b01      	cmp	r3, #1
 8004592:	d101      	bne.n	8004598 <HAL_TIM_ConfigClockSource+0x18>
 8004594:	2302      	movs	r3, #2
 8004596:	e0b3      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x180>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2202      	movs	r2, #2
 80045a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80045b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045d0:	d03e      	beq.n	8004650 <HAL_TIM_ConfigClockSource+0xd0>
 80045d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045d6:	f200 8087 	bhi.w	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 80045da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045de:	f000 8085 	beq.w	80046ec <HAL_TIM_ConfigClockSource+0x16c>
 80045e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045e6:	d87f      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 80045e8:	2b70      	cmp	r3, #112	; 0x70
 80045ea:	d01a      	beq.n	8004622 <HAL_TIM_ConfigClockSource+0xa2>
 80045ec:	2b70      	cmp	r3, #112	; 0x70
 80045ee:	d87b      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 80045f0:	2b60      	cmp	r3, #96	; 0x60
 80045f2:	d050      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0x116>
 80045f4:	2b60      	cmp	r3, #96	; 0x60
 80045f6:	d877      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 80045f8:	2b50      	cmp	r3, #80	; 0x50
 80045fa:	d03c      	beq.n	8004676 <HAL_TIM_ConfigClockSource+0xf6>
 80045fc:	2b50      	cmp	r3, #80	; 0x50
 80045fe:	d873      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 8004600:	2b40      	cmp	r3, #64	; 0x40
 8004602:	d058      	beq.n	80046b6 <HAL_TIM_ConfigClockSource+0x136>
 8004604:	2b40      	cmp	r3, #64	; 0x40
 8004606:	d86f      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 8004608:	2b30      	cmp	r3, #48	; 0x30
 800460a:	d064      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x156>
 800460c:	2b30      	cmp	r3, #48	; 0x30
 800460e:	d86b      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 8004610:	2b20      	cmp	r3, #32
 8004612:	d060      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x156>
 8004614:	2b20      	cmp	r3, #32
 8004616:	d867      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 8004618:	2b00      	cmp	r3, #0
 800461a:	d05c      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x156>
 800461c:	2b10      	cmp	r3, #16
 800461e:	d05a      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004620:	e062      	b.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6818      	ldr	r0, [r3, #0]
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	6899      	ldr	r1, [r3, #8]
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	f000 f963 	bl	80048fc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004644:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	609a      	str	r2, [r3, #8]
      break;
 800464e:	e04e      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6818      	ldr	r0, [r3, #0]
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	6899      	ldr	r1, [r3, #8]
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	f000 f94c 	bl	80048fc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689a      	ldr	r2, [r3, #8]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004672:	609a      	str	r2, [r3, #8]
      break;
 8004674:	e03b      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6818      	ldr	r0, [r3, #0]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	6859      	ldr	r1, [r3, #4]
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	461a      	mov	r2, r3
 8004684:	f000 f8c0 	bl	8004808 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2150      	movs	r1, #80	; 0x50
 800468e:	4618      	mov	r0, r3
 8004690:	f000 f919 	bl	80048c6 <TIM_ITRx_SetConfig>
      break;
 8004694:	e02b      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6818      	ldr	r0, [r3, #0]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	6859      	ldr	r1, [r3, #4]
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	461a      	mov	r2, r3
 80046a4:	f000 f8df 	bl	8004866 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2160      	movs	r1, #96	; 0x60
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 f909 	bl	80048c6 <TIM_ITRx_SetConfig>
      break;
 80046b4:	e01b      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6818      	ldr	r0, [r3, #0]
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	6859      	ldr	r1, [r3, #4]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	461a      	mov	r2, r3
 80046c4:	f000 f8a0 	bl	8004808 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2140      	movs	r1, #64	; 0x40
 80046ce:	4618      	mov	r0, r3
 80046d0:	f000 f8f9 	bl	80048c6 <TIM_ITRx_SetConfig>
      break;
 80046d4:	e00b      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4619      	mov	r1, r3
 80046e0:	4610      	mov	r0, r2
 80046e2:	f000 f8f0 	bl	80048c6 <TIM_ITRx_SetConfig>
        break;
 80046e6:	e002      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80046e8:	bf00      	nop
 80046ea:	e000      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80046ec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a34      	ldr	r2, [pc, #208]	; (80047ec <TIM_Base_SetConfig+0xe4>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d00f      	beq.n	8004740 <TIM_Base_SetConfig+0x38>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004726:	d00b      	beq.n	8004740 <TIM_Base_SetConfig+0x38>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a31      	ldr	r2, [pc, #196]	; (80047f0 <TIM_Base_SetConfig+0xe8>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d007      	beq.n	8004740 <TIM_Base_SetConfig+0x38>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a30      	ldr	r2, [pc, #192]	; (80047f4 <TIM_Base_SetConfig+0xec>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d003      	beq.n	8004740 <TIM_Base_SetConfig+0x38>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a2f      	ldr	r2, [pc, #188]	; (80047f8 <TIM_Base_SetConfig+0xf0>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d108      	bne.n	8004752 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004746:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a25      	ldr	r2, [pc, #148]	; (80047ec <TIM_Base_SetConfig+0xe4>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d01b      	beq.n	8004792 <TIM_Base_SetConfig+0x8a>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004760:	d017      	beq.n	8004792 <TIM_Base_SetConfig+0x8a>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a22      	ldr	r2, [pc, #136]	; (80047f0 <TIM_Base_SetConfig+0xe8>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d013      	beq.n	8004792 <TIM_Base_SetConfig+0x8a>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a21      	ldr	r2, [pc, #132]	; (80047f4 <TIM_Base_SetConfig+0xec>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d00f      	beq.n	8004792 <TIM_Base_SetConfig+0x8a>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a20      	ldr	r2, [pc, #128]	; (80047f8 <TIM_Base_SetConfig+0xf0>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d00b      	beq.n	8004792 <TIM_Base_SetConfig+0x8a>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a1f      	ldr	r2, [pc, #124]	; (80047fc <TIM_Base_SetConfig+0xf4>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d007      	beq.n	8004792 <TIM_Base_SetConfig+0x8a>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a1e      	ldr	r2, [pc, #120]	; (8004800 <TIM_Base_SetConfig+0xf8>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d003      	beq.n	8004792 <TIM_Base_SetConfig+0x8a>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a1d      	ldr	r2, [pc, #116]	; (8004804 <TIM_Base_SetConfig+0xfc>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d108      	bne.n	80047a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004798:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	68fa      	ldr	r2, [r7, #12]
 80047b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	689a      	ldr	r2, [r3, #8]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a08      	ldr	r2, [pc, #32]	; (80047ec <TIM_Base_SetConfig+0xe4>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d103      	bne.n	80047d8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	691a      	ldr	r2, [r3, #16]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	615a      	str	r2, [r3, #20]
}
 80047de:	bf00      	nop
 80047e0:	3714      	adds	r7, #20
 80047e2:	46bd      	mov	sp, r7
 80047e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop
 80047ec:	40010000 	.word	0x40010000
 80047f0:	40000400 	.word	0x40000400
 80047f4:	40000800 	.word	0x40000800
 80047f8:	40000c00 	.word	0x40000c00
 80047fc:	40014000 	.word	0x40014000
 8004800:	40014400 	.word	0x40014400
 8004804:	40014800 	.word	0x40014800

08004808 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004808:	b480      	push	{r7}
 800480a:	b087      	sub	sp, #28
 800480c:	af00      	add	r7, sp, #0
 800480e:	60f8      	str	r0, [r7, #12]
 8004810:	60b9      	str	r1, [r7, #8]
 8004812:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	f023 0201 	bic.w	r2, r3, #1
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004832:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	011b      	lsls	r3, r3, #4
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	4313      	orrs	r3, r2
 800483c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	f023 030a 	bic.w	r3, r3, #10
 8004844:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004846:	697a      	ldr	r2, [r7, #20]
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	4313      	orrs	r3, r2
 800484c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	693a      	ldr	r2, [r7, #16]
 8004852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	697a      	ldr	r2, [r7, #20]
 8004858:	621a      	str	r2, [r3, #32]
}
 800485a:	bf00      	nop
 800485c:	371c      	adds	r7, #28
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr

08004866 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004866:	b480      	push	{r7}
 8004868:	b087      	sub	sp, #28
 800486a:	af00      	add	r7, sp, #0
 800486c:	60f8      	str	r0, [r7, #12]
 800486e:	60b9      	str	r1, [r7, #8]
 8004870:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6a1b      	ldr	r3, [r3, #32]
 8004876:	f023 0210 	bic.w	r2, r3, #16
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004890:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	031b      	lsls	r3, r3, #12
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	4313      	orrs	r3, r2
 800489a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048a2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	011b      	lsls	r3, r3, #4
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	697a      	ldr	r2, [r7, #20]
 80048b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	693a      	ldr	r2, [r7, #16]
 80048b8:	621a      	str	r2, [r3, #32]
}
 80048ba:	bf00      	nop
 80048bc:	371c      	adds	r7, #28
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b085      	sub	sp, #20
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
 80048ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048de:	683a      	ldr	r2, [r7, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	f043 0307 	orr.w	r3, r3, #7
 80048e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	68fa      	ldr	r2, [r7, #12]
 80048ee:	609a      	str	r2, [r3, #8]
}
 80048f0:	bf00      	nop
 80048f2:	3714      	adds	r7, #20
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b087      	sub	sp, #28
 8004900:	af00      	add	r7, sp, #0
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	607a      	str	r2, [r7, #4]
 8004908:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004916:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	021a      	lsls	r2, r3, #8
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	431a      	orrs	r2, r3
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	4313      	orrs	r3, r2
 8004924:	697a      	ldr	r2, [r7, #20]
 8004926:	4313      	orrs	r3, r2
 8004928:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	609a      	str	r2, [r3, #8]
}
 8004930:	bf00      	nop
 8004932:	371c      	adds	r7, #28
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800494c:	2b01      	cmp	r3, #1
 800494e:	d101      	bne.n	8004954 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004950:	2302      	movs	r3, #2
 8004952:	e050      	b.n	80049f6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2202      	movs	r2, #2
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800497a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	4313      	orrs	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a1c      	ldr	r2, [pc, #112]	; (8004a04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d018      	beq.n	80049ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049a0:	d013      	beq.n	80049ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a18      	ldr	r2, [pc, #96]	; (8004a08 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d00e      	beq.n	80049ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a16      	ldr	r2, [pc, #88]	; (8004a0c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d009      	beq.n	80049ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a15      	ldr	r2, [pc, #84]	; (8004a10 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d004      	beq.n	80049ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a13      	ldr	r2, [pc, #76]	; (8004a14 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d10c      	bne.n	80049e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	4313      	orrs	r3, r2
 80049da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68ba      	ldr	r2, [r7, #8]
 80049e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3714      	adds	r7, #20
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40010000 	.word	0x40010000
 8004a08:	40000400 	.word	0x40000400
 8004a0c:	40000800 	.word	0x40000800
 8004a10:	40000c00 	.word	0x40000c00
 8004a14:	40014000 	.word	0x40014000

08004a18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e03f      	b.n	8004aaa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d106      	bne.n	8004a44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7fd fbb0 	bl	80021a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2224      	movs	r2, #36	; 0x24
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68da      	ldr	r2, [r3, #12]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f000 fc7b 	bl	8005358 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	691a      	ldr	r2, [r3, #16]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	695a      	ldr	r2, [r3, #20]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	68da      	ldr	r2, [r3, #12]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3708      	adds	r7, #8
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b08a      	sub	sp, #40	; 0x28
 8004ab6:	af02      	add	r7, sp, #8
 8004ab8:	60f8      	str	r0, [r7, #12]
 8004aba:	60b9      	str	r1, [r7, #8]
 8004abc:	603b      	str	r3, [r7, #0]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b20      	cmp	r3, #32
 8004ad0:	d17c      	bne.n	8004bcc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d002      	beq.n	8004ade <HAL_UART_Transmit+0x2c>
 8004ad8:	88fb      	ldrh	r3, [r7, #6]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d101      	bne.n	8004ae2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e075      	b.n	8004bce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d101      	bne.n	8004af0 <HAL_UART_Transmit+0x3e>
 8004aec:	2302      	movs	r3, #2
 8004aee:	e06e      	b.n	8004bce <HAL_UART_Transmit+0x11c>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2221      	movs	r2, #33	; 0x21
 8004b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b06:	f7fd fd39 	bl	800257c <HAL_GetTick>
 8004b0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	88fa      	ldrh	r2, [r7, #6]
 8004b10:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	88fa      	ldrh	r2, [r7, #6]
 8004b16:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b20:	d108      	bne.n	8004b34 <HAL_UART_Transmit+0x82>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d104      	bne.n	8004b34 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	61bb      	str	r3, [r7, #24]
 8004b32:	e003      	b.n	8004b3c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004b44:	e02a      	b.n	8004b9c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	2180      	movs	r1, #128	; 0x80
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f000 fa3d 	bl	8004fd0 <UART_WaitOnFlagUntilTimeout>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d001      	beq.n	8004b60 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e036      	b.n	8004bce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d10b      	bne.n	8004b7e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	881b      	ldrh	r3, [r3, #0]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b74:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	3302      	adds	r3, #2
 8004b7a:	61bb      	str	r3, [r7, #24]
 8004b7c:	e007      	b.n	8004b8e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b7e:	69fb      	ldr	r3, [r7, #28]
 8004b80:	781a      	ldrb	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	3301      	adds	r3, #1
 8004b8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	3b01      	subs	r3, #1
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1cf      	bne.n	8004b46 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	9300      	str	r3, [sp, #0]
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	2200      	movs	r2, #0
 8004bae:	2140      	movs	r1, #64	; 0x40
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	f000 fa0d 	bl	8004fd0 <UART_WaitOnFlagUntilTimeout>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d001      	beq.n	8004bc0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e006      	b.n	8004bce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2220      	movs	r2, #32
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	e000      	b.n	8004bce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004bcc:	2302      	movs	r3, #2
  }
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3720      	adds	r7, #32
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}

08004bd6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bd6:	b580      	push	{r7, lr}
 8004bd8:	b084      	sub	sp, #16
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	60f8      	str	r0, [r7, #12]
 8004bde:	60b9      	str	r1, [r7, #8]
 8004be0:	4613      	mov	r3, r2
 8004be2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	2b20      	cmp	r3, #32
 8004bee:	d11d      	bne.n	8004c2c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d002      	beq.n	8004bfc <HAL_UART_Receive_IT+0x26>
 8004bf6:	88fb      	ldrh	r3, [r7, #6]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d101      	bne.n	8004c00 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e016      	b.n	8004c2e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d101      	bne.n	8004c0e <HAL_UART_Receive_IT+0x38>
 8004c0a:	2302      	movs	r3, #2
 8004c0c:	e00f      	b.n	8004c2e <HAL_UART_Receive_IT+0x58>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2201      	movs	r2, #1
 8004c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004c1c:	88fb      	ldrh	r3, [r7, #6]
 8004c1e:	461a      	mov	r2, r3
 8004c20:	68b9      	ldr	r1, [r7, #8]
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f000 fa1e 	bl	8005064 <UART_Start_Receive_IT>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	e000      	b.n	8004c2e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004c2c:	2302      	movs	r3, #2
  }
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
	...

08004c38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b08a      	sub	sp, #40	; 0x28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c62:	f003 030f 	and.w	r3, r3, #15
 8004c66:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d10d      	bne.n	8004c8a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c70:	f003 0320 	and.w	r3, r3, #32
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d008      	beq.n	8004c8a <HAL_UART_IRQHandler+0x52>
 8004c78:	6a3b      	ldr	r3, [r7, #32]
 8004c7a:	f003 0320 	and.w	r3, r3, #32
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d003      	beq.n	8004c8a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 fad1 	bl	800522a <UART_Receive_IT>
      return;
 8004c88:	e17c      	b.n	8004f84 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	f000 80b1 	beq.w	8004df4 <HAL_UART_IRQHandler+0x1bc>
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d105      	bne.n	8004ca8 <HAL_UART_IRQHandler+0x70>
 8004c9c:	6a3b      	ldr	r3, [r7, #32]
 8004c9e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	f000 80a6 	beq.w	8004df4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00a      	beq.n	8004cc8 <HAL_UART_IRQHandler+0x90>
 8004cb2:	6a3b      	ldr	r3, [r7, #32]
 8004cb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d005      	beq.n	8004cc8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc0:	f043 0201 	orr.w	r2, r3, #1
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cca:	f003 0304 	and.w	r3, r3, #4
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00a      	beq.n	8004ce8 <HAL_UART_IRQHandler+0xb0>
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d005      	beq.n	8004ce8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce0:	f043 0202 	orr.w	r2, r3, #2
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cea:	f003 0302 	and.w	r3, r3, #2
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00a      	beq.n	8004d08 <HAL_UART_IRQHandler+0xd0>
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d005      	beq.n	8004d08 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d00:	f043 0204 	orr.w	r2, r3, #4
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0a:	f003 0308 	and.w	r3, r3, #8
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00f      	beq.n	8004d32 <HAL_UART_IRQHandler+0xfa>
 8004d12:	6a3b      	ldr	r3, [r7, #32]
 8004d14:	f003 0320 	and.w	r3, r3, #32
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d104      	bne.n	8004d26 <HAL_UART_IRQHandler+0xee>
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d005      	beq.n	8004d32 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2a:	f043 0208 	orr.w	r2, r3, #8
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f000 811f 	beq.w	8004f7a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3e:	f003 0320 	and.w	r3, r3, #32
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d007      	beq.n	8004d56 <HAL_UART_IRQHandler+0x11e>
 8004d46:	6a3b      	ldr	r3, [r7, #32]
 8004d48:	f003 0320 	and.w	r3, r3, #32
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d002      	beq.n	8004d56 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 fa6a 	bl	800522a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	695b      	ldr	r3, [r3, #20]
 8004d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d60:	2b40      	cmp	r3, #64	; 0x40
 8004d62:	bf0c      	ite	eq
 8004d64:	2301      	moveq	r3, #1
 8004d66:	2300      	movne	r3, #0
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d70:	f003 0308 	and.w	r3, r3, #8
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d102      	bne.n	8004d7e <HAL_UART_IRQHandler+0x146>
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d031      	beq.n	8004de2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 f9aa 	bl	80050d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d8e:	2b40      	cmp	r3, #64	; 0x40
 8004d90:	d123      	bne.n	8004dda <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	695a      	ldr	r2, [r3, #20]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004da0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d013      	beq.n	8004dd2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dae:	4a77      	ldr	r2, [pc, #476]	; (8004f8c <HAL_UART_IRQHandler+0x354>)
 8004db0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db6:	4618      	mov	r0, r3
 8004db8:	f7fd fd6d 	bl	8002896 <HAL_DMA_Abort_IT>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d016      	beq.n	8004df0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004dcc:	4610      	mov	r0, r2
 8004dce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dd0:	e00e      	b.n	8004df0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 f8e6 	bl	8004fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dd8:	e00a      	b.n	8004df0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 f8e2 	bl	8004fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004de0:	e006      	b.n	8004df0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f8de 	bl	8004fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004dee:	e0c4      	b.n	8004f7a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004df0:	bf00      	nop
    return;
 8004df2:	e0c2      	b.n	8004f7a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	f040 80a2 	bne.w	8004f42 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e00:	f003 0310 	and.w	r3, r3, #16
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 809c 	beq.w	8004f42 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004e0a:	6a3b      	ldr	r3, [r7, #32]
 8004e0c:	f003 0310 	and.w	r3, r3, #16
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f000 8096 	beq.w	8004f42 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e16:	2300      	movs	r3, #0
 8004e18:	60fb      	str	r3, [r7, #12]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	60fb      	str	r3, [r7, #12]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	60fb      	str	r3, [r7, #12]
 8004e2a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e36:	2b40      	cmp	r3, #64	; 0x40
 8004e38:	d14f      	bne.n	8004eda <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004e44:	8a3b      	ldrh	r3, [r7, #16]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	f000 8099 	beq.w	8004f7e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004e50:	8a3a      	ldrh	r2, [r7, #16]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	f080 8093 	bcs.w	8004f7e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	8a3a      	ldrh	r2, [r7, #16]
 8004e5c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e62:	69db      	ldr	r3, [r3, #28]
 8004e64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e68:	d02b      	beq.n	8004ec2 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68da      	ldr	r2, [r3, #12]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e78:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	695a      	ldr	r2, [r3, #20]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 0201 	bic.w	r2, r2, #1
 8004e88:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	695a      	ldr	r2, [r3, #20]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e98:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2220      	movs	r2, #32
 8004e9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68da      	ldr	r2, [r3, #12]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f022 0210 	bic.w	r2, r2, #16
 8004eb6:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7fd fc7a 	bl	80027b6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 f870 	bl	8004fb8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004ed8:	e051      	b.n	8004f7e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d047      	beq.n	8004f82 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8004ef2:	8a7b      	ldrh	r3, [r7, #18]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d044      	beq.n	8004f82 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68da      	ldr	r2, [r3, #12]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004f06:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	695a      	ldr	r2, [r3, #20]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f022 0201 	bic.w	r2, r2, #1
 8004f16:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68da      	ldr	r2, [r3, #12]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f022 0210 	bic.w	r2, r2, #16
 8004f34:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f36:	8a7b      	ldrh	r3, [r7, #18]
 8004f38:	4619      	mov	r1, r3
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 f83c 	bl	8004fb8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004f40:	e01f      	b.n	8004f82 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d008      	beq.n	8004f5e <HAL_UART_IRQHandler+0x326>
 8004f4c:	6a3b      	ldr	r3, [r7, #32]
 8004f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d003      	beq.n	8004f5e <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f8ff 	bl	800515a <UART_Transmit_IT>
    return;
 8004f5c:	e012      	b.n	8004f84 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00d      	beq.n	8004f84 <HAL_UART_IRQHandler+0x34c>
 8004f68:	6a3b      	ldr	r3, [r7, #32]
 8004f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d008      	beq.n	8004f84 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 f941 	bl	80051fa <UART_EndTransmit_IT>
    return;
 8004f78:	e004      	b.n	8004f84 <HAL_UART_IRQHandler+0x34c>
    return;
 8004f7a:	bf00      	nop
 8004f7c:	e002      	b.n	8004f84 <HAL_UART_IRQHandler+0x34c>
      return;
 8004f7e:	bf00      	nop
 8004f80:	e000      	b.n	8004f84 <HAL_UART_IRQHandler+0x34c>
      return;
 8004f82:	bf00      	nop
  }
}
 8004f84:	3728      	adds	r7, #40	; 0x28
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	08005133 	.word	0x08005133

08004f90 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr

08004fa4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004fac:	bf00      	nop
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	60b9      	str	r1, [r7, #8]
 8004fda:	603b      	str	r3, [r7, #0]
 8004fdc:	4613      	mov	r3, r2
 8004fde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fe0:	e02c      	b.n	800503c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fe8:	d028      	beq.n	800503c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d007      	beq.n	8005000 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ff0:	f7fd fac4 	bl	800257c <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	69ba      	ldr	r2, [r7, #24]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d21d      	bcs.n	800503c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68da      	ldr	r2, [r3, #12]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800500e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	695a      	ldr	r2, [r3, #20]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f022 0201 	bic.w	r2, r2, #1
 800501e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2220      	movs	r2, #32
 8005024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2220      	movs	r2, #32
 800502c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e00f      	b.n	800505c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	4013      	ands	r3, r2
 8005046:	68ba      	ldr	r2, [r7, #8]
 8005048:	429a      	cmp	r2, r3
 800504a:	bf0c      	ite	eq
 800504c:	2301      	moveq	r3, #1
 800504e:	2300      	movne	r3, #0
 8005050:	b2db      	uxtb	r3, r3
 8005052:	461a      	mov	r2, r3
 8005054:	79fb      	ldrb	r3, [r7, #7]
 8005056:	429a      	cmp	r2, r3
 8005058:	d0c3      	beq.n	8004fe2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005064:	b480      	push	{r7}
 8005066:	b085      	sub	sp, #20
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	4613      	mov	r3, r2
 8005070:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	68ba      	ldr	r2, [r7, #8]
 8005076:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	88fa      	ldrh	r2, [r7, #6]
 800507c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	88fa      	ldrh	r2, [r7, #6]
 8005082:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2222      	movs	r2, #34	; 0x22
 800508e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68da      	ldr	r2, [r3, #12]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050a8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	695a      	ldr	r2, [r3, #20]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f042 0201 	orr.w	r2, r2, #1
 80050b8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68da      	ldr	r2, [r3, #12]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f042 0220 	orr.w	r2, r2, #32
 80050c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3714      	adds	r7, #20
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68da      	ldr	r2, [r3, #12]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80050ee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	695a      	ldr	r2, [r3, #20]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f022 0201 	bic.w	r2, r2, #1
 80050fe:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005104:	2b01      	cmp	r3, #1
 8005106:	d107      	bne.n	8005118 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f022 0210 	bic.w	r2, r2, #16
 8005116:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2220      	movs	r2, #32
 800511c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005126:	bf00      	nop
 8005128:	370c      	adds	r7, #12
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005132:	b580      	push	{r7, lr}
 8005134:	b084      	sub	sp, #16
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800514c:	68f8      	ldr	r0, [r7, #12]
 800514e:	f7ff ff29 	bl	8004fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005152:	bf00      	nop
 8005154:	3710      	adds	r7, #16
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}

0800515a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800515a:	b480      	push	{r7}
 800515c:	b085      	sub	sp, #20
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b21      	cmp	r3, #33	; 0x21
 800516c:	d13e      	bne.n	80051ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005176:	d114      	bne.n	80051a2 <UART_Transmit_IT+0x48>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d110      	bne.n	80051a2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	881b      	ldrh	r3, [r3, #0]
 800518a:	461a      	mov	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005194:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	1c9a      	adds	r2, r3, #2
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	621a      	str	r2, [r3, #32]
 80051a0:	e008      	b.n	80051b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	1c59      	adds	r1, r3, #1
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	6211      	str	r1, [r2, #32]
 80051ac:	781a      	ldrb	r2, [r3, #0]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	3b01      	subs	r3, #1
 80051bc:	b29b      	uxth	r3, r3
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	4619      	mov	r1, r3
 80051c2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d10f      	bne.n	80051e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68da      	ldr	r2, [r3, #12]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68da      	ldr	r2, [r3, #12]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80051e8:	2300      	movs	r3, #0
 80051ea:	e000      	b.n	80051ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80051ec:	2302      	movs	r3, #2
  }
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3714      	adds	r7, #20
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr

080051fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b082      	sub	sp, #8
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	68da      	ldr	r2, [r3, #12]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005210:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2220      	movs	r2, #32
 8005216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7ff feb8 	bl	8004f90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b084      	sub	sp, #16
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005238:	b2db      	uxtb	r3, r3
 800523a:	2b22      	cmp	r3, #34	; 0x22
 800523c:	f040 8087 	bne.w	800534e <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005248:	d117      	bne.n	800527a <UART_Receive_IT+0x50>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	691b      	ldr	r3, [r3, #16]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d113      	bne.n	800527a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005252:	2300      	movs	r3, #0
 8005254:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800525a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	b29b      	uxth	r3, r3
 8005264:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005268:	b29a      	uxth	r2, r3
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005272:	1c9a      	adds	r2, r3, #2
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	629a      	str	r2, [r3, #40]	; 0x28
 8005278:	e026      	b.n	80052c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800527e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005280:	2300      	movs	r3, #0
 8005282:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800528c:	d007      	beq.n	800529e <UART_Receive_IT+0x74>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d10a      	bne.n	80052ac <UART_Receive_IT+0x82>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d106      	bne.n	80052ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	b2da      	uxtb	r2, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	701a      	strb	r2, [r3, #0]
 80052aa:	e008      	b.n	80052be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052b8:	b2da      	uxtb	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c2:	1c5a      	adds	r2, r3, #1
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	4619      	mov	r1, r3
 80052d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d136      	bne.n	800534a <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	68da      	ldr	r2, [r3, #12]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f022 0220 	bic.w	r2, r2, #32
 80052ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68da      	ldr	r2, [r3, #12]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	695a      	ldr	r2, [r3, #20]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f022 0201 	bic.w	r2, r2, #1
 800530a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2220      	movs	r2, #32
 8005310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005318:	2b01      	cmp	r3, #1
 800531a:	d10e      	bne.n	800533a <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68da      	ldr	r2, [r3, #12]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f022 0210 	bic.w	r2, r2, #16
 800532a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005330:	4619      	mov	r1, r3
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f7ff fe40 	bl	8004fb8 <HAL_UARTEx_RxEventCallback>
 8005338:	e002      	b.n	8005340 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f7fc f9b6 	bl	80016ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8005346:	2300      	movs	r3, #0
 8005348:	e002      	b.n	8005350 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800534a:	2300      	movs	r3, #0
 800534c:	e000      	b.n	8005350 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800534e:	2302      	movs	r3, #2
  }
}
 8005350:	4618      	mov	r0, r3
 8005352:	3710      	adds	r7, #16
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800535c:	b09f      	sub	sp, #124	; 0x7c
 800535e:	af00      	add	r7, sp, #0
 8005360:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005362:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	691b      	ldr	r3, [r3, #16]
 8005368:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800536c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800536e:	68d9      	ldr	r1, [r3, #12]
 8005370:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	ea40 0301 	orr.w	r3, r0, r1
 8005378:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800537a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005380:	691b      	ldr	r3, [r3, #16]
 8005382:	431a      	orrs	r2, r3
 8005384:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	431a      	orrs	r2, r3
 800538a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800538c:	69db      	ldr	r3, [r3, #28]
 800538e:	4313      	orrs	r3, r2
 8005390:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005392:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800539c:	f021 010c 	bic.w	r1, r1, #12
 80053a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80053a6:	430b      	orrs	r3, r1
 80053a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80053aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	695b      	ldr	r3, [r3, #20]
 80053b0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80053b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053b6:	6999      	ldr	r1, [r3, #24]
 80053b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	ea40 0301 	orr.w	r3, r0, r1
 80053c0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80053c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	4bc5      	ldr	r3, [pc, #788]	; (80056dc <UART_SetConfig+0x384>)
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d004      	beq.n	80053d6 <UART_SetConfig+0x7e>
 80053cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	4bc3      	ldr	r3, [pc, #780]	; (80056e0 <UART_SetConfig+0x388>)
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d103      	bne.n	80053de <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80053d6:	f7ff f815 	bl	8004404 <HAL_RCC_GetPCLK2Freq>
 80053da:	6778      	str	r0, [r7, #116]	; 0x74
 80053dc:	e002      	b.n	80053e4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80053de:	f7fe fffd 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 80053e2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053e6:	69db      	ldr	r3, [r3, #28]
 80053e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053ec:	f040 80b6 	bne.w	800555c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80053f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053f2:	461c      	mov	r4, r3
 80053f4:	f04f 0500 	mov.w	r5, #0
 80053f8:	4622      	mov	r2, r4
 80053fa:	462b      	mov	r3, r5
 80053fc:	1891      	adds	r1, r2, r2
 80053fe:	6439      	str	r1, [r7, #64]	; 0x40
 8005400:	415b      	adcs	r3, r3
 8005402:	647b      	str	r3, [r7, #68]	; 0x44
 8005404:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005408:	1912      	adds	r2, r2, r4
 800540a:	eb45 0303 	adc.w	r3, r5, r3
 800540e:	f04f 0000 	mov.w	r0, #0
 8005412:	f04f 0100 	mov.w	r1, #0
 8005416:	00d9      	lsls	r1, r3, #3
 8005418:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800541c:	00d0      	lsls	r0, r2, #3
 800541e:	4602      	mov	r2, r0
 8005420:	460b      	mov	r3, r1
 8005422:	1911      	adds	r1, r2, r4
 8005424:	6639      	str	r1, [r7, #96]	; 0x60
 8005426:	416b      	adcs	r3, r5
 8005428:	667b      	str	r3, [r7, #100]	; 0x64
 800542a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	461a      	mov	r2, r3
 8005430:	f04f 0300 	mov.w	r3, #0
 8005434:	1891      	adds	r1, r2, r2
 8005436:	63b9      	str	r1, [r7, #56]	; 0x38
 8005438:	415b      	adcs	r3, r3
 800543a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800543c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005440:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005444:	f7fb fc28 	bl	8000c98 <__aeabi_uldivmod>
 8005448:	4602      	mov	r2, r0
 800544a:	460b      	mov	r3, r1
 800544c:	4ba5      	ldr	r3, [pc, #660]	; (80056e4 <UART_SetConfig+0x38c>)
 800544e:	fba3 2302 	umull	r2, r3, r3, r2
 8005452:	095b      	lsrs	r3, r3, #5
 8005454:	011e      	lsls	r6, r3, #4
 8005456:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005458:	461c      	mov	r4, r3
 800545a:	f04f 0500 	mov.w	r5, #0
 800545e:	4622      	mov	r2, r4
 8005460:	462b      	mov	r3, r5
 8005462:	1891      	adds	r1, r2, r2
 8005464:	6339      	str	r1, [r7, #48]	; 0x30
 8005466:	415b      	adcs	r3, r3
 8005468:	637b      	str	r3, [r7, #52]	; 0x34
 800546a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800546e:	1912      	adds	r2, r2, r4
 8005470:	eb45 0303 	adc.w	r3, r5, r3
 8005474:	f04f 0000 	mov.w	r0, #0
 8005478:	f04f 0100 	mov.w	r1, #0
 800547c:	00d9      	lsls	r1, r3, #3
 800547e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005482:	00d0      	lsls	r0, r2, #3
 8005484:	4602      	mov	r2, r0
 8005486:	460b      	mov	r3, r1
 8005488:	1911      	adds	r1, r2, r4
 800548a:	65b9      	str	r1, [r7, #88]	; 0x58
 800548c:	416b      	adcs	r3, r5
 800548e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005490:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	461a      	mov	r2, r3
 8005496:	f04f 0300 	mov.w	r3, #0
 800549a:	1891      	adds	r1, r2, r2
 800549c:	62b9      	str	r1, [r7, #40]	; 0x28
 800549e:	415b      	adcs	r3, r3
 80054a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80054a6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80054aa:	f7fb fbf5 	bl	8000c98 <__aeabi_uldivmod>
 80054ae:	4602      	mov	r2, r0
 80054b0:	460b      	mov	r3, r1
 80054b2:	4b8c      	ldr	r3, [pc, #560]	; (80056e4 <UART_SetConfig+0x38c>)
 80054b4:	fba3 1302 	umull	r1, r3, r3, r2
 80054b8:	095b      	lsrs	r3, r3, #5
 80054ba:	2164      	movs	r1, #100	; 0x64
 80054bc:	fb01 f303 	mul.w	r3, r1, r3
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	00db      	lsls	r3, r3, #3
 80054c4:	3332      	adds	r3, #50	; 0x32
 80054c6:	4a87      	ldr	r2, [pc, #540]	; (80056e4 <UART_SetConfig+0x38c>)
 80054c8:	fba2 2303 	umull	r2, r3, r2, r3
 80054cc:	095b      	lsrs	r3, r3, #5
 80054ce:	005b      	lsls	r3, r3, #1
 80054d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80054d4:	441e      	add	r6, r3
 80054d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054d8:	4618      	mov	r0, r3
 80054da:	f04f 0100 	mov.w	r1, #0
 80054de:	4602      	mov	r2, r0
 80054e0:	460b      	mov	r3, r1
 80054e2:	1894      	adds	r4, r2, r2
 80054e4:	623c      	str	r4, [r7, #32]
 80054e6:	415b      	adcs	r3, r3
 80054e8:	627b      	str	r3, [r7, #36]	; 0x24
 80054ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80054ee:	1812      	adds	r2, r2, r0
 80054f0:	eb41 0303 	adc.w	r3, r1, r3
 80054f4:	f04f 0400 	mov.w	r4, #0
 80054f8:	f04f 0500 	mov.w	r5, #0
 80054fc:	00dd      	lsls	r5, r3, #3
 80054fe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005502:	00d4      	lsls	r4, r2, #3
 8005504:	4622      	mov	r2, r4
 8005506:	462b      	mov	r3, r5
 8005508:	1814      	adds	r4, r2, r0
 800550a:	653c      	str	r4, [r7, #80]	; 0x50
 800550c:	414b      	adcs	r3, r1
 800550e:	657b      	str	r3, [r7, #84]	; 0x54
 8005510:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	461a      	mov	r2, r3
 8005516:	f04f 0300 	mov.w	r3, #0
 800551a:	1891      	adds	r1, r2, r2
 800551c:	61b9      	str	r1, [r7, #24]
 800551e:	415b      	adcs	r3, r3
 8005520:	61fb      	str	r3, [r7, #28]
 8005522:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005526:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800552a:	f7fb fbb5 	bl	8000c98 <__aeabi_uldivmod>
 800552e:	4602      	mov	r2, r0
 8005530:	460b      	mov	r3, r1
 8005532:	4b6c      	ldr	r3, [pc, #432]	; (80056e4 <UART_SetConfig+0x38c>)
 8005534:	fba3 1302 	umull	r1, r3, r3, r2
 8005538:	095b      	lsrs	r3, r3, #5
 800553a:	2164      	movs	r1, #100	; 0x64
 800553c:	fb01 f303 	mul.w	r3, r1, r3
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	00db      	lsls	r3, r3, #3
 8005544:	3332      	adds	r3, #50	; 0x32
 8005546:	4a67      	ldr	r2, [pc, #412]	; (80056e4 <UART_SetConfig+0x38c>)
 8005548:	fba2 2303 	umull	r2, r3, r2, r3
 800554c:	095b      	lsrs	r3, r3, #5
 800554e:	f003 0207 	and.w	r2, r3, #7
 8005552:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4432      	add	r2, r6
 8005558:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800555a:	e0b9      	b.n	80056d0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800555c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800555e:	461c      	mov	r4, r3
 8005560:	f04f 0500 	mov.w	r5, #0
 8005564:	4622      	mov	r2, r4
 8005566:	462b      	mov	r3, r5
 8005568:	1891      	adds	r1, r2, r2
 800556a:	6139      	str	r1, [r7, #16]
 800556c:	415b      	adcs	r3, r3
 800556e:	617b      	str	r3, [r7, #20]
 8005570:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005574:	1912      	adds	r2, r2, r4
 8005576:	eb45 0303 	adc.w	r3, r5, r3
 800557a:	f04f 0000 	mov.w	r0, #0
 800557e:	f04f 0100 	mov.w	r1, #0
 8005582:	00d9      	lsls	r1, r3, #3
 8005584:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005588:	00d0      	lsls	r0, r2, #3
 800558a:	4602      	mov	r2, r0
 800558c:	460b      	mov	r3, r1
 800558e:	eb12 0804 	adds.w	r8, r2, r4
 8005592:	eb43 0905 	adc.w	r9, r3, r5
 8005596:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	4618      	mov	r0, r3
 800559c:	f04f 0100 	mov.w	r1, #0
 80055a0:	f04f 0200 	mov.w	r2, #0
 80055a4:	f04f 0300 	mov.w	r3, #0
 80055a8:	008b      	lsls	r3, r1, #2
 80055aa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80055ae:	0082      	lsls	r2, r0, #2
 80055b0:	4640      	mov	r0, r8
 80055b2:	4649      	mov	r1, r9
 80055b4:	f7fb fb70 	bl	8000c98 <__aeabi_uldivmod>
 80055b8:	4602      	mov	r2, r0
 80055ba:	460b      	mov	r3, r1
 80055bc:	4b49      	ldr	r3, [pc, #292]	; (80056e4 <UART_SetConfig+0x38c>)
 80055be:	fba3 2302 	umull	r2, r3, r3, r2
 80055c2:	095b      	lsrs	r3, r3, #5
 80055c4:	011e      	lsls	r6, r3, #4
 80055c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055c8:	4618      	mov	r0, r3
 80055ca:	f04f 0100 	mov.w	r1, #0
 80055ce:	4602      	mov	r2, r0
 80055d0:	460b      	mov	r3, r1
 80055d2:	1894      	adds	r4, r2, r2
 80055d4:	60bc      	str	r4, [r7, #8]
 80055d6:	415b      	adcs	r3, r3
 80055d8:	60fb      	str	r3, [r7, #12]
 80055da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80055de:	1812      	adds	r2, r2, r0
 80055e0:	eb41 0303 	adc.w	r3, r1, r3
 80055e4:	f04f 0400 	mov.w	r4, #0
 80055e8:	f04f 0500 	mov.w	r5, #0
 80055ec:	00dd      	lsls	r5, r3, #3
 80055ee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80055f2:	00d4      	lsls	r4, r2, #3
 80055f4:	4622      	mov	r2, r4
 80055f6:	462b      	mov	r3, r5
 80055f8:	1814      	adds	r4, r2, r0
 80055fa:	64bc      	str	r4, [r7, #72]	; 0x48
 80055fc:	414b      	adcs	r3, r1
 80055fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005600:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	4618      	mov	r0, r3
 8005606:	f04f 0100 	mov.w	r1, #0
 800560a:	f04f 0200 	mov.w	r2, #0
 800560e:	f04f 0300 	mov.w	r3, #0
 8005612:	008b      	lsls	r3, r1, #2
 8005614:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005618:	0082      	lsls	r2, r0, #2
 800561a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800561e:	f7fb fb3b 	bl	8000c98 <__aeabi_uldivmod>
 8005622:	4602      	mov	r2, r0
 8005624:	460b      	mov	r3, r1
 8005626:	4b2f      	ldr	r3, [pc, #188]	; (80056e4 <UART_SetConfig+0x38c>)
 8005628:	fba3 1302 	umull	r1, r3, r3, r2
 800562c:	095b      	lsrs	r3, r3, #5
 800562e:	2164      	movs	r1, #100	; 0x64
 8005630:	fb01 f303 	mul.w	r3, r1, r3
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	011b      	lsls	r3, r3, #4
 8005638:	3332      	adds	r3, #50	; 0x32
 800563a:	4a2a      	ldr	r2, [pc, #168]	; (80056e4 <UART_SetConfig+0x38c>)
 800563c:	fba2 2303 	umull	r2, r3, r2, r3
 8005640:	095b      	lsrs	r3, r3, #5
 8005642:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005646:	441e      	add	r6, r3
 8005648:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800564a:	4618      	mov	r0, r3
 800564c:	f04f 0100 	mov.w	r1, #0
 8005650:	4602      	mov	r2, r0
 8005652:	460b      	mov	r3, r1
 8005654:	1894      	adds	r4, r2, r2
 8005656:	603c      	str	r4, [r7, #0]
 8005658:	415b      	adcs	r3, r3
 800565a:	607b      	str	r3, [r7, #4]
 800565c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005660:	1812      	adds	r2, r2, r0
 8005662:	eb41 0303 	adc.w	r3, r1, r3
 8005666:	f04f 0400 	mov.w	r4, #0
 800566a:	f04f 0500 	mov.w	r5, #0
 800566e:	00dd      	lsls	r5, r3, #3
 8005670:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005674:	00d4      	lsls	r4, r2, #3
 8005676:	4622      	mov	r2, r4
 8005678:	462b      	mov	r3, r5
 800567a:	eb12 0a00 	adds.w	sl, r2, r0
 800567e:	eb43 0b01 	adc.w	fp, r3, r1
 8005682:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	4618      	mov	r0, r3
 8005688:	f04f 0100 	mov.w	r1, #0
 800568c:	f04f 0200 	mov.w	r2, #0
 8005690:	f04f 0300 	mov.w	r3, #0
 8005694:	008b      	lsls	r3, r1, #2
 8005696:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800569a:	0082      	lsls	r2, r0, #2
 800569c:	4650      	mov	r0, sl
 800569e:	4659      	mov	r1, fp
 80056a0:	f7fb fafa 	bl	8000c98 <__aeabi_uldivmod>
 80056a4:	4602      	mov	r2, r0
 80056a6:	460b      	mov	r3, r1
 80056a8:	4b0e      	ldr	r3, [pc, #56]	; (80056e4 <UART_SetConfig+0x38c>)
 80056aa:	fba3 1302 	umull	r1, r3, r3, r2
 80056ae:	095b      	lsrs	r3, r3, #5
 80056b0:	2164      	movs	r1, #100	; 0x64
 80056b2:	fb01 f303 	mul.w	r3, r1, r3
 80056b6:	1ad3      	subs	r3, r2, r3
 80056b8:	011b      	lsls	r3, r3, #4
 80056ba:	3332      	adds	r3, #50	; 0x32
 80056bc:	4a09      	ldr	r2, [pc, #36]	; (80056e4 <UART_SetConfig+0x38c>)
 80056be:	fba2 2303 	umull	r2, r3, r2, r3
 80056c2:	095b      	lsrs	r3, r3, #5
 80056c4:	f003 020f 	and.w	r2, r3, #15
 80056c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4432      	add	r2, r6
 80056ce:	609a      	str	r2, [r3, #8]
}
 80056d0:	bf00      	nop
 80056d2:	377c      	adds	r7, #124	; 0x7c
 80056d4:	46bd      	mov	sp, r7
 80056d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056da:	bf00      	nop
 80056dc:	40011000 	.word	0x40011000
 80056e0:	40011400 	.word	0x40011400
 80056e4:	51eb851f 	.word	0x51eb851f

080056e8 <__errno>:
 80056e8:	4b01      	ldr	r3, [pc, #4]	; (80056f0 <__errno+0x8>)
 80056ea:	6818      	ldr	r0, [r3, #0]
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	20000108 	.word	0x20000108

080056f4 <__libc_init_array>:
 80056f4:	b570      	push	{r4, r5, r6, lr}
 80056f6:	4d0d      	ldr	r5, [pc, #52]	; (800572c <__libc_init_array+0x38>)
 80056f8:	4c0d      	ldr	r4, [pc, #52]	; (8005730 <__libc_init_array+0x3c>)
 80056fa:	1b64      	subs	r4, r4, r5
 80056fc:	10a4      	asrs	r4, r4, #2
 80056fe:	2600      	movs	r6, #0
 8005700:	42a6      	cmp	r6, r4
 8005702:	d109      	bne.n	8005718 <__libc_init_array+0x24>
 8005704:	4d0b      	ldr	r5, [pc, #44]	; (8005734 <__libc_init_array+0x40>)
 8005706:	4c0c      	ldr	r4, [pc, #48]	; (8005738 <__libc_init_array+0x44>)
 8005708:	f004 fc7a 	bl	800a000 <_init>
 800570c:	1b64      	subs	r4, r4, r5
 800570e:	10a4      	asrs	r4, r4, #2
 8005710:	2600      	movs	r6, #0
 8005712:	42a6      	cmp	r6, r4
 8005714:	d105      	bne.n	8005722 <__libc_init_array+0x2e>
 8005716:	bd70      	pop	{r4, r5, r6, pc}
 8005718:	f855 3b04 	ldr.w	r3, [r5], #4
 800571c:	4798      	blx	r3
 800571e:	3601      	adds	r6, #1
 8005720:	e7ee      	b.n	8005700 <__libc_init_array+0xc>
 8005722:	f855 3b04 	ldr.w	r3, [r5], #4
 8005726:	4798      	blx	r3
 8005728:	3601      	adds	r6, #1
 800572a:	e7f2      	b.n	8005712 <__libc_init_array+0x1e>
 800572c:	0800a4f4 	.word	0x0800a4f4
 8005730:	0800a4f4 	.word	0x0800a4f4
 8005734:	0800a4f4 	.word	0x0800a4f4
 8005738:	0800a4f8 	.word	0x0800a4f8

0800573c <memset>:
 800573c:	4402      	add	r2, r0
 800573e:	4603      	mov	r3, r0
 8005740:	4293      	cmp	r3, r2
 8005742:	d100      	bne.n	8005746 <memset+0xa>
 8005744:	4770      	bx	lr
 8005746:	f803 1b01 	strb.w	r1, [r3], #1
 800574a:	e7f9      	b.n	8005740 <memset+0x4>

0800574c <__cvt>:
 800574c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005750:	ec55 4b10 	vmov	r4, r5, d0
 8005754:	2d00      	cmp	r5, #0
 8005756:	460e      	mov	r6, r1
 8005758:	4619      	mov	r1, r3
 800575a:	462b      	mov	r3, r5
 800575c:	bfbb      	ittet	lt
 800575e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005762:	461d      	movlt	r5, r3
 8005764:	2300      	movge	r3, #0
 8005766:	232d      	movlt	r3, #45	; 0x2d
 8005768:	700b      	strb	r3, [r1, #0]
 800576a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800576c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005770:	4691      	mov	r9, r2
 8005772:	f023 0820 	bic.w	r8, r3, #32
 8005776:	bfbc      	itt	lt
 8005778:	4622      	movlt	r2, r4
 800577a:	4614      	movlt	r4, r2
 800577c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005780:	d005      	beq.n	800578e <__cvt+0x42>
 8005782:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005786:	d100      	bne.n	800578a <__cvt+0x3e>
 8005788:	3601      	adds	r6, #1
 800578a:	2102      	movs	r1, #2
 800578c:	e000      	b.n	8005790 <__cvt+0x44>
 800578e:	2103      	movs	r1, #3
 8005790:	ab03      	add	r3, sp, #12
 8005792:	9301      	str	r3, [sp, #4]
 8005794:	ab02      	add	r3, sp, #8
 8005796:	9300      	str	r3, [sp, #0]
 8005798:	ec45 4b10 	vmov	d0, r4, r5
 800579c:	4653      	mov	r3, sl
 800579e:	4632      	mov	r2, r6
 80057a0:	f001 fdea 	bl	8007378 <_dtoa_r>
 80057a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80057a8:	4607      	mov	r7, r0
 80057aa:	d102      	bne.n	80057b2 <__cvt+0x66>
 80057ac:	f019 0f01 	tst.w	r9, #1
 80057b0:	d022      	beq.n	80057f8 <__cvt+0xac>
 80057b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80057b6:	eb07 0906 	add.w	r9, r7, r6
 80057ba:	d110      	bne.n	80057de <__cvt+0x92>
 80057bc:	783b      	ldrb	r3, [r7, #0]
 80057be:	2b30      	cmp	r3, #48	; 0x30
 80057c0:	d10a      	bne.n	80057d8 <__cvt+0x8c>
 80057c2:	2200      	movs	r2, #0
 80057c4:	2300      	movs	r3, #0
 80057c6:	4620      	mov	r0, r4
 80057c8:	4629      	mov	r1, r5
 80057ca:	f7fb f985 	bl	8000ad8 <__aeabi_dcmpeq>
 80057ce:	b918      	cbnz	r0, 80057d8 <__cvt+0x8c>
 80057d0:	f1c6 0601 	rsb	r6, r6, #1
 80057d4:	f8ca 6000 	str.w	r6, [sl]
 80057d8:	f8da 3000 	ldr.w	r3, [sl]
 80057dc:	4499      	add	r9, r3
 80057de:	2200      	movs	r2, #0
 80057e0:	2300      	movs	r3, #0
 80057e2:	4620      	mov	r0, r4
 80057e4:	4629      	mov	r1, r5
 80057e6:	f7fb f977 	bl	8000ad8 <__aeabi_dcmpeq>
 80057ea:	b108      	cbz	r0, 80057f0 <__cvt+0xa4>
 80057ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80057f0:	2230      	movs	r2, #48	; 0x30
 80057f2:	9b03      	ldr	r3, [sp, #12]
 80057f4:	454b      	cmp	r3, r9
 80057f6:	d307      	bcc.n	8005808 <__cvt+0xbc>
 80057f8:	9b03      	ldr	r3, [sp, #12]
 80057fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80057fc:	1bdb      	subs	r3, r3, r7
 80057fe:	4638      	mov	r0, r7
 8005800:	6013      	str	r3, [r2, #0]
 8005802:	b004      	add	sp, #16
 8005804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005808:	1c59      	adds	r1, r3, #1
 800580a:	9103      	str	r1, [sp, #12]
 800580c:	701a      	strb	r2, [r3, #0]
 800580e:	e7f0      	b.n	80057f2 <__cvt+0xa6>

08005810 <__exponent>:
 8005810:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005812:	4603      	mov	r3, r0
 8005814:	2900      	cmp	r1, #0
 8005816:	bfb8      	it	lt
 8005818:	4249      	neglt	r1, r1
 800581a:	f803 2b02 	strb.w	r2, [r3], #2
 800581e:	bfb4      	ite	lt
 8005820:	222d      	movlt	r2, #45	; 0x2d
 8005822:	222b      	movge	r2, #43	; 0x2b
 8005824:	2909      	cmp	r1, #9
 8005826:	7042      	strb	r2, [r0, #1]
 8005828:	dd2a      	ble.n	8005880 <__exponent+0x70>
 800582a:	f10d 0407 	add.w	r4, sp, #7
 800582e:	46a4      	mov	ip, r4
 8005830:	270a      	movs	r7, #10
 8005832:	46a6      	mov	lr, r4
 8005834:	460a      	mov	r2, r1
 8005836:	fb91 f6f7 	sdiv	r6, r1, r7
 800583a:	fb07 1516 	mls	r5, r7, r6, r1
 800583e:	3530      	adds	r5, #48	; 0x30
 8005840:	2a63      	cmp	r2, #99	; 0x63
 8005842:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005846:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800584a:	4631      	mov	r1, r6
 800584c:	dcf1      	bgt.n	8005832 <__exponent+0x22>
 800584e:	3130      	adds	r1, #48	; 0x30
 8005850:	f1ae 0502 	sub.w	r5, lr, #2
 8005854:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005858:	1c44      	adds	r4, r0, #1
 800585a:	4629      	mov	r1, r5
 800585c:	4561      	cmp	r1, ip
 800585e:	d30a      	bcc.n	8005876 <__exponent+0x66>
 8005860:	f10d 0209 	add.w	r2, sp, #9
 8005864:	eba2 020e 	sub.w	r2, r2, lr
 8005868:	4565      	cmp	r5, ip
 800586a:	bf88      	it	hi
 800586c:	2200      	movhi	r2, #0
 800586e:	4413      	add	r3, r2
 8005870:	1a18      	subs	r0, r3, r0
 8005872:	b003      	add	sp, #12
 8005874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005876:	f811 2b01 	ldrb.w	r2, [r1], #1
 800587a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800587e:	e7ed      	b.n	800585c <__exponent+0x4c>
 8005880:	2330      	movs	r3, #48	; 0x30
 8005882:	3130      	adds	r1, #48	; 0x30
 8005884:	7083      	strb	r3, [r0, #2]
 8005886:	70c1      	strb	r1, [r0, #3]
 8005888:	1d03      	adds	r3, r0, #4
 800588a:	e7f1      	b.n	8005870 <__exponent+0x60>

0800588c <_printf_float>:
 800588c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005890:	ed2d 8b02 	vpush	{d8}
 8005894:	b08d      	sub	sp, #52	; 0x34
 8005896:	460c      	mov	r4, r1
 8005898:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800589c:	4616      	mov	r6, r2
 800589e:	461f      	mov	r7, r3
 80058a0:	4605      	mov	r5, r0
 80058a2:	f002 fec5 	bl	8008630 <_localeconv_r>
 80058a6:	f8d0 a000 	ldr.w	sl, [r0]
 80058aa:	4650      	mov	r0, sl
 80058ac:	f7fa fc98 	bl	80001e0 <strlen>
 80058b0:	2300      	movs	r3, #0
 80058b2:	930a      	str	r3, [sp, #40]	; 0x28
 80058b4:	6823      	ldr	r3, [r4, #0]
 80058b6:	9305      	str	r3, [sp, #20]
 80058b8:	f8d8 3000 	ldr.w	r3, [r8]
 80058bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80058c0:	3307      	adds	r3, #7
 80058c2:	f023 0307 	bic.w	r3, r3, #7
 80058c6:	f103 0208 	add.w	r2, r3, #8
 80058ca:	f8c8 2000 	str.w	r2, [r8]
 80058ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80058d6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80058da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80058de:	9307      	str	r3, [sp, #28]
 80058e0:	f8cd 8018 	str.w	r8, [sp, #24]
 80058e4:	ee08 0a10 	vmov	s16, r0
 80058e8:	4b9f      	ldr	r3, [pc, #636]	; (8005b68 <_printf_float+0x2dc>)
 80058ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80058f2:	f7fb f923 	bl	8000b3c <__aeabi_dcmpun>
 80058f6:	bb88      	cbnz	r0, 800595c <_printf_float+0xd0>
 80058f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058fc:	4b9a      	ldr	r3, [pc, #616]	; (8005b68 <_printf_float+0x2dc>)
 80058fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005902:	f7fb f8fd 	bl	8000b00 <__aeabi_dcmple>
 8005906:	bb48      	cbnz	r0, 800595c <_printf_float+0xd0>
 8005908:	2200      	movs	r2, #0
 800590a:	2300      	movs	r3, #0
 800590c:	4640      	mov	r0, r8
 800590e:	4649      	mov	r1, r9
 8005910:	f7fb f8ec 	bl	8000aec <__aeabi_dcmplt>
 8005914:	b110      	cbz	r0, 800591c <_printf_float+0x90>
 8005916:	232d      	movs	r3, #45	; 0x2d
 8005918:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800591c:	4b93      	ldr	r3, [pc, #588]	; (8005b6c <_printf_float+0x2e0>)
 800591e:	4894      	ldr	r0, [pc, #592]	; (8005b70 <_printf_float+0x2e4>)
 8005920:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005924:	bf94      	ite	ls
 8005926:	4698      	movls	r8, r3
 8005928:	4680      	movhi	r8, r0
 800592a:	2303      	movs	r3, #3
 800592c:	6123      	str	r3, [r4, #16]
 800592e:	9b05      	ldr	r3, [sp, #20]
 8005930:	f023 0204 	bic.w	r2, r3, #4
 8005934:	6022      	str	r2, [r4, #0]
 8005936:	f04f 0900 	mov.w	r9, #0
 800593a:	9700      	str	r7, [sp, #0]
 800593c:	4633      	mov	r3, r6
 800593e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005940:	4621      	mov	r1, r4
 8005942:	4628      	mov	r0, r5
 8005944:	f000 f9d8 	bl	8005cf8 <_printf_common>
 8005948:	3001      	adds	r0, #1
 800594a:	f040 8090 	bne.w	8005a6e <_printf_float+0x1e2>
 800594e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005952:	b00d      	add	sp, #52	; 0x34
 8005954:	ecbd 8b02 	vpop	{d8}
 8005958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800595c:	4642      	mov	r2, r8
 800595e:	464b      	mov	r3, r9
 8005960:	4640      	mov	r0, r8
 8005962:	4649      	mov	r1, r9
 8005964:	f7fb f8ea 	bl	8000b3c <__aeabi_dcmpun>
 8005968:	b140      	cbz	r0, 800597c <_printf_float+0xf0>
 800596a:	464b      	mov	r3, r9
 800596c:	2b00      	cmp	r3, #0
 800596e:	bfbc      	itt	lt
 8005970:	232d      	movlt	r3, #45	; 0x2d
 8005972:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005976:	487f      	ldr	r0, [pc, #508]	; (8005b74 <_printf_float+0x2e8>)
 8005978:	4b7f      	ldr	r3, [pc, #508]	; (8005b78 <_printf_float+0x2ec>)
 800597a:	e7d1      	b.n	8005920 <_printf_float+0x94>
 800597c:	6863      	ldr	r3, [r4, #4]
 800597e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005982:	9206      	str	r2, [sp, #24]
 8005984:	1c5a      	adds	r2, r3, #1
 8005986:	d13f      	bne.n	8005a08 <_printf_float+0x17c>
 8005988:	2306      	movs	r3, #6
 800598a:	6063      	str	r3, [r4, #4]
 800598c:	9b05      	ldr	r3, [sp, #20]
 800598e:	6861      	ldr	r1, [r4, #4]
 8005990:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005994:	2300      	movs	r3, #0
 8005996:	9303      	str	r3, [sp, #12]
 8005998:	ab0a      	add	r3, sp, #40	; 0x28
 800599a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800599e:	ab09      	add	r3, sp, #36	; 0x24
 80059a0:	ec49 8b10 	vmov	d0, r8, r9
 80059a4:	9300      	str	r3, [sp, #0]
 80059a6:	6022      	str	r2, [r4, #0]
 80059a8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80059ac:	4628      	mov	r0, r5
 80059ae:	f7ff fecd 	bl	800574c <__cvt>
 80059b2:	9b06      	ldr	r3, [sp, #24]
 80059b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80059b6:	2b47      	cmp	r3, #71	; 0x47
 80059b8:	4680      	mov	r8, r0
 80059ba:	d108      	bne.n	80059ce <_printf_float+0x142>
 80059bc:	1cc8      	adds	r0, r1, #3
 80059be:	db02      	blt.n	80059c6 <_printf_float+0x13a>
 80059c0:	6863      	ldr	r3, [r4, #4]
 80059c2:	4299      	cmp	r1, r3
 80059c4:	dd41      	ble.n	8005a4a <_printf_float+0x1be>
 80059c6:	f1ab 0b02 	sub.w	fp, fp, #2
 80059ca:	fa5f fb8b 	uxtb.w	fp, fp
 80059ce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80059d2:	d820      	bhi.n	8005a16 <_printf_float+0x18a>
 80059d4:	3901      	subs	r1, #1
 80059d6:	465a      	mov	r2, fp
 80059d8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80059dc:	9109      	str	r1, [sp, #36]	; 0x24
 80059de:	f7ff ff17 	bl	8005810 <__exponent>
 80059e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059e4:	1813      	adds	r3, r2, r0
 80059e6:	2a01      	cmp	r2, #1
 80059e8:	4681      	mov	r9, r0
 80059ea:	6123      	str	r3, [r4, #16]
 80059ec:	dc02      	bgt.n	80059f4 <_printf_float+0x168>
 80059ee:	6822      	ldr	r2, [r4, #0]
 80059f0:	07d2      	lsls	r2, r2, #31
 80059f2:	d501      	bpl.n	80059f8 <_printf_float+0x16c>
 80059f4:	3301      	adds	r3, #1
 80059f6:	6123      	str	r3, [r4, #16]
 80059f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d09c      	beq.n	800593a <_printf_float+0xae>
 8005a00:	232d      	movs	r3, #45	; 0x2d
 8005a02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a06:	e798      	b.n	800593a <_printf_float+0xae>
 8005a08:	9a06      	ldr	r2, [sp, #24]
 8005a0a:	2a47      	cmp	r2, #71	; 0x47
 8005a0c:	d1be      	bne.n	800598c <_printf_float+0x100>
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1bc      	bne.n	800598c <_printf_float+0x100>
 8005a12:	2301      	movs	r3, #1
 8005a14:	e7b9      	b.n	800598a <_printf_float+0xfe>
 8005a16:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005a1a:	d118      	bne.n	8005a4e <_printf_float+0x1c2>
 8005a1c:	2900      	cmp	r1, #0
 8005a1e:	6863      	ldr	r3, [r4, #4]
 8005a20:	dd0b      	ble.n	8005a3a <_printf_float+0x1ae>
 8005a22:	6121      	str	r1, [r4, #16]
 8005a24:	b913      	cbnz	r3, 8005a2c <_printf_float+0x1a0>
 8005a26:	6822      	ldr	r2, [r4, #0]
 8005a28:	07d0      	lsls	r0, r2, #31
 8005a2a:	d502      	bpl.n	8005a32 <_printf_float+0x1a6>
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	440b      	add	r3, r1
 8005a30:	6123      	str	r3, [r4, #16]
 8005a32:	65a1      	str	r1, [r4, #88]	; 0x58
 8005a34:	f04f 0900 	mov.w	r9, #0
 8005a38:	e7de      	b.n	80059f8 <_printf_float+0x16c>
 8005a3a:	b913      	cbnz	r3, 8005a42 <_printf_float+0x1b6>
 8005a3c:	6822      	ldr	r2, [r4, #0]
 8005a3e:	07d2      	lsls	r2, r2, #31
 8005a40:	d501      	bpl.n	8005a46 <_printf_float+0x1ba>
 8005a42:	3302      	adds	r3, #2
 8005a44:	e7f4      	b.n	8005a30 <_printf_float+0x1a4>
 8005a46:	2301      	movs	r3, #1
 8005a48:	e7f2      	b.n	8005a30 <_printf_float+0x1a4>
 8005a4a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005a4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a50:	4299      	cmp	r1, r3
 8005a52:	db05      	blt.n	8005a60 <_printf_float+0x1d4>
 8005a54:	6823      	ldr	r3, [r4, #0]
 8005a56:	6121      	str	r1, [r4, #16]
 8005a58:	07d8      	lsls	r0, r3, #31
 8005a5a:	d5ea      	bpl.n	8005a32 <_printf_float+0x1a6>
 8005a5c:	1c4b      	adds	r3, r1, #1
 8005a5e:	e7e7      	b.n	8005a30 <_printf_float+0x1a4>
 8005a60:	2900      	cmp	r1, #0
 8005a62:	bfd4      	ite	le
 8005a64:	f1c1 0202 	rsble	r2, r1, #2
 8005a68:	2201      	movgt	r2, #1
 8005a6a:	4413      	add	r3, r2
 8005a6c:	e7e0      	b.n	8005a30 <_printf_float+0x1a4>
 8005a6e:	6823      	ldr	r3, [r4, #0]
 8005a70:	055a      	lsls	r2, r3, #21
 8005a72:	d407      	bmi.n	8005a84 <_printf_float+0x1f8>
 8005a74:	6923      	ldr	r3, [r4, #16]
 8005a76:	4642      	mov	r2, r8
 8005a78:	4631      	mov	r1, r6
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	47b8      	blx	r7
 8005a7e:	3001      	adds	r0, #1
 8005a80:	d12c      	bne.n	8005adc <_printf_float+0x250>
 8005a82:	e764      	b.n	800594e <_printf_float+0xc2>
 8005a84:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005a88:	f240 80e0 	bls.w	8005c4c <_printf_float+0x3c0>
 8005a8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a90:	2200      	movs	r2, #0
 8005a92:	2300      	movs	r3, #0
 8005a94:	f7fb f820 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a98:	2800      	cmp	r0, #0
 8005a9a:	d034      	beq.n	8005b06 <_printf_float+0x27a>
 8005a9c:	4a37      	ldr	r2, [pc, #220]	; (8005b7c <_printf_float+0x2f0>)
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	4631      	mov	r1, r6
 8005aa2:	4628      	mov	r0, r5
 8005aa4:	47b8      	blx	r7
 8005aa6:	3001      	adds	r0, #1
 8005aa8:	f43f af51 	beq.w	800594e <_printf_float+0xc2>
 8005aac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	db02      	blt.n	8005aba <_printf_float+0x22e>
 8005ab4:	6823      	ldr	r3, [r4, #0]
 8005ab6:	07d8      	lsls	r0, r3, #31
 8005ab8:	d510      	bpl.n	8005adc <_printf_float+0x250>
 8005aba:	ee18 3a10 	vmov	r3, s16
 8005abe:	4652      	mov	r2, sl
 8005ac0:	4631      	mov	r1, r6
 8005ac2:	4628      	mov	r0, r5
 8005ac4:	47b8      	blx	r7
 8005ac6:	3001      	adds	r0, #1
 8005ac8:	f43f af41 	beq.w	800594e <_printf_float+0xc2>
 8005acc:	f04f 0800 	mov.w	r8, #0
 8005ad0:	f104 091a 	add.w	r9, r4, #26
 8005ad4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ad6:	3b01      	subs	r3, #1
 8005ad8:	4543      	cmp	r3, r8
 8005ada:	dc09      	bgt.n	8005af0 <_printf_float+0x264>
 8005adc:	6823      	ldr	r3, [r4, #0]
 8005ade:	079b      	lsls	r3, r3, #30
 8005ae0:	f100 8105 	bmi.w	8005cee <_printf_float+0x462>
 8005ae4:	68e0      	ldr	r0, [r4, #12]
 8005ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ae8:	4298      	cmp	r0, r3
 8005aea:	bfb8      	it	lt
 8005aec:	4618      	movlt	r0, r3
 8005aee:	e730      	b.n	8005952 <_printf_float+0xc6>
 8005af0:	2301      	movs	r3, #1
 8005af2:	464a      	mov	r2, r9
 8005af4:	4631      	mov	r1, r6
 8005af6:	4628      	mov	r0, r5
 8005af8:	47b8      	blx	r7
 8005afa:	3001      	adds	r0, #1
 8005afc:	f43f af27 	beq.w	800594e <_printf_float+0xc2>
 8005b00:	f108 0801 	add.w	r8, r8, #1
 8005b04:	e7e6      	b.n	8005ad4 <_printf_float+0x248>
 8005b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	dc39      	bgt.n	8005b80 <_printf_float+0x2f4>
 8005b0c:	4a1b      	ldr	r2, [pc, #108]	; (8005b7c <_printf_float+0x2f0>)
 8005b0e:	2301      	movs	r3, #1
 8005b10:	4631      	mov	r1, r6
 8005b12:	4628      	mov	r0, r5
 8005b14:	47b8      	blx	r7
 8005b16:	3001      	adds	r0, #1
 8005b18:	f43f af19 	beq.w	800594e <_printf_float+0xc2>
 8005b1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b20:	4313      	orrs	r3, r2
 8005b22:	d102      	bne.n	8005b2a <_printf_float+0x29e>
 8005b24:	6823      	ldr	r3, [r4, #0]
 8005b26:	07d9      	lsls	r1, r3, #31
 8005b28:	d5d8      	bpl.n	8005adc <_printf_float+0x250>
 8005b2a:	ee18 3a10 	vmov	r3, s16
 8005b2e:	4652      	mov	r2, sl
 8005b30:	4631      	mov	r1, r6
 8005b32:	4628      	mov	r0, r5
 8005b34:	47b8      	blx	r7
 8005b36:	3001      	adds	r0, #1
 8005b38:	f43f af09 	beq.w	800594e <_printf_float+0xc2>
 8005b3c:	f04f 0900 	mov.w	r9, #0
 8005b40:	f104 0a1a 	add.w	sl, r4, #26
 8005b44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b46:	425b      	negs	r3, r3
 8005b48:	454b      	cmp	r3, r9
 8005b4a:	dc01      	bgt.n	8005b50 <_printf_float+0x2c4>
 8005b4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b4e:	e792      	b.n	8005a76 <_printf_float+0x1ea>
 8005b50:	2301      	movs	r3, #1
 8005b52:	4652      	mov	r2, sl
 8005b54:	4631      	mov	r1, r6
 8005b56:	4628      	mov	r0, r5
 8005b58:	47b8      	blx	r7
 8005b5a:	3001      	adds	r0, #1
 8005b5c:	f43f aef7 	beq.w	800594e <_printf_float+0xc2>
 8005b60:	f109 0901 	add.w	r9, r9, #1
 8005b64:	e7ee      	b.n	8005b44 <_printf_float+0x2b8>
 8005b66:	bf00      	nop
 8005b68:	7fefffff 	.word	0x7fefffff
 8005b6c:	0800a03c 	.word	0x0800a03c
 8005b70:	0800a040 	.word	0x0800a040
 8005b74:	0800a048 	.word	0x0800a048
 8005b78:	0800a044 	.word	0x0800a044
 8005b7c:	0800a04c 	.word	0x0800a04c
 8005b80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b84:	429a      	cmp	r2, r3
 8005b86:	bfa8      	it	ge
 8005b88:	461a      	movge	r2, r3
 8005b8a:	2a00      	cmp	r2, #0
 8005b8c:	4691      	mov	r9, r2
 8005b8e:	dc37      	bgt.n	8005c00 <_printf_float+0x374>
 8005b90:	f04f 0b00 	mov.w	fp, #0
 8005b94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b98:	f104 021a 	add.w	r2, r4, #26
 8005b9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b9e:	9305      	str	r3, [sp, #20]
 8005ba0:	eba3 0309 	sub.w	r3, r3, r9
 8005ba4:	455b      	cmp	r3, fp
 8005ba6:	dc33      	bgt.n	8005c10 <_printf_float+0x384>
 8005ba8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005bac:	429a      	cmp	r2, r3
 8005bae:	db3b      	blt.n	8005c28 <_printf_float+0x39c>
 8005bb0:	6823      	ldr	r3, [r4, #0]
 8005bb2:	07da      	lsls	r2, r3, #31
 8005bb4:	d438      	bmi.n	8005c28 <_printf_float+0x39c>
 8005bb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005bb8:	9b05      	ldr	r3, [sp, #20]
 8005bba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	eba2 0901 	sub.w	r9, r2, r1
 8005bc2:	4599      	cmp	r9, r3
 8005bc4:	bfa8      	it	ge
 8005bc6:	4699      	movge	r9, r3
 8005bc8:	f1b9 0f00 	cmp.w	r9, #0
 8005bcc:	dc35      	bgt.n	8005c3a <_printf_float+0x3ae>
 8005bce:	f04f 0800 	mov.w	r8, #0
 8005bd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005bd6:	f104 0a1a 	add.w	sl, r4, #26
 8005bda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005bde:	1a9b      	subs	r3, r3, r2
 8005be0:	eba3 0309 	sub.w	r3, r3, r9
 8005be4:	4543      	cmp	r3, r8
 8005be6:	f77f af79 	ble.w	8005adc <_printf_float+0x250>
 8005bea:	2301      	movs	r3, #1
 8005bec:	4652      	mov	r2, sl
 8005bee:	4631      	mov	r1, r6
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	47b8      	blx	r7
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	f43f aeaa 	beq.w	800594e <_printf_float+0xc2>
 8005bfa:	f108 0801 	add.w	r8, r8, #1
 8005bfe:	e7ec      	b.n	8005bda <_printf_float+0x34e>
 8005c00:	4613      	mov	r3, r2
 8005c02:	4631      	mov	r1, r6
 8005c04:	4642      	mov	r2, r8
 8005c06:	4628      	mov	r0, r5
 8005c08:	47b8      	blx	r7
 8005c0a:	3001      	adds	r0, #1
 8005c0c:	d1c0      	bne.n	8005b90 <_printf_float+0x304>
 8005c0e:	e69e      	b.n	800594e <_printf_float+0xc2>
 8005c10:	2301      	movs	r3, #1
 8005c12:	4631      	mov	r1, r6
 8005c14:	4628      	mov	r0, r5
 8005c16:	9205      	str	r2, [sp, #20]
 8005c18:	47b8      	blx	r7
 8005c1a:	3001      	adds	r0, #1
 8005c1c:	f43f ae97 	beq.w	800594e <_printf_float+0xc2>
 8005c20:	9a05      	ldr	r2, [sp, #20]
 8005c22:	f10b 0b01 	add.w	fp, fp, #1
 8005c26:	e7b9      	b.n	8005b9c <_printf_float+0x310>
 8005c28:	ee18 3a10 	vmov	r3, s16
 8005c2c:	4652      	mov	r2, sl
 8005c2e:	4631      	mov	r1, r6
 8005c30:	4628      	mov	r0, r5
 8005c32:	47b8      	blx	r7
 8005c34:	3001      	adds	r0, #1
 8005c36:	d1be      	bne.n	8005bb6 <_printf_float+0x32a>
 8005c38:	e689      	b.n	800594e <_printf_float+0xc2>
 8005c3a:	9a05      	ldr	r2, [sp, #20]
 8005c3c:	464b      	mov	r3, r9
 8005c3e:	4442      	add	r2, r8
 8005c40:	4631      	mov	r1, r6
 8005c42:	4628      	mov	r0, r5
 8005c44:	47b8      	blx	r7
 8005c46:	3001      	adds	r0, #1
 8005c48:	d1c1      	bne.n	8005bce <_printf_float+0x342>
 8005c4a:	e680      	b.n	800594e <_printf_float+0xc2>
 8005c4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c4e:	2a01      	cmp	r2, #1
 8005c50:	dc01      	bgt.n	8005c56 <_printf_float+0x3ca>
 8005c52:	07db      	lsls	r3, r3, #31
 8005c54:	d538      	bpl.n	8005cc8 <_printf_float+0x43c>
 8005c56:	2301      	movs	r3, #1
 8005c58:	4642      	mov	r2, r8
 8005c5a:	4631      	mov	r1, r6
 8005c5c:	4628      	mov	r0, r5
 8005c5e:	47b8      	blx	r7
 8005c60:	3001      	adds	r0, #1
 8005c62:	f43f ae74 	beq.w	800594e <_printf_float+0xc2>
 8005c66:	ee18 3a10 	vmov	r3, s16
 8005c6a:	4652      	mov	r2, sl
 8005c6c:	4631      	mov	r1, r6
 8005c6e:	4628      	mov	r0, r5
 8005c70:	47b8      	blx	r7
 8005c72:	3001      	adds	r0, #1
 8005c74:	f43f ae6b 	beq.w	800594e <_printf_float+0xc2>
 8005c78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	2300      	movs	r3, #0
 8005c80:	f7fa ff2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c84:	b9d8      	cbnz	r0, 8005cbe <_printf_float+0x432>
 8005c86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c88:	f108 0201 	add.w	r2, r8, #1
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	4631      	mov	r1, r6
 8005c90:	4628      	mov	r0, r5
 8005c92:	47b8      	blx	r7
 8005c94:	3001      	adds	r0, #1
 8005c96:	d10e      	bne.n	8005cb6 <_printf_float+0x42a>
 8005c98:	e659      	b.n	800594e <_printf_float+0xc2>
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	4652      	mov	r2, sl
 8005c9e:	4631      	mov	r1, r6
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	47b8      	blx	r7
 8005ca4:	3001      	adds	r0, #1
 8005ca6:	f43f ae52 	beq.w	800594e <_printf_float+0xc2>
 8005caa:	f108 0801 	add.w	r8, r8, #1
 8005cae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	4543      	cmp	r3, r8
 8005cb4:	dcf1      	bgt.n	8005c9a <_printf_float+0x40e>
 8005cb6:	464b      	mov	r3, r9
 8005cb8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005cbc:	e6dc      	b.n	8005a78 <_printf_float+0x1ec>
 8005cbe:	f04f 0800 	mov.w	r8, #0
 8005cc2:	f104 0a1a 	add.w	sl, r4, #26
 8005cc6:	e7f2      	b.n	8005cae <_printf_float+0x422>
 8005cc8:	2301      	movs	r3, #1
 8005cca:	4642      	mov	r2, r8
 8005ccc:	e7df      	b.n	8005c8e <_printf_float+0x402>
 8005cce:	2301      	movs	r3, #1
 8005cd0:	464a      	mov	r2, r9
 8005cd2:	4631      	mov	r1, r6
 8005cd4:	4628      	mov	r0, r5
 8005cd6:	47b8      	blx	r7
 8005cd8:	3001      	adds	r0, #1
 8005cda:	f43f ae38 	beq.w	800594e <_printf_float+0xc2>
 8005cde:	f108 0801 	add.w	r8, r8, #1
 8005ce2:	68e3      	ldr	r3, [r4, #12]
 8005ce4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ce6:	1a5b      	subs	r3, r3, r1
 8005ce8:	4543      	cmp	r3, r8
 8005cea:	dcf0      	bgt.n	8005cce <_printf_float+0x442>
 8005cec:	e6fa      	b.n	8005ae4 <_printf_float+0x258>
 8005cee:	f04f 0800 	mov.w	r8, #0
 8005cf2:	f104 0919 	add.w	r9, r4, #25
 8005cf6:	e7f4      	b.n	8005ce2 <_printf_float+0x456>

08005cf8 <_printf_common>:
 8005cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cfc:	4616      	mov	r6, r2
 8005cfe:	4699      	mov	r9, r3
 8005d00:	688a      	ldr	r2, [r1, #8]
 8005d02:	690b      	ldr	r3, [r1, #16]
 8005d04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	bfb8      	it	lt
 8005d0c:	4613      	movlt	r3, r2
 8005d0e:	6033      	str	r3, [r6, #0]
 8005d10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d14:	4607      	mov	r7, r0
 8005d16:	460c      	mov	r4, r1
 8005d18:	b10a      	cbz	r2, 8005d1e <_printf_common+0x26>
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	6033      	str	r3, [r6, #0]
 8005d1e:	6823      	ldr	r3, [r4, #0]
 8005d20:	0699      	lsls	r1, r3, #26
 8005d22:	bf42      	ittt	mi
 8005d24:	6833      	ldrmi	r3, [r6, #0]
 8005d26:	3302      	addmi	r3, #2
 8005d28:	6033      	strmi	r3, [r6, #0]
 8005d2a:	6825      	ldr	r5, [r4, #0]
 8005d2c:	f015 0506 	ands.w	r5, r5, #6
 8005d30:	d106      	bne.n	8005d40 <_printf_common+0x48>
 8005d32:	f104 0a19 	add.w	sl, r4, #25
 8005d36:	68e3      	ldr	r3, [r4, #12]
 8005d38:	6832      	ldr	r2, [r6, #0]
 8005d3a:	1a9b      	subs	r3, r3, r2
 8005d3c:	42ab      	cmp	r3, r5
 8005d3e:	dc26      	bgt.n	8005d8e <_printf_common+0x96>
 8005d40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005d44:	1e13      	subs	r3, r2, #0
 8005d46:	6822      	ldr	r2, [r4, #0]
 8005d48:	bf18      	it	ne
 8005d4a:	2301      	movne	r3, #1
 8005d4c:	0692      	lsls	r2, r2, #26
 8005d4e:	d42b      	bmi.n	8005da8 <_printf_common+0xb0>
 8005d50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d54:	4649      	mov	r1, r9
 8005d56:	4638      	mov	r0, r7
 8005d58:	47c0      	blx	r8
 8005d5a:	3001      	adds	r0, #1
 8005d5c:	d01e      	beq.n	8005d9c <_printf_common+0xa4>
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	68e5      	ldr	r5, [r4, #12]
 8005d62:	6832      	ldr	r2, [r6, #0]
 8005d64:	f003 0306 	and.w	r3, r3, #6
 8005d68:	2b04      	cmp	r3, #4
 8005d6a:	bf08      	it	eq
 8005d6c:	1aad      	subeq	r5, r5, r2
 8005d6e:	68a3      	ldr	r3, [r4, #8]
 8005d70:	6922      	ldr	r2, [r4, #16]
 8005d72:	bf0c      	ite	eq
 8005d74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d78:	2500      	movne	r5, #0
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	bfc4      	itt	gt
 8005d7e:	1a9b      	subgt	r3, r3, r2
 8005d80:	18ed      	addgt	r5, r5, r3
 8005d82:	2600      	movs	r6, #0
 8005d84:	341a      	adds	r4, #26
 8005d86:	42b5      	cmp	r5, r6
 8005d88:	d11a      	bne.n	8005dc0 <_printf_common+0xc8>
 8005d8a:	2000      	movs	r0, #0
 8005d8c:	e008      	b.n	8005da0 <_printf_common+0xa8>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4652      	mov	r2, sl
 8005d92:	4649      	mov	r1, r9
 8005d94:	4638      	mov	r0, r7
 8005d96:	47c0      	blx	r8
 8005d98:	3001      	adds	r0, #1
 8005d9a:	d103      	bne.n	8005da4 <_printf_common+0xac>
 8005d9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005da4:	3501      	adds	r5, #1
 8005da6:	e7c6      	b.n	8005d36 <_printf_common+0x3e>
 8005da8:	18e1      	adds	r1, r4, r3
 8005daa:	1c5a      	adds	r2, r3, #1
 8005dac:	2030      	movs	r0, #48	; 0x30
 8005dae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005db2:	4422      	add	r2, r4
 8005db4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005db8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005dbc:	3302      	adds	r3, #2
 8005dbe:	e7c7      	b.n	8005d50 <_printf_common+0x58>
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	4622      	mov	r2, r4
 8005dc4:	4649      	mov	r1, r9
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	47c0      	blx	r8
 8005dca:	3001      	adds	r0, #1
 8005dcc:	d0e6      	beq.n	8005d9c <_printf_common+0xa4>
 8005dce:	3601      	adds	r6, #1
 8005dd0:	e7d9      	b.n	8005d86 <_printf_common+0x8e>
	...

08005dd4 <_printf_i>:
 8005dd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005dd8:	460c      	mov	r4, r1
 8005dda:	4691      	mov	r9, r2
 8005ddc:	7e27      	ldrb	r7, [r4, #24]
 8005dde:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005de0:	2f78      	cmp	r7, #120	; 0x78
 8005de2:	4680      	mov	r8, r0
 8005de4:	469a      	mov	sl, r3
 8005de6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005dea:	d807      	bhi.n	8005dfc <_printf_i+0x28>
 8005dec:	2f62      	cmp	r7, #98	; 0x62
 8005dee:	d80a      	bhi.n	8005e06 <_printf_i+0x32>
 8005df0:	2f00      	cmp	r7, #0
 8005df2:	f000 80d8 	beq.w	8005fa6 <_printf_i+0x1d2>
 8005df6:	2f58      	cmp	r7, #88	; 0x58
 8005df8:	f000 80a3 	beq.w	8005f42 <_printf_i+0x16e>
 8005dfc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005e00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005e04:	e03a      	b.n	8005e7c <_printf_i+0xa8>
 8005e06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005e0a:	2b15      	cmp	r3, #21
 8005e0c:	d8f6      	bhi.n	8005dfc <_printf_i+0x28>
 8005e0e:	a001      	add	r0, pc, #4	; (adr r0, 8005e14 <_printf_i+0x40>)
 8005e10:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005e14:	08005e6d 	.word	0x08005e6d
 8005e18:	08005e81 	.word	0x08005e81
 8005e1c:	08005dfd 	.word	0x08005dfd
 8005e20:	08005dfd 	.word	0x08005dfd
 8005e24:	08005dfd 	.word	0x08005dfd
 8005e28:	08005dfd 	.word	0x08005dfd
 8005e2c:	08005e81 	.word	0x08005e81
 8005e30:	08005dfd 	.word	0x08005dfd
 8005e34:	08005dfd 	.word	0x08005dfd
 8005e38:	08005dfd 	.word	0x08005dfd
 8005e3c:	08005dfd 	.word	0x08005dfd
 8005e40:	08005f8d 	.word	0x08005f8d
 8005e44:	08005eb1 	.word	0x08005eb1
 8005e48:	08005f6f 	.word	0x08005f6f
 8005e4c:	08005dfd 	.word	0x08005dfd
 8005e50:	08005dfd 	.word	0x08005dfd
 8005e54:	08005faf 	.word	0x08005faf
 8005e58:	08005dfd 	.word	0x08005dfd
 8005e5c:	08005eb1 	.word	0x08005eb1
 8005e60:	08005dfd 	.word	0x08005dfd
 8005e64:	08005dfd 	.word	0x08005dfd
 8005e68:	08005f77 	.word	0x08005f77
 8005e6c:	680b      	ldr	r3, [r1, #0]
 8005e6e:	1d1a      	adds	r2, r3, #4
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	600a      	str	r2, [r1, #0]
 8005e74:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005e78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e0a3      	b.n	8005fc8 <_printf_i+0x1f4>
 8005e80:	6825      	ldr	r5, [r4, #0]
 8005e82:	6808      	ldr	r0, [r1, #0]
 8005e84:	062e      	lsls	r6, r5, #24
 8005e86:	f100 0304 	add.w	r3, r0, #4
 8005e8a:	d50a      	bpl.n	8005ea2 <_printf_i+0xce>
 8005e8c:	6805      	ldr	r5, [r0, #0]
 8005e8e:	600b      	str	r3, [r1, #0]
 8005e90:	2d00      	cmp	r5, #0
 8005e92:	da03      	bge.n	8005e9c <_printf_i+0xc8>
 8005e94:	232d      	movs	r3, #45	; 0x2d
 8005e96:	426d      	negs	r5, r5
 8005e98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e9c:	485e      	ldr	r0, [pc, #376]	; (8006018 <_printf_i+0x244>)
 8005e9e:	230a      	movs	r3, #10
 8005ea0:	e019      	b.n	8005ed6 <_printf_i+0x102>
 8005ea2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005ea6:	6805      	ldr	r5, [r0, #0]
 8005ea8:	600b      	str	r3, [r1, #0]
 8005eaa:	bf18      	it	ne
 8005eac:	b22d      	sxthne	r5, r5
 8005eae:	e7ef      	b.n	8005e90 <_printf_i+0xbc>
 8005eb0:	680b      	ldr	r3, [r1, #0]
 8005eb2:	6825      	ldr	r5, [r4, #0]
 8005eb4:	1d18      	adds	r0, r3, #4
 8005eb6:	6008      	str	r0, [r1, #0]
 8005eb8:	0628      	lsls	r0, r5, #24
 8005eba:	d501      	bpl.n	8005ec0 <_printf_i+0xec>
 8005ebc:	681d      	ldr	r5, [r3, #0]
 8005ebe:	e002      	b.n	8005ec6 <_printf_i+0xf2>
 8005ec0:	0669      	lsls	r1, r5, #25
 8005ec2:	d5fb      	bpl.n	8005ebc <_printf_i+0xe8>
 8005ec4:	881d      	ldrh	r5, [r3, #0]
 8005ec6:	4854      	ldr	r0, [pc, #336]	; (8006018 <_printf_i+0x244>)
 8005ec8:	2f6f      	cmp	r7, #111	; 0x6f
 8005eca:	bf0c      	ite	eq
 8005ecc:	2308      	moveq	r3, #8
 8005ece:	230a      	movne	r3, #10
 8005ed0:	2100      	movs	r1, #0
 8005ed2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ed6:	6866      	ldr	r6, [r4, #4]
 8005ed8:	60a6      	str	r6, [r4, #8]
 8005eda:	2e00      	cmp	r6, #0
 8005edc:	bfa2      	ittt	ge
 8005ede:	6821      	ldrge	r1, [r4, #0]
 8005ee0:	f021 0104 	bicge.w	r1, r1, #4
 8005ee4:	6021      	strge	r1, [r4, #0]
 8005ee6:	b90d      	cbnz	r5, 8005eec <_printf_i+0x118>
 8005ee8:	2e00      	cmp	r6, #0
 8005eea:	d04d      	beq.n	8005f88 <_printf_i+0x1b4>
 8005eec:	4616      	mov	r6, r2
 8005eee:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ef2:	fb03 5711 	mls	r7, r3, r1, r5
 8005ef6:	5dc7      	ldrb	r7, [r0, r7]
 8005ef8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005efc:	462f      	mov	r7, r5
 8005efe:	42bb      	cmp	r3, r7
 8005f00:	460d      	mov	r5, r1
 8005f02:	d9f4      	bls.n	8005eee <_printf_i+0x11a>
 8005f04:	2b08      	cmp	r3, #8
 8005f06:	d10b      	bne.n	8005f20 <_printf_i+0x14c>
 8005f08:	6823      	ldr	r3, [r4, #0]
 8005f0a:	07df      	lsls	r7, r3, #31
 8005f0c:	d508      	bpl.n	8005f20 <_printf_i+0x14c>
 8005f0e:	6923      	ldr	r3, [r4, #16]
 8005f10:	6861      	ldr	r1, [r4, #4]
 8005f12:	4299      	cmp	r1, r3
 8005f14:	bfde      	ittt	le
 8005f16:	2330      	movle	r3, #48	; 0x30
 8005f18:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f1c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005f20:	1b92      	subs	r2, r2, r6
 8005f22:	6122      	str	r2, [r4, #16]
 8005f24:	f8cd a000 	str.w	sl, [sp]
 8005f28:	464b      	mov	r3, r9
 8005f2a:	aa03      	add	r2, sp, #12
 8005f2c:	4621      	mov	r1, r4
 8005f2e:	4640      	mov	r0, r8
 8005f30:	f7ff fee2 	bl	8005cf8 <_printf_common>
 8005f34:	3001      	adds	r0, #1
 8005f36:	d14c      	bne.n	8005fd2 <_printf_i+0x1fe>
 8005f38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f3c:	b004      	add	sp, #16
 8005f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f42:	4835      	ldr	r0, [pc, #212]	; (8006018 <_printf_i+0x244>)
 8005f44:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005f48:	6823      	ldr	r3, [r4, #0]
 8005f4a:	680e      	ldr	r6, [r1, #0]
 8005f4c:	061f      	lsls	r7, r3, #24
 8005f4e:	f856 5b04 	ldr.w	r5, [r6], #4
 8005f52:	600e      	str	r6, [r1, #0]
 8005f54:	d514      	bpl.n	8005f80 <_printf_i+0x1ac>
 8005f56:	07d9      	lsls	r1, r3, #31
 8005f58:	bf44      	itt	mi
 8005f5a:	f043 0320 	orrmi.w	r3, r3, #32
 8005f5e:	6023      	strmi	r3, [r4, #0]
 8005f60:	b91d      	cbnz	r5, 8005f6a <_printf_i+0x196>
 8005f62:	6823      	ldr	r3, [r4, #0]
 8005f64:	f023 0320 	bic.w	r3, r3, #32
 8005f68:	6023      	str	r3, [r4, #0]
 8005f6a:	2310      	movs	r3, #16
 8005f6c:	e7b0      	b.n	8005ed0 <_printf_i+0xfc>
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	f043 0320 	orr.w	r3, r3, #32
 8005f74:	6023      	str	r3, [r4, #0]
 8005f76:	2378      	movs	r3, #120	; 0x78
 8005f78:	4828      	ldr	r0, [pc, #160]	; (800601c <_printf_i+0x248>)
 8005f7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005f7e:	e7e3      	b.n	8005f48 <_printf_i+0x174>
 8005f80:	065e      	lsls	r6, r3, #25
 8005f82:	bf48      	it	mi
 8005f84:	b2ad      	uxthmi	r5, r5
 8005f86:	e7e6      	b.n	8005f56 <_printf_i+0x182>
 8005f88:	4616      	mov	r6, r2
 8005f8a:	e7bb      	b.n	8005f04 <_printf_i+0x130>
 8005f8c:	680b      	ldr	r3, [r1, #0]
 8005f8e:	6826      	ldr	r6, [r4, #0]
 8005f90:	6960      	ldr	r0, [r4, #20]
 8005f92:	1d1d      	adds	r5, r3, #4
 8005f94:	600d      	str	r5, [r1, #0]
 8005f96:	0635      	lsls	r5, r6, #24
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	d501      	bpl.n	8005fa0 <_printf_i+0x1cc>
 8005f9c:	6018      	str	r0, [r3, #0]
 8005f9e:	e002      	b.n	8005fa6 <_printf_i+0x1d2>
 8005fa0:	0671      	lsls	r1, r6, #25
 8005fa2:	d5fb      	bpl.n	8005f9c <_printf_i+0x1c8>
 8005fa4:	8018      	strh	r0, [r3, #0]
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	6123      	str	r3, [r4, #16]
 8005faa:	4616      	mov	r6, r2
 8005fac:	e7ba      	b.n	8005f24 <_printf_i+0x150>
 8005fae:	680b      	ldr	r3, [r1, #0]
 8005fb0:	1d1a      	adds	r2, r3, #4
 8005fb2:	600a      	str	r2, [r1, #0]
 8005fb4:	681e      	ldr	r6, [r3, #0]
 8005fb6:	6862      	ldr	r2, [r4, #4]
 8005fb8:	2100      	movs	r1, #0
 8005fba:	4630      	mov	r0, r6
 8005fbc:	f7fa f918 	bl	80001f0 <memchr>
 8005fc0:	b108      	cbz	r0, 8005fc6 <_printf_i+0x1f2>
 8005fc2:	1b80      	subs	r0, r0, r6
 8005fc4:	6060      	str	r0, [r4, #4]
 8005fc6:	6863      	ldr	r3, [r4, #4]
 8005fc8:	6123      	str	r3, [r4, #16]
 8005fca:	2300      	movs	r3, #0
 8005fcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fd0:	e7a8      	b.n	8005f24 <_printf_i+0x150>
 8005fd2:	6923      	ldr	r3, [r4, #16]
 8005fd4:	4632      	mov	r2, r6
 8005fd6:	4649      	mov	r1, r9
 8005fd8:	4640      	mov	r0, r8
 8005fda:	47d0      	blx	sl
 8005fdc:	3001      	adds	r0, #1
 8005fde:	d0ab      	beq.n	8005f38 <_printf_i+0x164>
 8005fe0:	6823      	ldr	r3, [r4, #0]
 8005fe2:	079b      	lsls	r3, r3, #30
 8005fe4:	d413      	bmi.n	800600e <_printf_i+0x23a>
 8005fe6:	68e0      	ldr	r0, [r4, #12]
 8005fe8:	9b03      	ldr	r3, [sp, #12]
 8005fea:	4298      	cmp	r0, r3
 8005fec:	bfb8      	it	lt
 8005fee:	4618      	movlt	r0, r3
 8005ff0:	e7a4      	b.n	8005f3c <_printf_i+0x168>
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	4632      	mov	r2, r6
 8005ff6:	4649      	mov	r1, r9
 8005ff8:	4640      	mov	r0, r8
 8005ffa:	47d0      	blx	sl
 8005ffc:	3001      	adds	r0, #1
 8005ffe:	d09b      	beq.n	8005f38 <_printf_i+0x164>
 8006000:	3501      	adds	r5, #1
 8006002:	68e3      	ldr	r3, [r4, #12]
 8006004:	9903      	ldr	r1, [sp, #12]
 8006006:	1a5b      	subs	r3, r3, r1
 8006008:	42ab      	cmp	r3, r5
 800600a:	dcf2      	bgt.n	8005ff2 <_printf_i+0x21e>
 800600c:	e7eb      	b.n	8005fe6 <_printf_i+0x212>
 800600e:	2500      	movs	r5, #0
 8006010:	f104 0619 	add.w	r6, r4, #25
 8006014:	e7f5      	b.n	8006002 <_printf_i+0x22e>
 8006016:	bf00      	nop
 8006018:	0800a04e 	.word	0x0800a04e
 800601c:	0800a05f 	.word	0x0800a05f

08006020 <_scanf_float>:
 8006020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006024:	b087      	sub	sp, #28
 8006026:	4617      	mov	r7, r2
 8006028:	9303      	str	r3, [sp, #12]
 800602a:	688b      	ldr	r3, [r1, #8]
 800602c:	1e5a      	subs	r2, r3, #1
 800602e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006032:	bf83      	ittte	hi
 8006034:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006038:	195b      	addhi	r3, r3, r5
 800603a:	9302      	strhi	r3, [sp, #8]
 800603c:	2300      	movls	r3, #0
 800603e:	bf86      	itte	hi
 8006040:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006044:	608b      	strhi	r3, [r1, #8]
 8006046:	9302      	strls	r3, [sp, #8]
 8006048:	680b      	ldr	r3, [r1, #0]
 800604a:	468b      	mov	fp, r1
 800604c:	2500      	movs	r5, #0
 800604e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006052:	f84b 3b1c 	str.w	r3, [fp], #28
 8006056:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800605a:	4680      	mov	r8, r0
 800605c:	460c      	mov	r4, r1
 800605e:	465e      	mov	r6, fp
 8006060:	46aa      	mov	sl, r5
 8006062:	46a9      	mov	r9, r5
 8006064:	9501      	str	r5, [sp, #4]
 8006066:	68a2      	ldr	r2, [r4, #8]
 8006068:	b152      	cbz	r2, 8006080 <_scanf_float+0x60>
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	2b4e      	cmp	r3, #78	; 0x4e
 8006070:	d864      	bhi.n	800613c <_scanf_float+0x11c>
 8006072:	2b40      	cmp	r3, #64	; 0x40
 8006074:	d83c      	bhi.n	80060f0 <_scanf_float+0xd0>
 8006076:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800607a:	b2c8      	uxtb	r0, r1
 800607c:	280e      	cmp	r0, #14
 800607e:	d93a      	bls.n	80060f6 <_scanf_float+0xd6>
 8006080:	f1b9 0f00 	cmp.w	r9, #0
 8006084:	d003      	beq.n	800608e <_scanf_float+0x6e>
 8006086:	6823      	ldr	r3, [r4, #0]
 8006088:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800608c:	6023      	str	r3, [r4, #0]
 800608e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006092:	f1ba 0f01 	cmp.w	sl, #1
 8006096:	f200 8113 	bhi.w	80062c0 <_scanf_float+0x2a0>
 800609a:	455e      	cmp	r6, fp
 800609c:	f200 8105 	bhi.w	80062aa <_scanf_float+0x28a>
 80060a0:	2501      	movs	r5, #1
 80060a2:	4628      	mov	r0, r5
 80060a4:	b007      	add	sp, #28
 80060a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060aa:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80060ae:	2a0d      	cmp	r2, #13
 80060b0:	d8e6      	bhi.n	8006080 <_scanf_float+0x60>
 80060b2:	a101      	add	r1, pc, #4	; (adr r1, 80060b8 <_scanf_float+0x98>)
 80060b4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80060b8:	080061f7 	.word	0x080061f7
 80060bc:	08006081 	.word	0x08006081
 80060c0:	08006081 	.word	0x08006081
 80060c4:	08006081 	.word	0x08006081
 80060c8:	08006257 	.word	0x08006257
 80060cc:	0800622f 	.word	0x0800622f
 80060d0:	08006081 	.word	0x08006081
 80060d4:	08006081 	.word	0x08006081
 80060d8:	08006205 	.word	0x08006205
 80060dc:	08006081 	.word	0x08006081
 80060e0:	08006081 	.word	0x08006081
 80060e4:	08006081 	.word	0x08006081
 80060e8:	08006081 	.word	0x08006081
 80060ec:	080061bd 	.word	0x080061bd
 80060f0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80060f4:	e7db      	b.n	80060ae <_scanf_float+0x8e>
 80060f6:	290e      	cmp	r1, #14
 80060f8:	d8c2      	bhi.n	8006080 <_scanf_float+0x60>
 80060fa:	a001      	add	r0, pc, #4	; (adr r0, 8006100 <_scanf_float+0xe0>)
 80060fc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006100:	080061af 	.word	0x080061af
 8006104:	08006081 	.word	0x08006081
 8006108:	080061af 	.word	0x080061af
 800610c:	08006243 	.word	0x08006243
 8006110:	08006081 	.word	0x08006081
 8006114:	0800615d 	.word	0x0800615d
 8006118:	08006199 	.word	0x08006199
 800611c:	08006199 	.word	0x08006199
 8006120:	08006199 	.word	0x08006199
 8006124:	08006199 	.word	0x08006199
 8006128:	08006199 	.word	0x08006199
 800612c:	08006199 	.word	0x08006199
 8006130:	08006199 	.word	0x08006199
 8006134:	08006199 	.word	0x08006199
 8006138:	08006199 	.word	0x08006199
 800613c:	2b6e      	cmp	r3, #110	; 0x6e
 800613e:	d809      	bhi.n	8006154 <_scanf_float+0x134>
 8006140:	2b60      	cmp	r3, #96	; 0x60
 8006142:	d8b2      	bhi.n	80060aa <_scanf_float+0x8a>
 8006144:	2b54      	cmp	r3, #84	; 0x54
 8006146:	d077      	beq.n	8006238 <_scanf_float+0x218>
 8006148:	2b59      	cmp	r3, #89	; 0x59
 800614a:	d199      	bne.n	8006080 <_scanf_float+0x60>
 800614c:	2d07      	cmp	r5, #7
 800614e:	d197      	bne.n	8006080 <_scanf_float+0x60>
 8006150:	2508      	movs	r5, #8
 8006152:	e029      	b.n	80061a8 <_scanf_float+0x188>
 8006154:	2b74      	cmp	r3, #116	; 0x74
 8006156:	d06f      	beq.n	8006238 <_scanf_float+0x218>
 8006158:	2b79      	cmp	r3, #121	; 0x79
 800615a:	e7f6      	b.n	800614a <_scanf_float+0x12a>
 800615c:	6821      	ldr	r1, [r4, #0]
 800615e:	05c8      	lsls	r0, r1, #23
 8006160:	d51a      	bpl.n	8006198 <_scanf_float+0x178>
 8006162:	9b02      	ldr	r3, [sp, #8]
 8006164:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006168:	6021      	str	r1, [r4, #0]
 800616a:	f109 0901 	add.w	r9, r9, #1
 800616e:	b11b      	cbz	r3, 8006178 <_scanf_float+0x158>
 8006170:	3b01      	subs	r3, #1
 8006172:	3201      	adds	r2, #1
 8006174:	9302      	str	r3, [sp, #8]
 8006176:	60a2      	str	r2, [r4, #8]
 8006178:	68a3      	ldr	r3, [r4, #8]
 800617a:	3b01      	subs	r3, #1
 800617c:	60a3      	str	r3, [r4, #8]
 800617e:	6923      	ldr	r3, [r4, #16]
 8006180:	3301      	adds	r3, #1
 8006182:	6123      	str	r3, [r4, #16]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	3b01      	subs	r3, #1
 8006188:	2b00      	cmp	r3, #0
 800618a:	607b      	str	r3, [r7, #4]
 800618c:	f340 8084 	ble.w	8006298 <_scanf_float+0x278>
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	3301      	adds	r3, #1
 8006194:	603b      	str	r3, [r7, #0]
 8006196:	e766      	b.n	8006066 <_scanf_float+0x46>
 8006198:	eb1a 0f05 	cmn.w	sl, r5
 800619c:	f47f af70 	bne.w	8006080 <_scanf_float+0x60>
 80061a0:	6822      	ldr	r2, [r4, #0]
 80061a2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80061a6:	6022      	str	r2, [r4, #0]
 80061a8:	f806 3b01 	strb.w	r3, [r6], #1
 80061ac:	e7e4      	b.n	8006178 <_scanf_float+0x158>
 80061ae:	6822      	ldr	r2, [r4, #0]
 80061b0:	0610      	lsls	r0, r2, #24
 80061b2:	f57f af65 	bpl.w	8006080 <_scanf_float+0x60>
 80061b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061ba:	e7f4      	b.n	80061a6 <_scanf_float+0x186>
 80061bc:	f1ba 0f00 	cmp.w	sl, #0
 80061c0:	d10e      	bne.n	80061e0 <_scanf_float+0x1c0>
 80061c2:	f1b9 0f00 	cmp.w	r9, #0
 80061c6:	d10e      	bne.n	80061e6 <_scanf_float+0x1c6>
 80061c8:	6822      	ldr	r2, [r4, #0]
 80061ca:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80061ce:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80061d2:	d108      	bne.n	80061e6 <_scanf_float+0x1c6>
 80061d4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80061d8:	6022      	str	r2, [r4, #0]
 80061da:	f04f 0a01 	mov.w	sl, #1
 80061de:	e7e3      	b.n	80061a8 <_scanf_float+0x188>
 80061e0:	f1ba 0f02 	cmp.w	sl, #2
 80061e4:	d055      	beq.n	8006292 <_scanf_float+0x272>
 80061e6:	2d01      	cmp	r5, #1
 80061e8:	d002      	beq.n	80061f0 <_scanf_float+0x1d0>
 80061ea:	2d04      	cmp	r5, #4
 80061ec:	f47f af48 	bne.w	8006080 <_scanf_float+0x60>
 80061f0:	3501      	adds	r5, #1
 80061f2:	b2ed      	uxtb	r5, r5
 80061f4:	e7d8      	b.n	80061a8 <_scanf_float+0x188>
 80061f6:	f1ba 0f01 	cmp.w	sl, #1
 80061fa:	f47f af41 	bne.w	8006080 <_scanf_float+0x60>
 80061fe:	f04f 0a02 	mov.w	sl, #2
 8006202:	e7d1      	b.n	80061a8 <_scanf_float+0x188>
 8006204:	b97d      	cbnz	r5, 8006226 <_scanf_float+0x206>
 8006206:	f1b9 0f00 	cmp.w	r9, #0
 800620a:	f47f af3c 	bne.w	8006086 <_scanf_float+0x66>
 800620e:	6822      	ldr	r2, [r4, #0]
 8006210:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006214:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006218:	f47f af39 	bne.w	800608e <_scanf_float+0x6e>
 800621c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006220:	6022      	str	r2, [r4, #0]
 8006222:	2501      	movs	r5, #1
 8006224:	e7c0      	b.n	80061a8 <_scanf_float+0x188>
 8006226:	2d03      	cmp	r5, #3
 8006228:	d0e2      	beq.n	80061f0 <_scanf_float+0x1d0>
 800622a:	2d05      	cmp	r5, #5
 800622c:	e7de      	b.n	80061ec <_scanf_float+0x1cc>
 800622e:	2d02      	cmp	r5, #2
 8006230:	f47f af26 	bne.w	8006080 <_scanf_float+0x60>
 8006234:	2503      	movs	r5, #3
 8006236:	e7b7      	b.n	80061a8 <_scanf_float+0x188>
 8006238:	2d06      	cmp	r5, #6
 800623a:	f47f af21 	bne.w	8006080 <_scanf_float+0x60>
 800623e:	2507      	movs	r5, #7
 8006240:	e7b2      	b.n	80061a8 <_scanf_float+0x188>
 8006242:	6822      	ldr	r2, [r4, #0]
 8006244:	0591      	lsls	r1, r2, #22
 8006246:	f57f af1b 	bpl.w	8006080 <_scanf_float+0x60>
 800624a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800624e:	6022      	str	r2, [r4, #0]
 8006250:	f8cd 9004 	str.w	r9, [sp, #4]
 8006254:	e7a8      	b.n	80061a8 <_scanf_float+0x188>
 8006256:	6822      	ldr	r2, [r4, #0]
 8006258:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800625c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006260:	d006      	beq.n	8006270 <_scanf_float+0x250>
 8006262:	0550      	lsls	r0, r2, #21
 8006264:	f57f af0c 	bpl.w	8006080 <_scanf_float+0x60>
 8006268:	f1b9 0f00 	cmp.w	r9, #0
 800626c:	f43f af0f 	beq.w	800608e <_scanf_float+0x6e>
 8006270:	0591      	lsls	r1, r2, #22
 8006272:	bf58      	it	pl
 8006274:	9901      	ldrpl	r1, [sp, #4]
 8006276:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800627a:	bf58      	it	pl
 800627c:	eba9 0101 	subpl.w	r1, r9, r1
 8006280:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006284:	bf58      	it	pl
 8006286:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800628a:	6022      	str	r2, [r4, #0]
 800628c:	f04f 0900 	mov.w	r9, #0
 8006290:	e78a      	b.n	80061a8 <_scanf_float+0x188>
 8006292:	f04f 0a03 	mov.w	sl, #3
 8006296:	e787      	b.n	80061a8 <_scanf_float+0x188>
 8006298:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800629c:	4639      	mov	r1, r7
 800629e:	4640      	mov	r0, r8
 80062a0:	4798      	blx	r3
 80062a2:	2800      	cmp	r0, #0
 80062a4:	f43f aedf 	beq.w	8006066 <_scanf_float+0x46>
 80062a8:	e6ea      	b.n	8006080 <_scanf_float+0x60>
 80062aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80062ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80062b2:	463a      	mov	r2, r7
 80062b4:	4640      	mov	r0, r8
 80062b6:	4798      	blx	r3
 80062b8:	6923      	ldr	r3, [r4, #16]
 80062ba:	3b01      	subs	r3, #1
 80062bc:	6123      	str	r3, [r4, #16]
 80062be:	e6ec      	b.n	800609a <_scanf_float+0x7a>
 80062c0:	1e6b      	subs	r3, r5, #1
 80062c2:	2b06      	cmp	r3, #6
 80062c4:	d825      	bhi.n	8006312 <_scanf_float+0x2f2>
 80062c6:	2d02      	cmp	r5, #2
 80062c8:	d836      	bhi.n	8006338 <_scanf_float+0x318>
 80062ca:	455e      	cmp	r6, fp
 80062cc:	f67f aee8 	bls.w	80060a0 <_scanf_float+0x80>
 80062d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80062d4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80062d8:	463a      	mov	r2, r7
 80062da:	4640      	mov	r0, r8
 80062dc:	4798      	blx	r3
 80062de:	6923      	ldr	r3, [r4, #16]
 80062e0:	3b01      	subs	r3, #1
 80062e2:	6123      	str	r3, [r4, #16]
 80062e4:	e7f1      	b.n	80062ca <_scanf_float+0x2aa>
 80062e6:	9802      	ldr	r0, [sp, #8]
 80062e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80062ec:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80062f0:	9002      	str	r0, [sp, #8]
 80062f2:	463a      	mov	r2, r7
 80062f4:	4640      	mov	r0, r8
 80062f6:	4798      	blx	r3
 80062f8:	6923      	ldr	r3, [r4, #16]
 80062fa:	3b01      	subs	r3, #1
 80062fc:	6123      	str	r3, [r4, #16]
 80062fe:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006302:	fa5f fa8a 	uxtb.w	sl, sl
 8006306:	f1ba 0f02 	cmp.w	sl, #2
 800630a:	d1ec      	bne.n	80062e6 <_scanf_float+0x2c6>
 800630c:	3d03      	subs	r5, #3
 800630e:	b2ed      	uxtb	r5, r5
 8006310:	1b76      	subs	r6, r6, r5
 8006312:	6823      	ldr	r3, [r4, #0]
 8006314:	05da      	lsls	r2, r3, #23
 8006316:	d52f      	bpl.n	8006378 <_scanf_float+0x358>
 8006318:	055b      	lsls	r3, r3, #21
 800631a:	d510      	bpl.n	800633e <_scanf_float+0x31e>
 800631c:	455e      	cmp	r6, fp
 800631e:	f67f aebf 	bls.w	80060a0 <_scanf_float+0x80>
 8006322:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006326:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800632a:	463a      	mov	r2, r7
 800632c:	4640      	mov	r0, r8
 800632e:	4798      	blx	r3
 8006330:	6923      	ldr	r3, [r4, #16]
 8006332:	3b01      	subs	r3, #1
 8006334:	6123      	str	r3, [r4, #16]
 8006336:	e7f1      	b.n	800631c <_scanf_float+0x2fc>
 8006338:	46aa      	mov	sl, r5
 800633a:	9602      	str	r6, [sp, #8]
 800633c:	e7df      	b.n	80062fe <_scanf_float+0x2de>
 800633e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006342:	6923      	ldr	r3, [r4, #16]
 8006344:	2965      	cmp	r1, #101	; 0x65
 8006346:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800634a:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800634e:	6123      	str	r3, [r4, #16]
 8006350:	d00c      	beq.n	800636c <_scanf_float+0x34c>
 8006352:	2945      	cmp	r1, #69	; 0x45
 8006354:	d00a      	beq.n	800636c <_scanf_float+0x34c>
 8006356:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800635a:	463a      	mov	r2, r7
 800635c:	4640      	mov	r0, r8
 800635e:	4798      	blx	r3
 8006360:	6923      	ldr	r3, [r4, #16]
 8006362:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006366:	3b01      	subs	r3, #1
 8006368:	1eb5      	subs	r5, r6, #2
 800636a:	6123      	str	r3, [r4, #16]
 800636c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006370:	463a      	mov	r2, r7
 8006372:	4640      	mov	r0, r8
 8006374:	4798      	blx	r3
 8006376:	462e      	mov	r6, r5
 8006378:	6825      	ldr	r5, [r4, #0]
 800637a:	f015 0510 	ands.w	r5, r5, #16
 800637e:	d158      	bne.n	8006432 <_scanf_float+0x412>
 8006380:	7035      	strb	r5, [r6, #0]
 8006382:	6823      	ldr	r3, [r4, #0]
 8006384:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006388:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800638c:	d11c      	bne.n	80063c8 <_scanf_float+0x3a8>
 800638e:	9b01      	ldr	r3, [sp, #4]
 8006390:	454b      	cmp	r3, r9
 8006392:	eba3 0209 	sub.w	r2, r3, r9
 8006396:	d124      	bne.n	80063e2 <_scanf_float+0x3c2>
 8006398:	2200      	movs	r2, #0
 800639a:	4659      	mov	r1, fp
 800639c:	4640      	mov	r0, r8
 800639e:	f000 fed1 	bl	8007144 <_strtod_r>
 80063a2:	9b03      	ldr	r3, [sp, #12]
 80063a4:	6821      	ldr	r1, [r4, #0]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f011 0f02 	tst.w	r1, #2
 80063ac:	ec57 6b10 	vmov	r6, r7, d0
 80063b0:	f103 0204 	add.w	r2, r3, #4
 80063b4:	d020      	beq.n	80063f8 <_scanf_float+0x3d8>
 80063b6:	9903      	ldr	r1, [sp, #12]
 80063b8:	600a      	str	r2, [r1, #0]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	e9c3 6700 	strd	r6, r7, [r3]
 80063c0:	68e3      	ldr	r3, [r4, #12]
 80063c2:	3301      	adds	r3, #1
 80063c4:	60e3      	str	r3, [r4, #12]
 80063c6:	e66c      	b.n	80060a2 <_scanf_float+0x82>
 80063c8:	9b04      	ldr	r3, [sp, #16]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d0e4      	beq.n	8006398 <_scanf_float+0x378>
 80063ce:	9905      	ldr	r1, [sp, #20]
 80063d0:	230a      	movs	r3, #10
 80063d2:	462a      	mov	r2, r5
 80063d4:	3101      	adds	r1, #1
 80063d6:	4640      	mov	r0, r8
 80063d8:	f000 ff3e 	bl	8007258 <_strtol_r>
 80063dc:	9b04      	ldr	r3, [sp, #16]
 80063de:	9e05      	ldr	r6, [sp, #20]
 80063e0:	1ac2      	subs	r2, r0, r3
 80063e2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80063e6:	429e      	cmp	r6, r3
 80063e8:	bf28      	it	cs
 80063ea:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80063ee:	4912      	ldr	r1, [pc, #72]	; (8006438 <_scanf_float+0x418>)
 80063f0:	4630      	mov	r0, r6
 80063f2:	f000 f85f 	bl	80064b4 <siprintf>
 80063f6:	e7cf      	b.n	8006398 <_scanf_float+0x378>
 80063f8:	f011 0f04 	tst.w	r1, #4
 80063fc:	9903      	ldr	r1, [sp, #12]
 80063fe:	600a      	str	r2, [r1, #0]
 8006400:	d1db      	bne.n	80063ba <_scanf_float+0x39a>
 8006402:	f8d3 8000 	ldr.w	r8, [r3]
 8006406:	ee10 2a10 	vmov	r2, s0
 800640a:	ee10 0a10 	vmov	r0, s0
 800640e:	463b      	mov	r3, r7
 8006410:	4639      	mov	r1, r7
 8006412:	f7fa fb93 	bl	8000b3c <__aeabi_dcmpun>
 8006416:	b128      	cbz	r0, 8006424 <_scanf_float+0x404>
 8006418:	4808      	ldr	r0, [pc, #32]	; (800643c <_scanf_float+0x41c>)
 800641a:	f000 f811 	bl	8006440 <nanf>
 800641e:	ed88 0a00 	vstr	s0, [r8]
 8006422:	e7cd      	b.n	80063c0 <_scanf_float+0x3a0>
 8006424:	4630      	mov	r0, r6
 8006426:	4639      	mov	r1, r7
 8006428:	f7fa fbe6 	bl	8000bf8 <__aeabi_d2f>
 800642c:	f8c8 0000 	str.w	r0, [r8]
 8006430:	e7c6      	b.n	80063c0 <_scanf_float+0x3a0>
 8006432:	2500      	movs	r5, #0
 8006434:	e635      	b.n	80060a2 <_scanf_float+0x82>
 8006436:	bf00      	nop
 8006438:	0800a070 	.word	0x0800a070
 800643c:	0800a488 	.word	0x0800a488

08006440 <nanf>:
 8006440:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006448 <nanf+0x8>
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop
 8006448:	7fc00000 	.word	0x7fc00000

0800644c <sniprintf>:
 800644c:	b40c      	push	{r2, r3}
 800644e:	b530      	push	{r4, r5, lr}
 8006450:	4b17      	ldr	r3, [pc, #92]	; (80064b0 <sniprintf+0x64>)
 8006452:	1e0c      	subs	r4, r1, #0
 8006454:	681d      	ldr	r5, [r3, #0]
 8006456:	b09d      	sub	sp, #116	; 0x74
 8006458:	da08      	bge.n	800646c <sniprintf+0x20>
 800645a:	238b      	movs	r3, #139	; 0x8b
 800645c:	602b      	str	r3, [r5, #0]
 800645e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006462:	b01d      	add	sp, #116	; 0x74
 8006464:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006468:	b002      	add	sp, #8
 800646a:	4770      	bx	lr
 800646c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006470:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006474:	bf14      	ite	ne
 8006476:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800647a:	4623      	moveq	r3, r4
 800647c:	9304      	str	r3, [sp, #16]
 800647e:	9307      	str	r3, [sp, #28]
 8006480:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006484:	9002      	str	r0, [sp, #8]
 8006486:	9006      	str	r0, [sp, #24]
 8006488:	f8ad 3016 	strh.w	r3, [sp, #22]
 800648c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800648e:	ab21      	add	r3, sp, #132	; 0x84
 8006490:	a902      	add	r1, sp, #8
 8006492:	4628      	mov	r0, r5
 8006494:	9301      	str	r3, [sp, #4]
 8006496:	f002 fec7 	bl	8009228 <_svfiprintf_r>
 800649a:	1c43      	adds	r3, r0, #1
 800649c:	bfbc      	itt	lt
 800649e:	238b      	movlt	r3, #139	; 0x8b
 80064a0:	602b      	strlt	r3, [r5, #0]
 80064a2:	2c00      	cmp	r4, #0
 80064a4:	d0dd      	beq.n	8006462 <sniprintf+0x16>
 80064a6:	9b02      	ldr	r3, [sp, #8]
 80064a8:	2200      	movs	r2, #0
 80064aa:	701a      	strb	r2, [r3, #0]
 80064ac:	e7d9      	b.n	8006462 <sniprintf+0x16>
 80064ae:	bf00      	nop
 80064b0:	20000108 	.word	0x20000108

080064b4 <siprintf>:
 80064b4:	b40e      	push	{r1, r2, r3}
 80064b6:	b500      	push	{lr}
 80064b8:	b09c      	sub	sp, #112	; 0x70
 80064ba:	ab1d      	add	r3, sp, #116	; 0x74
 80064bc:	9002      	str	r0, [sp, #8]
 80064be:	9006      	str	r0, [sp, #24]
 80064c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80064c4:	4809      	ldr	r0, [pc, #36]	; (80064ec <siprintf+0x38>)
 80064c6:	9107      	str	r1, [sp, #28]
 80064c8:	9104      	str	r1, [sp, #16]
 80064ca:	4909      	ldr	r1, [pc, #36]	; (80064f0 <siprintf+0x3c>)
 80064cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80064d0:	9105      	str	r1, [sp, #20]
 80064d2:	6800      	ldr	r0, [r0, #0]
 80064d4:	9301      	str	r3, [sp, #4]
 80064d6:	a902      	add	r1, sp, #8
 80064d8:	f002 fea6 	bl	8009228 <_svfiprintf_r>
 80064dc:	9b02      	ldr	r3, [sp, #8]
 80064de:	2200      	movs	r2, #0
 80064e0:	701a      	strb	r2, [r3, #0]
 80064e2:	b01c      	add	sp, #112	; 0x70
 80064e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80064e8:	b003      	add	sp, #12
 80064ea:	4770      	bx	lr
 80064ec:	20000108 	.word	0x20000108
 80064f0:	ffff0208 	.word	0xffff0208

080064f4 <sulp>:
 80064f4:	b570      	push	{r4, r5, r6, lr}
 80064f6:	4604      	mov	r4, r0
 80064f8:	460d      	mov	r5, r1
 80064fa:	ec45 4b10 	vmov	d0, r4, r5
 80064fe:	4616      	mov	r6, r2
 8006500:	f002 fc2e 	bl	8008d60 <__ulp>
 8006504:	ec51 0b10 	vmov	r0, r1, d0
 8006508:	b17e      	cbz	r6, 800652a <sulp+0x36>
 800650a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800650e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006512:	2b00      	cmp	r3, #0
 8006514:	dd09      	ble.n	800652a <sulp+0x36>
 8006516:	051b      	lsls	r3, r3, #20
 8006518:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800651c:	2400      	movs	r4, #0
 800651e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006522:	4622      	mov	r2, r4
 8006524:	462b      	mov	r3, r5
 8006526:	f7fa f86f 	bl	8000608 <__aeabi_dmul>
 800652a:	bd70      	pop	{r4, r5, r6, pc}
 800652c:	0000      	movs	r0, r0
	...

08006530 <_strtod_l>:
 8006530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006534:	b0a3      	sub	sp, #140	; 0x8c
 8006536:	461f      	mov	r7, r3
 8006538:	2300      	movs	r3, #0
 800653a:	931e      	str	r3, [sp, #120]	; 0x78
 800653c:	4ba4      	ldr	r3, [pc, #656]	; (80067d0 <_strtod_l+0x2a0>)
 800653e:	9219      	str	r2, [sp, #100]	; 0x64
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	9307      	str	r3, [sp, #28]
 8006544:	4604      	mov	r4, r0
 8006546:	4618      	mov	r0, r3
 8006548:	4688      	mov	r8, r1
 800654a:	f7f9 fe49 	bl	80001e0 <strlen>
 800654e:	f04f 0a00 	mov.w	sl, #0
 8006552:	4605      	mov	r5, r0
 8006554:	f04f 0b00 	mov.w	fp, #0
 8006558:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800655c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800655e:	781a      	ldrb	r2, [r3, #0]
 8006560:	2a2b      	cmp	r2, #43	; 0x2b
 8006562:	d04c      	beq.n	80065fe <_strtod_l+0xce>
 8006564:	d839      	bhi.n	80065da <_strtod_l+0xaa>
 8006566:	2a0d      	cmp	r2, #13
 8006568:	d832      	bhi.n	80065d0 <_strtod_l+0xa0>
 800656a:	2a08      	cmp	r2, #8
 800656c:	d832      	bhi.n	80065d4 <_strtod_l+0xa4>
 800656e:	2a00      	cmp	r2, #0
 8006570:	d03c      	beq.n	80065ec <_strtod_l+0xbc>
 8006572:	2300      	movs	r3, #0
 8006574:	930e      	str	r3, [sp, #56]	; 0x38
 8006576:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006578:	7833      	ldrb	r3, [r6, #0]
 800657a:	2b30      	cmp	r3, #48	; 0x30
 800657c:	f040 80b4 	bne.w	80066e8 <_strtod_l+0x1b8>
 8006580:	7873      	ldrb	r3, [r6, #1]
 8006582:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006586:	2b58      	cmp	r3, #88	; 0x58
 8006588:	d16c      	bne.n	8006664 <_strtod_l+0x134>
 800658a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800658c:	9301      	str	r3, [sp, #4]
 800658e:	ab1e      	add	r3, sp, #120	; 0x78
 8006590:	9702      	str	r7, [sp, #8]
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	4a8f      	ldr	r2, [pc, #572]	; (80067d4 <_strtod_l+0x2a4>)
 8006596:	ab1f      	add	r3, sp, #124	; 0x7c
 8006598:	a91d      	add	r1, sp, #116	; 0x74
 800659a:	4620      	mov	r0, r4
 800659c:	f001 fd40 	bl	8008020 <__gethex>
 80065a0:	f010 0707 	ands.w	r7, r0, #7
 80065a4:	4605      	mov	r5, r0
 80065a6:	d005      	beq.n	80065b4 <_strtod_l+0x84>
 80065a8:	2f06      	cmp	r7, #6
 80065aa:	d12a      	bne.n	8006602 <_strtod_l+0xd2>
 80065ac:	3601      	adds	r6, #1
 80065ae:	2300      	movs	r3, #0
 80065b0:	961d      	str	r6, [sp, #116]	; 0x74
 80065b2:	930e      	str	r3, [sp, #56]	; 0x38
 80065b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	f040 8596 	bne.w	80070e8 <_strtod_l+0xbb8>
 80065bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065be:	b1db      	cbz	r3, 80065f8 <_strtod_l+0xc8>
 80065c0:	4652      	mov	r2, sl
 80065c2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80065c6:	ec43 2b10 	vmov	d0, r2, r3
 80065ca:	b023      	add	sp, #140	; 0x8c
 80065cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d0:	2a20      	cmp	r2, #32
 80065d2:	d1ce      	bne.n	8006572 <_strtod_l+0x42>
 80065d4:	3301      	adds	r3, #1
 80065d6:	931d      	str	r3, [sp, #116]	; 0x74
 80065d8:	e7c0      	b.n	800655c <_strtod_l+0x2c>
 80065da:	2a2d      	cmp	r2, #45	; 0x2d
 80065dc:	d1c9      	bne.n	8006572 <_strtod_l+0x42>
 80065de:	2201      	movs	r2, #1
 80065e0:	920e      	str	r2, [sp, #56]	; 0x38
 80065e2:	1c5a      	adds	r2, r3, #1
 80065e4:	921d      	str	r2, [sp, #116]	; 0x74
 80065e6:	785b      	ldrb	r3, [r3, #1]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1c4      	bne.n	8006576 <_strtod_l+0x46>
 80065ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80065ee:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f040 8576 	bne.w	80070e4 <_strtod_l+0xbb4>
 80065f8:	4652      	mov	r2, sl
 80065fa:	465b      	mov	r3, fp
 80065fc:	e7e3      	b.n	80065c6 <_strtod_l+0x96>
 80065fe:	2200      	movs	r2, #0
 8006600:	e7ee      	b.n	80065e0 <_strtod_l+0xb0>
 8006602:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006604:	b13a      	cbz	r2, 8006616 <_strtod_l+0xe6>
 8006606:	2135      	movs	r1, #53	; 0x35
 8006608:	a820      	add	r0, sp, #128	; 0x80
 800660a:	f002 fcb4 	bl	8008f76 <__copybits>
 800660e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006610:	4620      	mov	r0, r4
 8006612:	f002 f879 	bl	8008708 <_Bfree>
 8006616:	3f01      	subs	r7, #1
 8006618:	2f05      	cmp	r7, #5
 800661a:	d807      	bhi.n	800662c <_strtod_l+0xfc>
 800661c:	e8df f007 	tbb	[pc, r7]
 8006620:	1d180b0e 	.word	0x1d180b0e
 8006624:	030e      	.short	0x030e
 8006626:	f04f 0b00 	mov.w	fp, #0
 800662a:	46da      	mov	sl, fp
 800662c:	0728      	lsls	r0, r5, #28
 800662e:	d5c1      	bpl.n	80065b4 <_strtod_l+0x84>
 8006630:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006634:	e7be      	b.n	80065b4 <_strtod_l+0x84>
 8006636:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800663a:	e7f7      	b.n	800662c <_strtod_l+0xfc>
 800663c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006640:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006642:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006646:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800664a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800664e:	e7ed      	b.n	800662c <_strtod_l+0xfc>
 8006650:	f8df b184 	ldr.w	fp, [pc, #388]	; 80067d8 <_strtod_l+0x2a8>
 8006654:	f04f 0a00 	mov.w	sl, #0
 8006658:	e7e8      	b.n	800662c <_strtod_l+0xfc>
 800665a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800665e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006662:	e7e3      	b.n	800662c <_strtod_l+0xfc>
 8006664:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006666:	1c5a      	adds	r2, r3, #1
 8006668:	921d      	str	r2, [sp, #116]	; 0x74
 800666a:	785b      	ldrb	r3, [r3, #1]
 800666c:	2b30      	cmp	r3, #48	; 0x30
 800666e:	d0f9      	beq.n	8006664 <_strtod_l+0x134>
 8006670:	2b00      	cmp	r3, #0
 8006672:	d09f      	beq.n	80065b4 <_strtod_l+0x84>
 8006674:	2301      	movs	r3, #1
 8006676:	f04f 0900 	mov.w	r9, #0
 800667a:	9304      	str	r3, [sp, #16]
 800667c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800667e:	930a      	str	r3, [sp, #40]	; 0x28
 8006680:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006684:	464f      	mov	r7, r9
 8006686:	220a      	movs	r2, #10
 8006688:	981d      	ldr	r0, [sp, #116]	; 0x74
 800668a:	7806      	ldrb	r6, [r0, #0]
 800668c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006690:	b2d9      	uxtb	r1, r3
 8006692:	2909      	cmp	r1, #9
 8006694:	d92a      	bls.n	80066ec <_strtod_l+0x1bc>
 8006696:	9907      	ldr	r1, [sp, #28]
 8006698:	462a      	mov	r2, r5
 800669a:	f002 fedd 	bl	8009458 <strncmp>
 800669e:	b398      	cbz	r0, 8006708 <_strtod_l+0x1d8>
 80066a0:	2000      	movs	r0, #0
 80066a2:	4633      	mov	r3, r6
 80066a4:	463d      	mov	r5, r7
 80066a6:	9007      	str	r0, [sp, #28]
 80066a8:	4602      	mov	r2, r0
 80066aa:	2b65      	cmp	r3, #101	; 0x65
 80066ac:	d001      	beq.n	80066b2 <_strtod_l+0x182>
 80066ae:	2b45      	cmp	r3, #69	; 0x45
 80066b0:	d118      	bne.n	80066e4 <_strtod_l+0x1b4>
 80066b2:	b91d      	cbnz	r5, 80066bc <_strtod_l+0x18c>
 80066b4:	9b04      	ldr	r3, [sp, #16]
 80066b6:	4303      	orrs	r3, r0
 80066b8:	d098      	beq.n	80065ec <_strtod_l+0xbc>
 80066ba:	2500      	movs	r5, #0
 80066bc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80066c0:	f108 0301 	add.w	r3, r8, #1
 80066c4:	931d      	str	r3, [sp, #116]	; 0x74
 80066c6:	f898 3001 	ldrb.w	r3, [r8, #1]
 80066ca:	2b2b      	cmp	r3, #43	; 0x2b
 80066cc:	d075      	beq.n	80067ba <_strtod_l+0x28a>
 80066ce:	2b2d      	cmp	r3, #45	; 0x2d
 80066d0:	d07b      	beq.n	80067ca <_strtod_l+0x29a>
 80066d2:	f04f 0c00 	mov.w	ip, #0
 80066d6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80066da:	2909      	cmp	r1, #9
 80066dc:	f240 8082 	bls.w	80067e4 <_strtod_l+0x2b4>
 80066e0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80066e4:	2600      	movs	r6, #0
 80066e6:	e09d      	b.n	8006824 <_strtod_l+0x2f4>
 80066e8:	2300      	movs	r3, #0
 80066ea:	e7c4      	b.n	8006676 <_strtod_l+0x146>
 80066ec:	2f08      	cmp	r7, #8
 80066ee:	bfd8      	it	le
 80066f0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80066f2:	f100 0001 	add.w	r0, r0, #1
 80066f6:	bfda      	itte	le
 80066f8:	fb02 3301 	mlale	r3, r2, r1, r3
 80066fc:	9309      	strle	r3, [sp, #36]	; 0x24
 80066fe:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006702:	3701      	adds	r7, #1
 8006704:	901d      	str	r0, [sp, #116]	; 0x74
 8006706:	e7bf      	b.n	8006688 <_strtod_l+0x158>
 8006708:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800670a:	195a      	adds	r2, r3, r5
 800670c:	921d      	str	r2, [sp, #116]	; 0x74
 800670e:	5d5b      	ldrb	r3, [r3, r5]
 8006710:	2f00      	cmp	r7, #0
 8006712:	d037      	beq.n	8006784 <_strtod_l+0x254>
 8006714:	9007      	str	r0, [sp, #28]
 8006716:	463d      	mov	r5, r7
 8006718:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800671c:	2a09      	cmp	r2, #9
 800671e:	d912      	bls.n	8006746 <_strtod_l+0x216>
 8006720:	2201      	movs	r2, #1
 8006722:	e7c2      	b.n	80066aa <_strtod_l+0x17a>
 8006724:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006726:	1c5a      	adds	r2, r3, #1
 8006728:	921d      	str	r2, [sp, #116]	; 0x74
 800672a:	785b      	ldrb	r3, [r3, #1]
 800672c:	3001      	adds	r0, #1
 800672e:	2b30      	cmp	r3, #48	; 0x30
 8006730:	d0f8      	beq.n	8006724 <_strtod_l+0x1f4>
 8006732:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006736:	2a08      	cmp	r2, #8
 8006738:	f200 84db 	bhi.w	80070f2 <_strtod_l+0xbc2>
 800673c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800673e:	9007      	str	r0, [sp, #28]
 8006740:	2000      	movs	r0, #0
 8006742:	920a      	str	r2, [sp, #40]	; 0x28
 8006744:	4605      	mov	r5, r0
 8006746:	3b30      	subs	r3, #48	; 0x30
 8006748:	f100 0201 	add.w	r2, r0, #1
 800674c:	d014      	beq.n	8006778 <_strtod_l+0x248>
 800674e:	9907      	ldr	r1, [sp, #28]
 8006750:	4411      	add	r1, r2
 8006752:	9107      	str	r1, [sp, #28]
 8006754:	462a      	mov	r2, r5
 8006756:	eb00 0e05 	add.w	lr, r0, r5
 800675a:	210a      	movs	r1, #10
 800675c:	4572      	cmp	r2, lr
 800675e:	d113      	bne.n	8006788 <_strtod_l+0x258>
 8006760:	182a      	adds	r2, r5, r0
 8006762:	2a08      	cmp	r2, #8
 8006764:	f105 0501 	add.w	r5, r5, #1
 8006768:	4405      	add	r5, r0
 800676a:	dc1c      	bgt.n	80067a6 <_strtod_l+0x276>
 800676c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800676e:	220a      	movs	r2, #10
 8006770:	fb02 3301 	mla	r3, r2, r1, r3
 8006774:	9309      	str	r3, [sp, #36]	; 0x24
 8006776:	2200      	movs	r2, #0
 8006778:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800677a:	1c59      	adds	r1, r3, #1
 800677c:	911d      	str	r1, [sp, #116]	; 0x74
 800677e:	785b      	ldrb	r3, [r3, #1]
 8006780:	4610      	mov	r0, r2
 8006782:	e7c9      	b.n	8006718 <_strtod_l+0x1e8>
 8006784:	4638      	mov	r0, r7
 8006786:	e7d2      	b.n	800672e <_strtod_l+0x1fe>
 8006788:	2a08      	cmp	r2, #8
 800678a:	dc04      	bgt.n	8006796 <_strtod_l+0x266>
 800678c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800678e:	434e      	muls	r6, r1
 8006790:	9609      	str	r6, [sp, #36]	; 0x24
 8006792:	3201      	adds	r2, #1
 8006794:	e7e2      	b.n	800675c <_strtod_l+0x22c>
 8006796:	f102 0c01 	add.w	ip, r2, #1
 800679a:	f1bc 0f10 	cmp.w	ip, #16
 800679e:	bfd8      	it	le
 80067a0:	fb01 f909 	mulle.w	r9, r1, r9
 80067a4:	e7f5      	b.n	8006792 <_strtod_l+0x262>
 80067a6:	2d10      	cmp	r5, #16
 80067a8:	bfdc      	itt	le
 80067aa:	220a      	movle	r2, #10
 80067ac:	fb02 3909 	mlale	r9, r2, r9, r3
 80067b0:	e7e1      	b.n	8006776 <_strtod_l+0x246>
 80067b2:	2300      	movs	r3, #0
 80067b4:	9307      	str	r3, [sp, #28]
 80067b6:	2201      	movs	r2, #1
 80067b8:	e77c      	b.n	80066b4 <_strtod_l+0x184>
 80067ba:	f04f 0c00 	mov.w	ip, #0
 80067be:	f108 0302 	add.w	r3, r8, #2
 80067c2:	931d      	str	r3, [sp, #116]	; 0x74
 80067c4:	f898 3002 	ldrb.w	r3, [r8, #2]
 80067c8:	e785      	b.n	80066d6 <_strtod_l+0x1a6>
 80067ca:	f04f 0c01 	mov.w	ip, #1
 80067ce:	e7f6      	b.n	80067be <_strtod_l+0x28e>
 80067d0:	0800a2c8 	.word	0x0800a2c8
 80067d4:	0800a078 	.word	0x0800a078
 80067d8:	7ff00000 	.word	0x7ff00000
 80067dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067de:	1c59      	adds	r1, r3, #1
 80067e0:	911d      	str	r1, [sp, #116]	; 0x74
 80067e2:	785b      	ldrb	r3, [r3, #1]
 80067e4:	2b30      	cmp	r3, #48	; 0x30
 80067e6:	d0f9      	beq.n	80067dc <_strtod_l+0x2ac>
 80067e8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80067ec:	2908      	cmp	r1, #8
 80067ee:	f63f af79 	bhi.w	80066e4 <_strtod_l+0x1b4>
 80067f2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80067f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067f8:	9308      	str	r3, [sp, #32]
 80067fa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067fc:	1c59      	adds	r1, r3, #1
 80067fe:	911d      	str	r1, [sp, #116]	; 0x74
 8006800:	785b      	ldrb	r3, [r3, #1]
 8006802:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006806:	2e09      	cmp	r6, #9
 8006808:	d937      	bls.n	800687a <_strtod_l+0x34a>
 800680a:	9e08      	ldr	r6, [sp, #32]
 800680c:	1b89      	subs	r1, r1, r6
 800680e:	2908      	cmp	r1, #8
 8006810:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006814:	dc02      	bgt.n	800681c <_strtod_l+0x2ec>
 8006816:	4576      	cmp	r6, lr
 8006818:	bfa8      	it	ge
 800681a:	4676      	movge	r6, lr
 800681c:	f1bc 0f00 	cmp.w	ip, #0
 8006820:	d000      	beq.n	8006824 <_strtod_l+0x2f4>
 8006822:	4276      	negs	r6, r6
 8006824:	2d00      	cmp	r5, #0
 8006826:	d14f      	bne.n	80068c8 <_strtod_l+0x398>
 8006828:	9904      	ldr	r1, [sp, #16]
 800682a:	4301      	orrs	r1, r0
 800682c:	f47f aec2 	bne.w	80065b4 <_strtod_l+0x84>
 8006830:	2a00      	cmp	r2, #0
 8006832:	f47f aedb 	bne.w	80065ec <_strtod_l+0xbc>
 8006836:	2b69      	cmp	r3, #105	; 0x69
 8006838:	d027      	beq.n	800688a <_strtod_l+0x35a>
 800683a:	dc24      	bgt.n	8006886 <_strtod_l+0x356>
 800683c:	2b49      	cmp	r3, #73	; 0x49
 800683e:	d024      	beq.n	800688a <_strtod_l+0x35a>
 8006840:	2b4e      	cmp	r3, #78	; 0x4e
 8006842:	f47f aed3 	bne.w	80065ec <_strtod_l+0xbc>
 8006846:	499e      	ldr	r1, [pc, #632]	; (8006ac0 <_strtod_l+0x590>)
 8006848:	a81d      	add	r0, sp, #116	; 0x74
 800684a:	f001 fe41 	bl	80084d0 <__match>
 800684e:	2800      	cmp	r0, #0
 8006850:	f43f aecc 	beq.w	80065ec <_strtod_l+0xbc>
 8006854:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006856:	781b      	ldrb	r3, [r3, #0]
 8006858:	2b28      	cmp	r3, #40	; 0x28
 800685a:	d12d      	bne.n	80068b8 <_strtod_l+0x388>
 800685c:	4999      	ldr	r1, [pc, #612]	; (8006ac4 <_strtod_l+0x594>)
 800685e:	aa20      	add	r2, sp, #128	; 0x80
 8006860:	a81d      	add	r0, sp, #116	; 0x74
 8006862:	f001 fe49 	bl	80084f8 <__hexnan>
 8006866:	2805      	cmp	r0, #5
 8006868:	d126      	bne.n	80068b8 <_strtod_l+0x388>
 800686a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800686c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006870:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006874:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006878:	e69c      	b.n	80065b4 <_strtod_l+0x84>
 800687a:	210a      	movs	r1, #10
 800687c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006880:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006884:	e7b9      	b.n	80067fa <_strtod_l+0x2ca>
 8006886:	2b6e      	cmp	r3, #110	; 0x6e
 8006888:	e7db      	b.n	8006842 <_strtod_l+0x312>
 800688a:	498f      	ldr	r1, [pc, #572]	; (8006ac8 <_strtod_l+0x598>)
 800688c:	a81d      	add	r0, sp, #116	; 0x74
 800688e:	f001 fe1f 	bl	80084d0 <__match>
 8006892:	2800      	cmp	r0, #0
 8006894:	f43f aeaa 	beq.w	80065ec <_strtod_l+0xbc>
 8006898:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800689a:	498c      	ldr	r1, [pc, #560]	; (8006acc <_strtod_l+0x59c>)
 800689c:	3b01      	subs	r3, #1
 800689e:	a81d      	add	r0, sp, #116	; 0x74
 80068a0:	931d      	str	r3, [sp, #116]	; 0x74
 80068a2:	f001 fe15 	bl	80084d0 <__match>
 80068a6:	b910      	cbnz	r0, 80068ae <_strtod_l+0x37e>
 80068a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80068aa:	3301      	adds	r3, #1
 80068ac:	931d      	str	r3, [sp, #116]	; 0x74
 80068ae:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8006adc <_strtod_l+0x5ac>
 80068b2:	f04f 0a00 	mov.w	sl, #0
 80068b6:	e67d      	b.n	80065b4 <_strtod_l+0x84>
 80068b8:	4885      	ldr	r0, [pc, #532]	; (8006ad0 <_strtod_l+0x5a0>)
 80068ba:	f002 fdb5 	bl	8009428 <nan>
 80068be:	ed8d 0b04 	vstr	d0, [sp, #16]
 80068c2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80068c6:	e675      	b.n	80065b4 <_strtod_l+0x84>
 80068c8:	9b07      	ldr	r3, [sp, #28]
 80068ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068cc:	1af3      	subs	r3, r6, r3
 80068ce:	2f00      	cmp	r7, #0
 80068d0:	bf08      	it	eq
 80068d2:	462f      	moveq	r7, r5
 80068d4:	2d10      	cmp	r5, #16
 80068d6:	9308      	str	r3, [sp, #32]
 80068d8:	46a8      	mov	r8, r5
 80068da:	bfa8      	it	ge
 80068dc:	f04f 0810 	movge.w	r8, #16
 80068e0:	f7f9 fe18 	bl	8000514 <__aeabi_ui2d>
 80068e4:	2d09      	cmp	r5, #9
 80068e6:	4682      	mov	sl, r0
 80068e8:	468b      	mov	fp, r1
 80068ea:	dd13      	ble.n	8006914 <_strtod_l+0x3e4>
 80068ec:	4b79      	ldr	r3, [pc, #484]	; (8006ad4 <_strtod_l+0x5a4>)
 80068ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80068f2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80068f6:	f7f9 fe87 	bl	8000608 <__aeabi_dmul>
 80068fa:	4682      	mov	sl, r0
 80068fc:	4648      	mov	r0, r9
 80068fe:	468b      	mov	fp, r1
 8006900:	f7f9 fe08 	bl	8000514 <__aeabi_ui2d>
 8006904:	4602      	mov	r2, r0
 8006906:	460b      	mov	r3, r1
 8006908:	4650      	mov	r0, sl
 800690a:	4659      	mov	r1, fp
 800690c:	f7f9 fcc6 	bl	800029c <__adddf3>
 8006910:	4682      	mov	sl, r0
 8006912:	468b      	mov	fp, r1
 8006914:	2d0f      	cmp	r5, #15
 8006916:	dc38      	bgt.n	800698a <_strtod_l+0x45a>
 8006918:	9b08      	ldr	r3, [sp, #32]
 800691a:	2b00      	cmp	r3, #0
 800691c:	f43f ae4a 	beq.w	80065b4 <_strtod_l+0x84>
 8006920:	dd24      	ble.n	800696c <_strtod_l+0x43c>
 8006922:	2b16      	cmp	r3, #22
 8006924:	dc0b      	bgt.n	800693e <_strtod_l+0x40e>
 8006926:	4d6b      	ldr	r5, [pc, #428]	; (8006ad4 <_strtod_l+0x5a4>)
 8006928:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800692c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006930:	4652      	mov	r2, sl
 8006932:	465b      	mov	r3, fp
 8006934:	f7f9 fe68 	bl	8000608 <__aeabi_dmul>
 8006938:	4682      	mov	sl, r0
 800693a:	468b      	mov	fp, r1
 800693c:	e63a      	b.n	80065b4 <_strtod_l+0x84>
 800693e:	9a08      	ldr	r2, [sp, #32]
 8006940:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006944:	4293      	cmp	r3, r2
 8006946:	db20      	blt.n	800698a <_strtod_l+0x45a>
 8006948:	4c62      	ldr	r4, [pc, #392]	; (8006ad4 <_strtod_l+0x5a4>)
 800694a:	f1c5 050f 	rsb	r5, r5, #15
 800694e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006952:	4652      	mov	r2, sl
 8006954:	465b      	mov	r3, fp
 8006956:	e9d1 0100 	ldrd	r0, r1, [r1]
 800695a:	f7f9 fe55 	bl	8000608 <__aeabi_dmul>
 800695e:	9b08      	ldr	r3, [sp, #32]
 8006960:	1b5d      	subs	r5, r3, r5
 8006962:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006966:	e9d4 2300 	ldrd	r2, r3, [r4]
 800696a:	e7e3      	b.n	8006934 <_strtod_l+0x404>
 800696c:	9b08      	ldr	r3, [sp, #32]
 800696e:	3316      	adds	r3, #22
 8006970:	db0b      	blt.n	800698a <_strtod_l+0x45a>
 8006972:	9b07      	ldr	r3, [sp, #28]
 8006974:	4a57      	ldr	r2, [pc, #348]	; (8006ad4 <_strtod_l+0x5a4>)
 8006976:	1b9e      	subs	r6, r3, r6
 8006978:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800697c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006980:	4650      	mov	r0, sl
 8006982:	4659      	mov	r1, fp
 8006984:	f7f9 ff6a 	bl	800085c <__aeabi_ddiv>
 8006988:	e7d6      	b.n	8006938 <_strtod_l+0x408>
 800698a:	9b08      	ldr	r3, [sp, #32]
 800698c:	eba5 0808 	sub.w	r8, r5, r8
 8006990:	4498      	add	r8, r3
 8006992:	f1b8 0f00 	cmp.w	r8, #0
 8006996:	dd71      	ble.n	8006a7c <_strtod_l+0x54c>
 8006998:	f018 030f 	ands.w	r3, r8, #15
 800699c:	d00a      	beq.n	80069b4 <_strtod_l+0x484>
 800699e:	494d      	ldr	r1, [pc, #308]	; (8006ad4 <_strtod_l+0x5a4>)
 80069a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80069a4:	4652      	mov	r2, sl
 80069a6:	465b      	mov	r3, fp
 80069a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069ac:	f7f9 fe2c 	bl	8000608 <__aeabi_dmul>
 80069b0:	4682      	mov	sl, r0
 80069b2:	468b      	mov	fp, r1
 80069b4:	f038 080f 	bics.w	r8, r8, #15
 80069b8:	d04d      	beq.n	8006a56 <_strtod_l+0x526>
 80069ba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80069be:	dd22      	ble.n	8006a06 <_strtod_l+0x4d6>
 80069c0:	2500      	movs	r5, #0
 80069c2:	462e      	mov	r6, r5
 80069c4:	9509      	str	r5, [sp, #36]	; 0x24
 80069c6:	9507      	str	r5, [sp, #28]
 80069c8:	2322      	movs	r3, #34	; 0x22
 80069ca:	f8df b110 	ldr.w	fp, [pc, #272]	; 8006adc <_strtod_l+0x5ac>
 80069ce:	6023      	str	r3, [r4, #0]
 80069d0:	f04f 0a00 	mov.w	sl, #0
 80069d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	f43f adec 	beq.w	80065b4 <_strtod_l+0x84>
 80069dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80069de:	4620      	mov	r0, r4
 80069e0:	f001 fe92 	bl	8008708 <_Bfree>
 80069e4:	9907      	ldr	r1, [sp, #28]
 80069e6:	4620      	mov	r0, r4
 80069e8:	f001 fe8e 	bl	8008708 <_Bfree>
 80069ec:	4631      	mov	r1, r6
 80069ee:	4620      	mov	r0, r4
 80069f0:	f001 fe8a 	bl	8008708 <_Bfree>
 80069f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069f6:	4620      	mov	r0, r4
 80069f8:	f001 fe86 	bl	8008708 <_Bfree>
 80069fc:	4629      	mov	r1, r5
 80069fe:	4620      	mov	r0, r4
 8006a00:	f001 fe82 	bl	8008708 <_Bfree>
 8006a04:	e5d6      	b.n	80065b4 <_strtod_l+0x84>
 8006a06:	2300      	movs	r3, #0
 8006a08:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006a0c:	4650      	mov	r0, sl
 8006a0e:	4659      	mov	r1, fp
 8006a10:	4699      	mov	r9, r3
 8006a12:	f1b8 0f01 	cmp.w	r8, #1
 8006a16:	dc21      	bgt.n	8006a5c <_strtod_l+0x52c>
 8006a18:	b10b      	cbz	r3, 8006a1e <_strtod_l+0x4ee>
 8006a1a:	4682      	mov	sl, r0
 8006a1c:	468b      	mov	fp, r1
 8006a1e:	4b2e      	ldr	r3, [pc, #184]	; (8006ad8 <_strtod_l+0x5a8>)
 8006a20:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006a24:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006a28:	4652      	mov	r2, sl
 8006a2a:	465b      	mov	r3, fp
 8006a2c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006a30:	f7f9 fdea 	bl	8000608 <__aeabi_dmul>
 8006a34:	4b29      	ldr	r3, [pc, #164]	; (8006adc <_strtod_l+0x5ac>)
 8006a36:	460a      	mov	r2, r1
 8006a38:	400b      	ands	r3, r1
 8006a3a:	4929      	ldr	r1, [pc, #164]	; (8006ae0 <_strtod_l+0x5b0>)
 8006a3c:	428b      	cmp	r3, r1
 8006a3e:	4682      	mov	sl, r0
 8006a40:	d8be      	bhi.n	80069c0 <_strtod_l+0x490>
 8006a42:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006a46:	428b      	cmp	r3, r1
 8006a48:	bf86      	itte	hi
 8006a4a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8006ae4 <_strtod_l+0x5b4>
 8006a4e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8006a52:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006a56:	2300      	movs	r3, #0
 8006a58:	9304      	str	r3, [sp, #16]
 8006a5a:	e081      	b.n	8006b60 <_strtod_l+0x630>
 8006a5c:	f018 0f01 	tst.w	r8, #1
 8006a60:	d007      	beq.n	8006a72 <_strtod_l+0x542>
 8006a62:	4b1d      	ldr	r3, [pc, #116]	; (8006ad8 <_strtod_l+0x5a8>)
 8006a64:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a6c:	f7f9 fdcc 	bl	8000608 <__aeabi_dmul>
 8006a70:	2301      	movs	r3, #1
 8006a72:	f109 0901 	add.w	r9, r9, #1
 8006a76:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006a7a:	e7ca      	b.n	8006a12 <_strtod_l+0x4e2>
 8006a7c:	d0eb      	beq.n	8006a56 <_strtod_l+0x526>
 8006a7e:	f1c8 0800 	rsb	r8, r8, #0
 8006a82:	f018 020f 	ands.w	r2, r8, #15
 8006a86:	d00a      	beq.n	8006a9e <_strtod_l+0x56e>
 8006a88:	4b12      	ldr	r3, [pc, #72]	; (8006ad4 <_strtod_l+0x5a4>)
 8006a8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a8e:	4650      	mov	r0, sl
 8006a90:	4659      	mov	r1, fp
 8006a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a96:	f7f9 fee1 	bl	800085c <__aeabi_ddiv>
 8006a9a:	4682      	mov	sl, r0
 8006a9c:	468b      	mov	fp, r1
 8006a9e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006aa2:	d0d8      	beq.n	8006a56 <_strtod_l+0x526>
 8006aa4:	f1b8 0f1f 	cmp.w	r8, #31
 8006aa8:	dd1e      	ble.n	8006ae8 <_strtod_l+0x5b8>
 8006aaa:	2500      	movs	r5, #0
 8006aac:	462e      	mov	r6, r5
 8006aae:	9509      	str	r5, [sp, #36]	; 0x24
 8006ab0:	9507      	str	r5, [sp, #28]
 8006ab2:	2322      	movs	r3, #34	; 0x22
 8006ab4:	f04f 0a00 	mov.w	sl, #0
 8006ab8:	f04f 0b00 	mov.w	fp, #0
 8006abc:	6023      	str	r3, [r4, #0]
 8006abe:	e789      	b.n	80069d4 <_strtod_l+0x4a4>
 8006ac0:	0800a049 	.word	0x0800a049
 8006ac4:	0800a08c 	.word	0x0800a08c
 8006ac8:	0800a041 	.word	0x0800a041
 8006acc:	0800a1cc 	.word	0x0800a1cc
 8006ad0:	0800a488 	.word	0x0800a488
 8006ad4:	0800a368 	.word	0x0800a368
 8006ad8:	0800a340 	.word	0x0800a340
 8006adc:	7ff00000 	.word	0x7ff00000
 8006ae0:	7ca00000 	.word	0x7ca00000
 8006ae4:	7fefffff 	.word	0x7fefffff
 8006ae8:	f018 0310 	ands.w	r3, r8, #16
 8006aec:	bf18      	it	ne
 8006aee:	236a      	movne	r3, #106	; 0x6a
 8006af0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8006ea8 <_strtod_l+0x978>
 8006af4:	9304      	str	r3, [sp, #16]
 8006af6:	4650      	mov	r0, sl
 8006af8:	4659      	mov	r1, fp
 8006afa:	2300      	movs	r3, #0
 8006afc:	f018 0f01 	tst.w	r8, #1
 8006b00:	d004      	beq.n	8006b0c <_strtod_l+0x5dc>
 8006b02:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006b06:	f7f9 fd7f 	bl	8000608 <__aeabi_dmul>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006b10:	f109 0908 	add.w	r9, r9, #8
 8006b14:	d1f2      	bne.n	8006afc <_strtod_l+0x5cc>
 8006b16:	b10b      	cbz	r3, 8006b1c <_strtod_l+0x5ec>
 8006b18:	4682      	mov	sl, r0
 8006b1a:	468b      	mov	fp, r1
 8006b1c:	9b04      	ldr	r3, [sp, #16]
 8006b1e:	b1bb      	cbz	r3, 8006b50 <_strtod_l+0x620>
 8006b20:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8006b24:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	4659      	mov	r1, fp
 8006b2c:	dd10      	ble.n	8006b50 <_strtod_l+0x620>
 8006b2e:	2b1f      	cmp	r3, #31
 8006b30:	f340 8128 	ble.w	8006d84 <_strtod_l+0x854>
 8006b34:	2b34      	cmp	r3, #52	; 0x34
 8006b36:	bfde      	ittt	le
 8006b38:	3b20      	suble	r3, #32
 8006b3a:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8006b3e:	fa02 f303 	lslle.w	r3, r2, r3
 8006b42:	f04f 0a00 	mov.w	sl, #0
 8006b46:	bfcc      	ite	gt
 8006b48:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006b4c:	ea03 0b01 	andle.w	fp, r3, r1
 8006b50:	2200      	movs	r2, #0
 8006b52:	2300      	movs	r3, #0
 8006b54:	4650      	mov	r0, sl
 8006b56:	4659      	mov	r1, fp
 8006b58:	f7f9 ffbe 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	d1a4      	bne.n	8006aaa <_strtod_l+0x57a>
 8006b60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b62:	9300      	str	r3, [sp, #0]
 8006b64:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006b66:	462b      	mov	r3, r5
 8006b68:	463a      	mov	r2, r7
 8006b6a:	4620      	mov	r0, r4
 8006b6c:	f001 fe38 	bl	80087e0 <__s2b>
 8006b70:	9009      	str	r0, [sp, #36]	; 0x24
 8006b72:	2800      	cmp	r0, #0
 8006b74:	f43f af24 	beq.w	80069c0 <_strtod_l+0x490>
 8006b78:	9b07      	ldr	r3, [sp, #28]
 8006b7a:	1b9e      	subs	r6, r3, r6
 8006b7c:	9b08      	ldr	r3, [sp, #32]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	bfb4      	ite	lt
 8006b82:	4633      	movlt	r3, r6
 8006b84:	2300      	movge	r3, #0
 8006b86:	9310      	str	r3, [sp, #64]	; 0x40
 8006b88:	9b08      	ldr	r3, [sp, #32]
 8006b8a:	2500      	movs	r5, #0
 8006b8c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006b90:	9318      	str	r3, [sp, #96]	; 0x60
 8006b92:	462e      	mov	r6, r5
 8006b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b96:	4620      	mov	r0, r4
 8006b98:	6859      	ldr	r1, [r3, #4]
 8006b9a:	f001 fd75 	bl	8008688 <_Balloc>
 8006b9e:	9007      	str	r0, [sp, #28]
 8006ba0:	2800      	cmp	r0, #0
 8006ba2:	f43f af11 	beq.w	80069c8 <_strtod_l+0x498>
 8006ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ba8:	691a      	ldr	r2, [r3, #16]
 8006baa:	3202      	adds	r2, #2
 8006bac:	f103 010c 	add.w	r1, r3, #12
 8006bb0:	0092      	lsls	r2, r2, #2
 8006bb2:	300c      	adds	r0, #12
 8006bb4:	f001 fd5a 	bl	800866c <memcpy>
 8006bb8:	ec4b ab10 	vmov	d0, sl, fp
 8006bbc:	aa20      	add	r2, sp, #128	; 0x80
 8006bbe:	a91f      	add	r1, sp, #124	; 0x7c
 8006bc0:	4620      	mov	r0, r4
 8006bc2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8006bc6:	f002 f947 	bl	8008e58 <__d2b>
 8006bca:	901e      	str	r0, [sp, #120]	; 0x78
 8006bcc:	2800      	cmp	r0, #0
 8006bce:	f43f aefb 	beq.w	80069c8 <_strtod_l+0x498>
 8006bd2:	2101      	movs	r1, #1
 8006bd4:	4620      	mov	r0, r4
 8006bd6:	f001 fe9d 	bl	8008914 <__i2b>
 8006bda:	4606      	mov	r6, r0
 8006bdc:	2800      	cmp	r0, #0
 8006bde:	f43f aef3 	beq.w	80069c8 <_strtod_l+0x498>
 8006be2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006be4:	9904      	ldr	r1, [sp, #16]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	bfab      	itete	ge
 8006bea:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8006bec:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8006bee:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8006bf0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8006bf4:	bfac      	ite	ge
 8006bf6:	eb03 0902 	addge.w	r9, r3, r2
 8006bfa:	1ad7      	sublt	r7, r2, r3
 8006bfc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006bfe:	eba3 0801 	sub.w	r8, r3, r1
 8006c02:	4490      	add	r8, r2
 8006c04:	4ba3      	ldr	r3, [pc, #652]	; (8006e94 <_strtod_l+0x964>)
 8006c06:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8006c0a:	4598      	cmp	r8, r3
 8006c0c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006c10:	f280 80cc 	bge.w	8006dac <_strtod_l+0x87c>
 8006c14:	eba3 0308 	sub.w	r3, r3, r8
 8006c18:	2b1f      	cmp	r3, #31
 8006c1a:	eba2 0203 	sub.w	r2, r2, r3
 8006c1e:	f04f 0101 	mov.w	r1, #1
 8006c22:	f300 80b6 	bgt.w	8006d92 <_strtod_l+0x862>
 8006c26:	fa01 f303 	lsl.w	r3, r1, r3
 8006c2a:	9311      	str	r3, [sp, #68]	; 0x44
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	930c      	str	r3, [sp, #48]	; 0x30
 8006c30:	eb09 0802 	add.w	r8, r9, r2
 8006c34:	9b04      	ldr	r3, [sp, #16]
 8006c36:	45c1      	cmp	r9, r8
 8006c38:	4417      	add	r7, r2
 8006c3a:	441f      	add	r7, r3
 8006c3c:	464b      	mov	r3, r9
 8006c3e:	bfa8      	it	ge
 8006c40:	4643      	movge	r3, r8
 8006c42:	42bb      	cmp	r3, r7
 8006c44:	bfa8      	it	ge
 8006c46:	463b      	movge	r3, r7
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	bfc2      	ittt	gt
 8006c4c:	eba8 0803 	subgt.w	r8, r8, r3
 8006c50:	1aff      	subgt	r7, r7, r3
 8006c52:	eba9 0903 	subgt.w	r9, r9, r3
 8006c56:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	dd17      	ble.n	8006c8c <_strtod_l+0x75c>
 8006c5c:	4631      	mov	r1, r6
 8006c5e:	461a      	mov	r2, r3
 8006c60:	4620      	mov	r0, r4
 8006c62:	f001 ff13 	bl	8008a8c <__pow5mult>
 8006c66:	4606      	mov	r6, r0
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	f43f aead 	beq.w	80069c8 <_strtod_l+0x498>
 8006c6e:	4601      	mov	r1, r0
 8006c70:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006c72:	4620      	mov	r0, r4
 8006c74:	f001 fe64 	bl	8008940 <__multiply>
 8006c78:	900f      	str	r0, [sp, #60]	; 0x3c
 8006c7a:	2800      	cmp	r0, #0
 8006c7c:	f43f aea4 	beq.w	80069c8 <_strtod_l+0x498>
 8006c80:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006c82:	4620      	mov	r0, r4
 8006c84:	f001 fd40 	bl	8008708 <_Bfree>
 8006c88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c8a:	931e      	str	r3, [sp, #120]	; 0x78
 8006c8c:	f1b8 0f00 	cmp.w	r8, #0
 8006c90:	f300 8091 	bgt.w	8006db6 <_strtod_l+0x886>
 8006c94:	9b08      	ldr	r3, [sp, #32]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	dd08      	ble.n	8006cac <_strtod_l+0x77c>
 8006c9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006c9c:	9907      	ldr	r1, [sp, #28]
 8006c9e:	4620      	mov	r0, r4
 8006ca0:	f001 fef4 	bl	8008a8c <__pow5mult>
 8006ca4:	9007      	str	r0, [sp, #28]
 8006ca6:	2800      	cmp	r0, #0
 8006ca8:	f43f ae8e 	beq.w	80069c8 <_strtod_l+0x498>
 8006cac:	2f00      	cmp	r7, #0
 8006cae:	dd08      	ble.n	8006cc2 <_strtod_l+0x792>
 8006cb0:	9907      	ldr	r1, [sp, #28]
 8006cb2:	463a      	mov	r2, r7
 8006cb4:	4620      	mov	r0, r4
 8006cb6:	f001 ff43 	bl	8008b40 <__lshift>
 8006cba:	9007      	str	r0, [sp, #28]
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	f43f ae83 	beq.w	80069c8 <_strtod_l+0x498>
 8006cc2:	f1b9 0f00 	cmp.w	r9, #0
 8006cc6:	dd08      	ble.n	8006cda <_strtod_l+0x7aa>
 8006cc8:	4631      	mov	r1, r6
 8006cca:	464a      	mov	r2, r9
 8006ccc:	4620      	mov	r0, r4
 8006cce:	f001 ff37 	bl	8008b40 <__lshift>
 8006cd2:	4606      	mov	r6, r0
 8006cd4:	2800      	cmp	r0, #0
 8006cd6:	f43f ae77 	beq.w	80069c8 <_strtod_l+0x498>
 8006cda:	9a07      	ldr	r2, [sp, #28]
 8006cdc:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006cde:	4620      	mov	r0, r4
 8006ce0:	f001 ffb6 	bl	8008c50 <__mdiff>
 8006ce4:	4605      	mov	r5, r0
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	f43f ae6e 	beq.w	80069c8 <_strtod_l+0x498>
 8006cec:	68c3      	ldr	r3, [r0, #12]
 8006cee:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	60c3      	str	r3, [r0, #12]
 8006cf4:	4631      	mov	r1, r6
 8006cf6:	f001 ff8f 	bl	8008c18 <__mcmp>
 8006cfa:	2800      	cmp	r0, #0
 8006cfc:	da65      	bge.n	8006dca <_strtod_l+0x89a>
 8006cfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d00:	ea53 030a 	orrs.w	r3, r3, sl
 8006d04:	f040 8087 	bne.w	8006e16 <_strtod_l+0x8e6>
 8006d08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	f040 8082 	bne.w	8006e16 <_strtod_l+0x8e6>
 8006d12:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006d16:	0d1b      	lsrs	r3, r3, #20
 8006d18:	051b      	lsls	r3, r3, #20
 8006d1a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006d1e:	d97a      	bls.n	8006e16 <_strtod_l+0x8e6>
 8006d20:	696b      	ldr	r3, [r5, #20]
 8006d22:	b913      	cbnz	r3, 8006d2a <_strtod_l+0x7fa>
 8006d24:	692b      	ldr	r3, [r5, #16]
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	dd75      	ble.n	8006e16 <_strtod_l+0x8e6>
 8006d2a:	4629      	mov	r1, r5
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	4620      	mov	r0, r4
 8006d30:	f001 ff06 	bl	8008b40 <__lshift>
 8006d34:	4631      	mov	r1, r6
 8006d36:	4605      	mov	r5, r0
 8006d38:	f001 ff6e 	bl	8008c18 <__mcmp>
 8006d3c:	2800      	cmp	r0, #0
 8006d3e:	dd6a      	ble.n	8006e16 <_strtod_l+0x8e6>
 8006d40:	9904      	ldr	r1, [sp, #16]
 8006d42:	4a55      	ldr	r2, [pc, #340]	; (8006e98 <_strtod_l+0x968>)
 8006d44:	465b      	mov	r3, fp
 8006d46:	2900      	cmp	r1, #0
 8006d48:	f000 8085 	beq.w	8006e56 <_strtod_l+0x926>
 8006d4c:	ea02 010b 	and.w	r1, r2, fp
 8006d50:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006d54:	dc7f      	bgt.n	8006e56 <_strtod_l+0x926>
 8006d56:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006d5a:	f77f aeaa 	ble.w	8006ab2 <_strtod_l+0x582>
 8006d5e:	4a4f      	ldr	r2, [pc, #316]	; (8006e9c <_strtod_l+0x96c>)
 8006d60:	2300      	movs	r3, #0
 8006d62:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8006d66:	4650      	mov	r0, sl
 8006d68:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8006d6c:	4659      	mov	r1, fp
 8006d6e:	f7f9 fc4b 	bl	8000608 <__aeabi_dmul>
 8006d72:	460b      	mov	r3, r1
 8006d74:	4303      	orrs	r3, r0
 8006d76:	bf08      	it	eq
 8006d78:	2322      	moveq	r3, #34	; 0x22
 8006d7a:	4682      	mov	sl, r0
 8006d7c:	468b      	mov	fp, r1
 8006d7e:	bf08      	it	eq
 8006d80:	6023      	streq	r3, [r4, #0]
 8006d82:	e62b      	b.n	80069dc <_strtod_l+0x4ac>
 8006d84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d88:	fa02 f303 	lsl.w	r3, r2, r3
 8006d8c:	ea03 0a0a 	and.w	sl, r3, sl
 8006d90:	e6de      	b.n	8006b50 <_strtod_l+0x620>
 8006d92:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006d96:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006d9a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006d9e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006da2:	fa01 f308 	lsl.w	r3, r1, r8
 8006da6:	930c      	str	r3, [sp, #48]	; 0x30
 8006da8:	9111      	str	r1, [sp, #68]	; 0x44
 8006daa:	e741      	b.n	8006c30 <_strtod_l+0x700>
 8006dac:	2300      	movs	r3, #0
 8006dae:	930c      	str	r3, [sp, #48]	; 0x30
 8006db0:	2301      	movs	r3, #1
 8006db2:	9311      	str	r3, [sp, #68]	; 0x44
 8006db4:	e73c      	b.n	8006c30 <_strtod_l+0x700>
 8006db6:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006db8:	4642      	mov	r2, r8
 8006dba:	4620      	mov	r0, r4
 8006dbc:	f001 fec0 	bl	8008b40 <__lshift>
 8006dc0:	901e      	str	r0, [sp, #120]	; 0x78
 8006dc2:	2800      	cmp	r0, #0
 8006dc4:	f47f af66 	bne.w	8006c94 <_strtod_l+0x764>
 8006dc8:	e5fe      	b.n	80069c8 <_strtod_l+0x498>
 8006dca:	465f      	mov	r7, fp
 8006dcc:	d16e      	bne.n	8006eac <_strtod_l+0x97c>
 8006dce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006dd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006dd4:	b342      	cbz	r2, 8006e28 <_strtod_l+0x8f8>
 8006dd6:	4a32      	ldr	r2, [pc, #200]	; (8006ea0 <_strtod_l+0x970>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d128      	bne.n	8006e2e <_strtod_l+0x8fe>
 8006ddc:	9b04      	ldr	r3, [sp, #16]
 8006dde:	4650      	mov	r0, sl
 8006de0:	b1eb      	cbz	r3, 8006e1e <_strtod_l+0x8ee>
 8006de2:	4a2d      	ldr	r2, [pc, #180]	; (8006e98 <_strtod_l+0x968>)
 8006de4:	403a      	ands	r2, r7
 8006de6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006dea:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006dee:	d819      	bhi.n	8006e24 <_strtod_l+0x8f4>
 8006df0:	0d12      	lsrs	r2, r2, #20
 8006df2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006df6:	fa01 f303 	lsl.w	r3, r1, r3
 8006dfa:	4298      	cmp	r0, r3
 8006dfc:	d117      	bne.n	8006e2e <_strtod_l+0x8fe>
 8006dfe:	4b29      	ldr	r3, [pc, #164]	; (8006ea4 <_strtod_l+0x974>)
 8006e00:	429f      	cmp	r7, r3
 8006e02:	d102      	bne.n	8006e0a <_strtod_l+0x8da>
 8006e04:	3001      	adds	r0, #1
 8006e06:	f43f addf 	beq.w	80069c8 <_strtod_l+0x498>
 8006e0a:	4b23      	ldr	r3, [pc, #140]	; (8006e98 <_strtod_l+0x968>)
 8006e0c:	403b      	ands	r3, r7
 8006e0e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006e12:	f04f 0a00 	mov.w	sl, #0
 8006e16:	9b04      	ldr	r3, [sp, #16]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1a0      	bne.n	8006d5e <_strtod_l+0x82e>
 8006e1c:	e5de      	b.n	80069dc <_strtod_l+0x4ac>
 8006e1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006e22:	e7ea      	b.n	8006dfa <_strtod_l+0x8ca>
 8006e24:	460b      	mov	r3, r1
 8006e26:	e7e8      	b.n	8006dfa <_strtod_l+0x8ca>
 8006e28:	ea53 030a 	orrs.w	r3, r3, sl
 8006e2c:	d088      	beq.n	8006d40 <_strtod_l+0x810>
 8006e2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e30:	b1db      	cbz	r3, 8006e6a <_strtod_l+0x93a>
 8006e32:	423b      	tst	r3, r7
 8006e34:	d0ef      	beq.n	8006e16 <_strtod_l+0x8e6>
 8006e36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e38:	9a04      	ldr	r2, [sp, #16]
 8006e3a:	4650      	mov	r0, sl
 8006e3c:	4659      	mov	r1, fp
 8006e3e:	b1c3      	cbz	r3, 8006e72 <_strtod_l+0x942>
 8006e40:	f7ff fb58 	bl	80064f4 <sulp>
 8006e44:	4602      	mov	r2, r0
 8006e46:	460b      	mov	r3, r1
 8006e48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006e4c:	f7f9 fa26 	bl	800029c <__adddf3>
 8006e50:	4682      	mov	sl, r0
 8006e52:	468b      	mov	fp, r1
 8006e54:	e7df      	b.n	8006e16 <_strtod_l+0x8e6>
 8006e56:	4013      	ands	r3, r2
 8006e58:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006e5c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006e60:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006e64:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006e68:	e7d5      	b.n	8006e16 <_strtod_l+0x8e6>
 8006e6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e6c:	ea13 0f0a 	tst.w	r3, sl
 8006e70:	e7e0      	b.n	8006e34 <_strtod_l+0x904>
 8006e72:	f7ff fb3f 	bl	80064f4 <sulp>
 8006e76:	4602      	mov	r2, r0
 8006e78:	460b      	mov	r3, r1
 8006e7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006e7e:	f7f9 fa0b 	bl	8000298 <__aeabi_dsub>
 8006e82:	2200      	movs	r2, #0
 8006e84:	2300      	movs	r3, #0
 8006e86:	4682      	mov	sl, r0
 8006e88:	468b      	mov	fp, r1
 8006e8a:	f7f9 fe25 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e8e:	2800      	cmp	r0, #0
 8006e90:	d0c1      	beq.n	8006e16 <_strtod_l+0x8e6>
 8006e92:	e60e      	b.n	8006ab2 <_strtod_l+0x582>
 8006e94:	fffffc02 	.word	0xfffffc02
 8006e98:	7ff00000 	.word	0x7ff00000
 8006e9c:	39500000 	.word	0x39500000
 8006ea0:	000fffff 	.word	0x000fffff
 8006ea4:	7fefffff 	.word	0x7fefffff
 8006ea8:	0800a0a0 	.word	0x0800a0a0
 8006eac:	4631      	mov	r1, r6
 8006eae:	4628      	mov	r0, r5
 8006eb0:	f002 f82e 	bl	8008f10 <__ratio>
 8006eb4:	ec59 8b10 	vmov	r8, r9, d0
 8006eb8:	ee10 0a10 	vmov	r0, s0
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ec2:	4649      	mov	r1, r9
 8006ec4:	f7f9 fe1c 	bl	8000b00 <__aeabi_dcmple>
 8006ec8:	2800      	cmp	r0, #0
 8006eca:	d07c      	beq.n	8006fc6 <_strtod_l+0xa96>
 8006ecc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d04c      	beq.n	8006f6c <_strtod_l+0xa3c>
 8006ed2:	4b95      	ldr	r3, [pc, #596]	; (8007128 <_strtod_l+0xbf8>)
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006eda:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007128 <_strtod_l+0xbf8>
 8006ede:	f04f 0800 	mov.w	r8, #0
 8006ee2:	4b92      	ldr	r3, [pc, #584]	; (800712c <_strtod_l+0xbfc>)
 8006ee4:	403b      	ands	r3, r7
 8006ee6:	9311      	str	r3, [sp, #68]	; 0x44
 8006ee8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006eea:	4b91      	ldr	r3, [pc, #580]	; (8007130 <_strtod_l+0xc00>)
 8006eec:	429a      	cmp	r2, r3
 8006eee:	f040 80b2 	bne.w	8007056 <_strtod_l+0xb26>
 8006ef2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006ef6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006efa:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006efe:	ec4b ab10 	vmov	d0, sl, fp
 8006f02:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8006f06:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006f0a:	f001 ff29 	bl	8008d60 <__ulp>
 8006f0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f12:	ec53 2b10 	vmov	r2, r3, d0
 8006f16:	f7f9 fb77 	bl	8000608 <__aeabi_dmul>
 8006f1a:	4652      	mov	r2, sl
 8006f1c:	465b      	mov	r3, fp
 8006f1e:	f7f9 f9bd 	bl	800029c <__adddf3>
 8006f22:	460b      	mov	r3, r1
 8006f24:	4981      	ldr	r1, [pc, #516]	; (800712c <_strtod_l+0xbfc>)
 8006f26:	4a83      	ldr	r2, [pc, #524]	; (8007134 <_strtod_l+0xc04>)
 8006f28:	4019      	ands	r1, r3
 8006f2a:	4291      	cmp	r1, r2
 8006f2c:	4682      	mov	sl, r0
 8006f2e:	d95e      	bls.n	8006fee <_strtod_l+0xabe>
 8006f30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f32:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d103      	bne.n	8006f42 <_strtod_l+0xa12>
 8006f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	f43f ad43 	beq.w	80069c8 <_strtod_l+0x498>
 8006f42:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007140 <_strtod_l+0xc10>
 8006f46:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006f4a:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	f001 fbdb 	bl	8008708 <_Bfree>
 8006f52:	9907      	ldr	r1, [sp, #28]
 8006f54:	4620      	mov	r0, r4
 8006f56:	f001 fbd7 	bl	8008708 <_Bfree>
 8006f5a:	4631      	mov	r1, r6
 8006f5c:	4620      	mov	r0, r4
 8006f5e:	f001 fbd3 	bl	8008708 <_Bfree>
 8006f62:	4629      	mov	r1, r5
 8006f64:	4620      	mov	r0, r4
 8006f66:	f001 fbcf 	bl	8008708 <_Bfree>
 8006f6a:	e613      	b.n	8006b94 <_strtod_l+0x664>
 8006f6c:	f1ba 0f00 	cmp.w	sl, #0
 8006f70:	d11b      	bne.n	8006faa <_strtod_l+0xa7a>
 8006f72:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006f76:	b9f3      	cbnz	r3, 8006fb6 <_strtod_l+0xa86>
 8006f78:	4b6b      	ldr	r3, [pc, #428]	; (8007128 <_strtod_l+0xbf8>)
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	4640      	mov	r0, r8
 8006f7e:	4649      	mov	r1, r9
 8006f80:	f7f9 fdb4 	bl	8000aec <__aeabi_dcmplt>
 8006f84:	b9d0      	cbnz	r0, 8006fbc <_strtod_l+0xa8c>
 8006f86:	4640      	mov	r0, r8
 8006f88:	4649      	mov	r1, r9
 8006f8a:	4b6b      	ldr	r3, [pc, #428]	; (8007138 <_strtod_l+0xc08>)
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f7f9 fb3b 	bl	8000608 <__aeabi_dmul>
 8006f92:	4680      	mov	r8, r0
 8006f94:	4689      	mov	r9, r1
 8006f96:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006f9a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8006f9e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006fa0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8006fa4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006fa8:	e79b      	b.n	8006ee2 <_strtod_l+0x9b2>
 8006faa:	f1ba 0f01 	cmp.w	sl, #1
 8006fae:	d102      	bne.n	8006fb6 <_strtod_l+0xa86>
 8006fb0:	2f00      	cmp	r7, #0
 8006fb2:	f43f ad7e 	beq.w	8006ab2 <_strtod_l+0x582>
 8006fb6:	4b61      	ldr	r3, [pc, #388]	; (800713c <_strtod_l+0xc0c>)
 8006fb8:	2200      	movs	r2, #0
 8006fba:	e78c      	b.n	8006ed6 <_strtod_l+0x9a6>
 8006fbc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007138 <_strtod_l+0xc08>
 8006fc0:	f04f 0800 	mov.w	r8, #0
 8006fc4:	e7e7      	b.n	8006f96 <_strtod_l+0xa66>
 8006fc6:	4b5c      	ldr	r3, [pc, #368]	; (8007138 <_strtod_l+0xc08>)
 8006fc8:	4640      	mov	r0, r8
 8006fca:	4649      	mov	r1, r9
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f7f9 fb1b 	bl	8000608 <__aeabi_dmul>
 8006fd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fd4:	4680      	mov	r8, r0
 8006fd6:	4689      	mov	r9, r1
 8006fd8:	b933      	cbnz	r3, 8006fe8 <_strtod_l+0xab8>
 8006fda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006fde:	9012      	str	r0, [sp, #72]	; 0x48
 8006fe0:	9313      	str	r3, [sp, #76]	; 0x4c
 8006fe2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006fe6:	e7dd      	b.n	8006fa4 <_strtod_l+0xa74>
 8006fe8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8006fec:	e7f9      	b.n	8006fe2 <_strtod_l+0xab2>
 8006fee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006ff2:	9b04      	ldr	r3, [sp, #16]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d1a8      	bne.n	8006f4a <_strtod_l+0xa1a>
 8006ff8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006ffc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006ffe:	0d1b      	lsrs	r3, r3, #20
 8007000:	051b      	lsls	r3, r3, #20
 8007002:	429a      	cmp	r2, r3
 8007004:	d1a1      	bne.n	8006f4a <_strtod_l+0xa1a>
 8007006:	4640      	mov	r0, r8
 8007008:	4649      	mov	r1, r9
 800700a:	f7f9 fe5d 	bl	8000cc8 <__aeabi_d2lz>
 800700e:	f7f9 facd 	bl	80005ac <__aeabi_l2d>
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	4640      	mov	r0, r8
 8007018:	4649      	mov	r1, r9
 800701a:	f7f9 f93d 	bl	8000298 <__aeabi_dsub>
 800701e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007020:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007024:	ea43 030a 	orr.w	r3, r3, sl
 8007028:	4313      	orrs	r3, r2
 800702a:	4680      	mov	r8, r0
 800702c:	4689      	mov	r9, r1
 800702e:	d053      	beq.n	80070d8 <_strtod_l+0xba8>
 8007030:	a335      	add	r3, pc, #212	; (adr r3, 8007108 <_strtod_l+0xbd8>)
 8007032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007036:	f7f9 fd59 	bl	8000aec <__aeabi_dcmplt>
 800703a:	2800      	cmp	r0, #0
 800703c:	f47f acce 	bne.w	80069dc <_strtod_l+0x4ac>
 8007040:	a333      	add	r3, pc, #204	; (adr r3, 8007110 <_strtod_l+0xbe0>)
 8007042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007046:	4640      	mov	r0, r8
 8007048:	4649      	mov	r1, r9
 800704a:	f7f9 fd6d 	bl	8000b28 <__aeabi_dcmpgt>
 800704e:	2800      	cmp	r0, #0
 8007050:	f43f af7b 	beq.w	8006f4a <_strtod_l+0xa1a>
 8007054:	e4c2      	b.n	80069dc <_strtod_l+0x4ac>
 8007056:	9b04      	ldr	r3, [sp, #16]
 8007058:	b333      	cbz	r3, 80070a8 <_strtod_l+0xb78>
 800705a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800705c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007060:	d822      	bhi.n	80070a8 <_strtod_l+0xb78>
 8007062:	a32d      	add	r3, pc, #180	; (adr r3, 8007118 <_strtod_l+0xbe8>)
 8007064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007068:	4640      	mov	r0, r8
 800706a:	4649      	mov	r1, r9
 800706c:	f7f9 fd48 	bl	8000b00 <__aeabi_dcmple>
 8007070:	b1a0      	cbz	r0, 800709c <_strtod_l+0xb6c>
 8007072:	4649      	mov	r1, r9
 8007074:	4640      	mov	r0, r8
 8007076:	f7f9 fd9f 	bl	8000bb8 <__aeabi_d2uiz>
 800707a:	2801      	cmp	r0, #1
 800707c:	bf38      	it	cc
 800707e:	2001      	movcc	r0, #1
 8007080:	f7f9 fa48 	bl	8000514 <__aeabi_ui2d>
 8007084:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007086:	4680      	mov	r8, r0
 8007088:	4689      	mov	r9, r1
 800708a:	bb13      	cbnz	r3, 80070d2 <_strtod_l+0xba2>
 800708c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007090:	9014      	str	r0, [sp, #80]	; 0x50
 8007092:	9315      	str	r3, [sp, #84]	; 0x54
 8007094:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007098:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800709c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800709e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80070a0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80070a4:	1a9b      	subs	r3, r3, r2
 80070a6:	930d      	str	r3, [sp, #52]	; 0x34
 80070a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80070ac:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80070b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80070b4:	f001 fe54 	bl	8008d60 <__ulp>
 80070b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80070bc:	ec53 2b10 	vmov	r2, r3, d0
 80070c0:	f7f9 faa2 	bl	8000608 <__aeabi_dmul>
 80070c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80070c8:	f7f9 f8e8 	bl	800029c <__adddf3>
 80070cc:	4682      	mov	sl, r0
 80070ce:	468b      	mov	fp, r1
 80070d0:	e78f      	b.n	8006ff2 <_strtod_l+0xac2>
 80070d2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80070d6:	e7dd      	b.n	8007094 <_strtod_l+0xb64>
 80070d8:	a311      	add	r3, pc, #68	; (adr r3, 8007120 <_strtod_l+0xbf0>)
 80070da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070de:	f7f9 fd05 	bl	8000aec <__aeabi_dcmplt>
 80070e2:	e7b4      	b.n	800704e <_strtod_l+0xb1e>
 80070e4:	2300      	movs	r3, #0
 80070e6:	930e      	str	r3, [sp, #56]	; 0x38
 80070e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80070ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80070ec:	6013      	str	r3, [r2, #0]
 80070ee:	f7ff ba65 	b.w	80065bc <_strtod_l+0x8c>
 80070f2:	2b65      	cmp	r3, #101	; 0x65
 80070f4:	f43f ab5d 	beq.w	80067b2 <_strtod_l+0x282>
 80070f8:	2b45      	cmp	r3, #69	; 0x45
 80070fa:	f43f ab5a 	beq.w	80067b2 <_strtod_l+0x282>
 80070fe:	2201      	movs	r2, #1
 8007100:	f7ff bb92 	b.w	8006828 <_strtod_l+0x2f8>
 8007104:	f3af 8000 	nop.w
 8007108:	94a03595 	.word	0x94a03595
 800710c:	3fdfffff 	.word	0x3fdfffff
 8007110:	35afe535 	.word	0x35afe535
 8007114:	3fe00000 	.word	0x3fe00000
 8007118:	ffc00000 	.word	0xffc00000
 800711c:	41dfffff 	.word	0x41dfffff
 8007120:	94a03595 	.word	0x94a03595
 8007124:	3fcfffff 	.word	0x3fcfffff
 8007128:	3ff00000 	.word	0x3ff00000
 800712c:	7ff00000 	.word	0x7ff00000
 8007130:	7fe00000 	.word	0x7fe00000
 8007134:	7c9fffff 	.word	0x7c9fffff
 8007138:	3fe00000 	.word	0x3fe00000
 800713c:	bff00000 	.word	0xbff00000
 8007140:	7fefffff 	.word	0x7fefffff

08007144 <_strtod_r>:
 8007144:	4b01      	ldr	r3, [pc, #4]	; (800714c <_strtod_r+0x8>)
 8007146:	f7ff b9f3 	b.w	8006530 <_strtod_l>
 800714a:	bf00      	nop
 800714c:	20000170 	.word	0x20000170

08007150 <_strtol_l.isra.0>:
 8007150:	2b01      	cmp	r3, #1
 8007152:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007156:	d001      	beq.n	800715c <_strtol_l.isra.0+0xc>
 8007158:	2b24      	cmp	r3, #36	; 0x24
 800715a:	d906      	bls.n	800716a <_strtol_l.isra.0+0x1a>
 800715c:	f7fe fac4 	bl	80056e8 <__errno>
 8007160:	2316      	movs	r3, #22
 8007162:	6003      	str	r3, [r0, #0]
 8007164:	2000      	movs	r0, #0
 8007166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800716a:	4f3a      	ldr	r7, [pc, #232]	; (8007254 <_strtol_l.isra.0+0x104>)
 800716c:	468e      	mov	lr, r1
 800716e:	4676      	mov	r6, lr
 8007170:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007174:	5de5      	ldrb	r5, [r4, r7]
 8007176:	f015 0508 	ands.w	r5, r5, #8
 800717a:	d1f8      	bne.n	800716e <_strtol_l.isra.0+0x1e>
 800717c:	2c2d      	cmp	r4, #45	; 0x2d
 800717e:	d134      	bne.n	80071ea <_strtol_l.isra.0+0x9a>
 8007180:	f89e 4000 	ldrb.w	r4, [lr]
 8007184:	f04f 0801 	mov.w	r8, #1
 8007188:	f106 0e02 	add.w	lr, r6, #2
 800718c:	2b00      	cmp	r3, #0
 800718e:	d05c      	beq.n	800724a <_strtol_l.isra.0+0xfa>
 8007190:	2b10      	cmp	r3, #16
 8007192:	d10c      	bne.n	80071ae <_strtol_l.isra.0+0x5e>
 8007194:	2c30      	cmp	r4, #48	; 0x30
 8007196:	d10a      	bne.n	80071ae <_strtol_l.isra.0+0x5e>
 8007198:	f89e 4000 	ldrb.w	r4, [lr]
 800719c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80071a0:	2c58      	cmp	r4, #88	; 0x58
 80071a2:	d14d      	bne.n	8007240 <_strtol_l.isra.0+0xf0>
 80071a4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80071a8:	2310      	movs	r3, #16
 80071aa:	f10e 0e02 	add.w	lr, lr, #2
 80071ae:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80071b2:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80071b6:	2600      	movs	r6, #0
 80071b8:	fbbc f9f3 	udiv	r9, ip, r3
 80071bc:	4635      	mov	r5, r6
 80071be:	fb03 ca19 	mls	sl, r3, r9, ip
 80071c2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80071c6:	2f09      	cmp	r7, #9
 80071c8:	d818      	bhi.n	80071fc <_strtol_l.isra.0+0xac>
 80071ca:	463c      	mov	r4, r7
 80071cc:	42a3      	cmp	r3, r4
 80071ce:	dd24      	ble.n	800721a <_strtol_l.isra.0+0xca>
 80071d0:	2e00      	cmp	r6, #0
 80071d2:	db1f      	blt.n	8007214 <_strtol_l.isra.0+0xc4>
 80071d4:	45a9      	cmp	r9, r5
 80071d6:	d31d      	bcc.n	8007214 <_strtol_l.isra.0+0xc4>
 80071d8:	d101      	bne.n	80071de <_strtol_l.isra.0+0x8e>
 80071da:	45a2      	cmp	sl, r4
 80071dc:	db1a      	blt.n	8007214 <_strtol_l.isra.0+0xc4>
 80071de:	fb05 4503 	mla	r5, r5, r3, r4
 80071e2:	2601      	movs	r6, #1
 80071e4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80071e8:	e7eb      	b.n	80071c2 <_strtol_l.isra.0+0x72>
 80071ea:	2c2b      	cmp	r4, #43	; 0x2b
 80071ec:	bf08      	it	eq
 80071ee:	f89e 4000 	ldrbeq.w	r4, [lr]
 80071f2:	46a8      	mov	r8, r5
 80071f4:	bf08      	it	eq
 80071f6:	f106 0e02 	addeq.w	lr, r6, #2
 80071fa:	e7c7      	b.n	800718c <_strtol_l.isra.0+0x3c>
 80071fc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007200:	2f19      	cmp	r7, #25
 8007202:	d801      	bhi.n	8007208 <_strtol_l.isra.0+0xb8>
 8007204:	3c37      	subs	r4, #55	; 0x37
 8007206:	e7e1      	b.n	80071cc <_strtol_l.isra.0+0x7c>
 8007208:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800720c:	2f19      	cmp	r7, #25
 800720e:	d804      	bhi.n	800721a <_strtol_l.isra.0+0xca>
 8007210:	3c57      	subs	r4, #87	; 0x57
 8007212:	e7db      	b.n	80071cc <_strtol_l.isra.0+0x7c>
 8007214:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8007218:	e7e4      	b.n	80071e4 <_strtol_l.isra.0+0x94>
 800721a:	2e00      	cmp	r6, #0
 800721c:	da05      	bge.n	800722a <_strtol_l.isra.0+0xda>
 800721e:	2322      	movs	r3, #34	; 0x22
 8007220:	6003      	str	r3, [r0, #0]
 8007222:	4665      	mov	r5, ip
 8007224:	b942      	cbnz	r2, 8007238 <_strtol_l.isra.0+0xe8>
 8007226:	4628      	mov	r0, r5
 8007228:	e79d      	b.n	8007166 <_strtol_l.isra.0+0x16>
 800722a:	f1b8 0f00 	cmp.w	r8, #0
 800722e:	d000      	beq.n	8007232 <_strtol_l.isra.0+0xe2>
 8007230:	426d      	negs	r5, r5
 8007232:	2a00      	cmp	r2, #0
 8007234:	d0f7      	beq.n	8007226 <_strtol_l.isra.0+0xd6>
 8007236:	b10e      	cbz	r6, 800723c <_strtol_l.isra.0+0xec>
 8007238:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 800723c:	6011      	str	r1, [r2, #0]
 800723e:	e7f2      	b.n	8007226 <_strtol_l.isra.0+0xd6>
 8007240:	2430      	movs	r4, #48	; 0x30
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1b3      	bne.n	80071ae <_strtol_l.isra.0+0x5e>
 8007246:	2308      	movs	r3, #8
 8007248:	e7b1      	b.n	80071ae <_strtol_l.isra.0+0x5e>
 800724a:	2c30      	cmp	r4, #48	; 0x30
 800724c:	d0a4      	beq.n	8007198 <_strtol_l.isra.0+0x48>
 800724e:	230a      	movs	r3, #10
 8007250:	e7ad      	b.n	80071ae <_strtol_l.isra.0+0x5e>
 8007252:	bf00      	nop
 8007254:	0800a0c9 	.word	0x0800a0c9

08007258 <_strtol_r>:
 8007258:	f7ff bf7a 	b.w	8007150 <_strtol_l.isra.0>

0800725c <quorem>:
 800725c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007260:	6903      	ldr	r3, [r0, #16]
 8007262:	690c      	ldr	r4, [r1, #16]
 8007264:	42a3      	cmp	r3, r4
 8007266:	4607      	mov	r7, r0
 8007268:	f2c0 8081 	blt.w	800736e <quorem+0x112>
 800726c:	3c01      	subs	r4, #1
 800726e:	f101 0814 	add.w	r8, r1, #20
 8007272:	f100 0514 	add.w	r5, r0, #20
 8007276:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800727a:	9301      	str	r3, [sp, #4]
 800727c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007280:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007284:	3301      	adds	r3, #1
 8007286:	429a      	cmp	r2, r3
 8007288:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800728c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007290:	fbb2 f6f3 	udiv	r6, r2, r3
 8007294:	d331      	bcc.n	80072fa <quorem+0x9e>
 8007296:	f04f 0e00 	mov.w	lr, #0
 800729a:	4640      	mov	r0, r8
 800729c:	46ac      	mov	ip, r5
 800729e:	46f2      	mov	sl, lr
 80072a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80072a4:	b293      	uxth	r3, r2
 80072a6:	fb06 e303 	mla	r3, r6, r3, lr
 80072aa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	ebaa 0303 	sub.w	r3, sl, r3
 80072b4:	0c12      	lsrs	r2, r2, #16
 80072b6:	f8dc a000 	ldr.w	sl, [ip]
 80072ba:	fb06 e202 	mla	r2, r6, r2, lr
 80072be:	fa13 f38a 	uxtah	r3, r3, sl
 80072c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80072c6:	fa1f fa82 	uxth.w	sl, r2
 80072ca:	f8dc 2000 	ldr.w	r2, [ip]
 80072ce:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80072d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072dc:	4581      	cmp	r9, r0
 80072de:	f84c 3b04 	str.w	r3, [ip], #4
 80072e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80072e6:	d2db      	bcs.n	80072a0 <quorem+0x44>
 80072e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80072ec:	b92b      	cbnz	r3, 80072fa <quorem+0x9e>
 80072ee:	9b01      	ldr	r3, [sp, #4]
 80072f0:	3b04      	subs	r3, #4
 80072f2:	429d      	cmp	r5, r3
 80072f4:	461a      	mov	r2, r3
 80072f6:	d32e      	bcc.n	8007356 <quorem+0xfa>
 80072f8:	613c      	str	r4, [r7, #16]
 80072fa:	4638      	mov	r0, r7
 80072fc:	f001 fc8c 	bl	8008c18 <__mcmp>
 8007300:	2800      	cmp	r0, #0
 8007302:	db24      	blt.n	800734e <quorem+0xf2>
 8007304:	3601      	adds	r6, #1
 8007306:	4628      	mov	r0, r5
 8007308:	f04f 0c00 	mov.w	ip, #0
 800730c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007310:	f8d0 e000 	ldr.w	lr, [r0]
 8007314:	b293      	uxth	r3, r2
 8007316:	ebac 0303 	sub.w	r3, ip, r3
 800731a:	0c12      	lsrs	r2, r2, #16
 800731c:	fa13 f38e 	uxtah	r3, r3, lr
 8007320:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007324:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007328:	b29b      	uxth	r3, r3
 800732a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800732e:	45c1      	cmp	r9, r8
 8007330:	f840 3b04 	str.w	r3, [r0], #4
 8007334:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007338:	d2e8      	bcs.n	800730c <quorem+0xb0>
 800733a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800733e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007342:	b922      	cbnz	r2, 800734e <quorem+0xf2>
 8007344:	3b04      	subs	r3, #4
 8007346:	429d      	cmp	r5, r3
 8007348:	461a      	mov	r2, r3
 800734a:	d30a      	bcc.n	8007362 <quorem+0x106>
 800734c:	613c      	str	r4, [r7, #16]
 800734e:	4630      	mov	r0, r6
 8007350:	b003      	add	sp, #12
 8007352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007356:	6812      	ldr	r2, [r2, #0]
 8007358:	3b04      	subs	r3, #4
 800735a:	2a00      	cmp	r2, #0
 800735c:	d1cc      	bne.n	80072f8 <quorem+0x9c>
 800735e:	3c01      	subs	r4, #1
 8007360:	e7c7      	b.n	80072f2 <quorem+0x96>
 8007362:	6812      	ldr	r2, [r2, #0]
 8007364:	3b04      	subs	r3, #4
 8007366:	2a00      	cmp	r2, #0
 8007368:	d1f0      	bne.n	800734c <quorem+0xf0>
 800736a:	3c01      	subs	r4, #1
 800736c:	e7eb      	b.n	8007346 <quorem+0xea>
 800736e:	2000      	movs	r0, #0
 8007370:	e7ee      	b.n	8007350 <quorem+0xf4>
 8007372:	0000      	movs	r0, r0
 8007374:	0000      	movs	r0, r0
	...

08007378 <_dtoa_r>:
 8007378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800737c:	ed2d 8b02 	vpush	{d8}
 8007380:	ec57 6b10 	vmov	r6, r7, d0
 8007384:	b095      	sub	sp, #84	; 0x54
 8007386:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007388:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800738c:	9105      	str	r1, [sp, #20]
 800738e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007392:	4604      	mov	r4, r0
 8007394:	9209      	str	r2, [sp, #36]	; 0x24
 8007396:	930f      	str	r3, [sp, #60]	; 0x3c
 8007398:	b975      	cbnz	r5, 80073b8 <_dtoa_r+0x40>
 800739a:	2010      	movs	r0, #16
 800739c:	f001 f94c 	bl	8008638 <malloc>
 80073a0:	4602      	mov	r2, r0
 80073a2:	6260      	str	r0, [r4, #36]	; 0x24
 80073a4:	b920      	cbnz	r0, 80073b0 <_dtoa_r+0x38>
 80073a6:	4bb2      	ldr	r3, [pc, #712]	; (8007670 <_dtoa_r+0x2f8>)
 80073a8:	21ea      	movs	r1, #234	; 0xea
 80073aa:	48b2      	ldr	r0, [pc, #712]	; (8007674 <_dtoa_r+0x2fc>)
 80073ac:	f002 f874 	bl	8009498 <__assert_func>
 80073b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80073b4:	6005      	str	r5, [r0, #0]
 80073b6:	60c5      	str	r5, [r0, #12]
 80073b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073ba:	6819      	ldr	r1, [r3, #0]
 80073bc:	b151      	cbz	r1, 80073d4 <_dtoa_r+0x5c>
 80073be:	685a      	ldr	r2, [r3, #4]
 80073c0:	604a      	str	r2, [r1, #4]
 80073c2:	2301      	movs	r3, #1
 80073c4:	4093      	lsls	r3, r2
 80073c6:	608b      	str	r3, [r1, #8]
 80073c8:	4620      	mov	r0, r4
 80073ca:	f001 f99d 	bl	8008708 <_Bfree>
 80073ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073d0:	2200      	movs	r2, #0
 80073d2:	601a      	str	r2, [r3, #0]
 80073d4:	1e3b      	subs	r3, r7, #0
 80073d6:	bfb9      	ittee	lt
 80073d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80073dc:	9303      	strlt	r3, [sp, #12]
 80073de:	2300      	movge	r3, #0
 80073e0:	f8c8 3000 	strge.w	r3, [r8]
 80073e4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80073e8:	4ba3      	ldr	r3, [pc, #652]	; (8007678 <_dtoa_r+0x300>)
 80073ea:	bfbc      	itt	lt
 80073ec:	2201      	movlt	r2, #1
 80073ee:	f8c8 2000 	strlt.w	r2, [r8]
 80073f2:	ea33 0309 	bics.w	r3, r3, r9
 80073f6:	d11b      	bne.n	8007430 <_dtoa_r+0xb8>
 80073f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80073fa:	f242 730f 	movw	r3, #9999	; 0x270f
 80073fe:	6013      	str	r3, [r2, #0]
 8007400:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007404:	4333      	orrs	r3, r6
 8007406:	f000 857a 	beq.w	8007efe <_dtoa_r+0xb86>
 800740a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800740c:	b963      	cbnz	r3, 8007428 <_dtoa_r+0xb0>
 800740e:	4b9b      	ldr	r3, [pc, #620]	; (800767c <_dtoa_r+0x304>)
 8007410:	e024      	b.n	800745c <_dtoa_r+0xe4>
 8007412:	4b9b      	ldr	r3, [pc, #620]	; (8007680 <_dtoa_r+0x308>)
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	3308      	adds	r3, #8
 8007418:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800741a:	6013      	str	r3, [r2, #0]
 800741c:	9800      	ldr	r0, [sp, #0]
 800741e:	b015      	add	sp, #84	; 0x54
 8007420:	ecbd 8b02 	vpop	{d8}
 8007424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007428:	4b94      	ldr	r3, [pc, #592]	; (800767c <_dtoa_r+0x304>)
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	3303      	adds	r3, #3
 800742e:	e7f3      	b.n	8007418 <_dtoa_r+0xa0>
 8007430:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007434:	2200      	movs	r2, #0
 8007436:	ec51 0b17 	vmov	r0, r1, d7
 800743a:	2300      	movs	r3, #0
 800743c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007440:	f7f9 fb4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007444:	4680      	mov	r8, r0
 8007446:	b158      	cbz	r0, 8007460 <_dtoa_r+0xe8>
 8007448:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800744a:	2301      	movs	r3, #1
 800744c:	6013      	str	r3, [r2, #0]
 800744e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 8551 	beq.w	8007ef8 <_dtoa_r+0xb80>
 8007456:	488b      	ldr	r0, [pc, #556]	; (8007684 <_dtoa_r+0x30c>)
 8007458:	6018      	str	r0, [r3, #0]
 800745a:	1e43      	subs	r3, r0, #1
 800745c:	9300      	str	r3, [sp, #0]
 800745e:	e7dd      	b.n	800741c <_dtoa_r+0xa4>
 8007460:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007464:	aa12      	add	r2, sp, #72	; 0x48
 8007466:	a913      	add	r1, sp, #76	; 0x4c
 8007468:	4620      	mov	r0, r4
 800746a:	f001 fcf5 	bl	8008e58 <__d2b>
 800746e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007472:	4683      	mov	fp, r0
 8007474:	2d00      	cmp	r5, #0
 8007476:	d07c      	beq.n	8007572 <_dtoa_r+0x1fa>
 8007478:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800747a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800747e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007482:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007486:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800748a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800748e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007492:	4b7d      	ldr	r3, [pc, #500]	; (8007688 <_dtoa_r+0x310>)
 8007494:	2200      	movs	r2, #0
 8007496:	4630      	mov	r0, r6
 8007498:	4639      	mov	r1, r7
 800749a:	f7f8 fefd 	bl	8000298 <__aeabi_dsub>
 800749e:	a36e      	add	r3, pc, #440	; (adr r3, 8007658 <_dtoa_r+0x2e0>)
 80074a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a4:	f7f9 f8b0 	bl	8000608 <__aeabi_dmul>
 80074a8:	a36d      	add	r3, pc, #436	; (adr r3, 8007660 <_dtoa_r+0x2e8>)
 80074aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ae:	f7f8 fef5 	bl	800029c <__adddf3>
 80074b2:	4606      	mov	r6, r0
 80074b4:	4628      	mov	r0, r5
 80074b6:	460f      	mov	r7, r1
 80074b8:	f7f9 f83c 	bl	8000534 <__aeabi_i2d>
 80074bc:	a36a      	add	r3, pc, #424	; (adr r3, 8007668 <_dtoa_r+0x2f0>)
 80074be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c2:	f7f9 f8a1 	bl	8000608 <__aeabi_dmul>
 80074c6:	4602      	mov	r2, r0
 80074c8:	460b      	mov	r3, r1
 80074ca:	4630      	mov	r0, r6
 80074cc:	4639      	mov	r1, r7
 80074ce:	f7f8 fee5 	bl	800029c <__adddf3>
 80074d2:	4606      	mov	r6, r0
 80074d4:	460f      	mov	r7, r1
 80074d6:	f7f9 fb47 	bl	8000b68 <__aeabi_d2iz>
 80074da:	2200      	movs	r2, #0
 80074dc:	4682      	mov	sl, r0
 80074de:	2300      	movs	r3, #0
 80074e0:	4630      	mov	r0, r6
 80074e2:	4639      	mov	r1, r7
 80074e4:	f7f9 fb02 	bl	8000aec <__aeabi_dcmplt>
 80074e8:	b148      	cbz	r0, 80074fe <_dtoa_r+0x186>
 80074ea:	4650      	mov	r0, sl
 80074ec:	f7f9 f822 	bl	8000534 <__aeabi_i2d>
 80074f0:	4632      	mov	r2, r6
 80074f2:	463b      	mov	r3, r7
 80074f4:	f7f9 faf0 	bl	8000ad8 <__aeabi_dcmpeq>
 80074f8:	b908      	cbnz	r0, 80074fe <_dtoa_r+0x186>
 80074fa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80074fe:	f1ba 0f16 	cmp.w	sl, #22
 8007502:	d854      	bhi.n	80075ae <_dtoa_r+0x236>
 8007504:	4b61      	ldr	r3, [pc, #388]	; (800768c <_dtoa_r+0x314>)
 8007506:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800750a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007512:	f7f9 faeb 	bl	8000aec <__aeabi_dcmplt>
 8007516:	2800      	cmp	r0, #0
 8007518:	d04b      	beq.n	80075b2 <_dtoa_r+0x23a>
 800751a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800751e:	2300      	movs	r3, #0
 8007520:	930e      	str	r3, [sp, #56]	; 0x38
 8007522:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007524:	1b5d      	subs	r5, r3, r5
 8007526:	1e6b      	subs	r3, r5, #1
 8007528:	9304      	str	r3, [sp, #16]
 800752a:	bf43      	ittte	mi
 800752c:	2300      	movmi	r3, #0
 800752e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007532:	9304      	strmi	r3, [sp, #16]
 8007534:	f04f 0800 	movpl.w	r8, #0
 8007538:	f1ba 0f00 	cmp.w	sl, #0
 800753c:	db3b      	blt.n	80075b6 <_dtoa_r+0x23e>
 800753e:	9b04      	ldr	r3, [sp, #16]
 8007540:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007544:	4453      	add	r3, sl
 8007546:	9304      	str	r3, [sp, #16]
 8007548:	2300      	movs	r3, #0
 800754a:	9306      	str	r3, [sp, #24]
 800754c:	9b05      	ldr	r3, [sp, #20]
 800754e:	2b09      	cmp	r3, #9
 8007550:	d869      	bhi.n	8007626 <_dtoa_r+0x2ae>
 8007552:	2b05      	cmp	r3, #5
 8007554:	bfc4      	itt	gt
 8007556:	3b04      	subgt	r3, #4
 8007558:	9305      	strgt	r3, [sp, #20]
 800755a:	9b05      	ldr	r3, [sp, #20]
 800755c:	f1a3 0302 	sub.w	r3, r3, #2
 8007560:	bfcc      	ite	gt
 8007562:	2500      	movgt	r5, #0
 8007564:	2501      	movle	r5, #1
 8007566:	2b03      	cmp	r3, #3
 8007568:	d869      	bhi.n	800763e <_dtoa_r+0x2c6>
 800756a:	e8df f003 	tbb	[pc, r3]
 800756e:	4e2c      	.short	0x4e2c
 8007570:	5a4c      	.short	0x5a4c
 8007572:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007576:	441d      	add	r5, r3
 8007578:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800757c:	2b20      	cmp	r3, #32
 800757e:	bfc1      	itttt	gt
 8007580:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007584:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007588:	fa09 f303 	lslgt.w	r3, r9, r3
 800758c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007590:	bfda      	itte	le
 8007592:	f1c3 0320 	rsble	r3, r3, #32
 8007596:	fa06 f003 	lslle.w	r0, r6, r3
 800759a:	4318      	orrgt	r0, r3
 800759c:	f7f8 ffba 	bl	8000514 <__aeabi_ui2d>
 80075a0:	2301      	movs	r3, #1
 80075a2:	4606      	mov	r6, r0
 80075a4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80075a8:	3d01      	subs	r5, #1
 80075aa:	9310      	str	r3, [sp, #64]	; 0x40
 80075ac:	e771      	b.n	8007492 <_dtoa_r+0x11a>
 80075ae:	2301      	movs	r3, #1
 80075b0:	e7b6      	b.n	8007520 <_dtoa_r+0x1a8>
 80075b2:	900e      	str	r0, [sp, #56]	; 0x38
 80075b4:	e7b5      	b.n	8007522 <_dtoa_r+0x1aa>
 80075b6:	f1ca 0300 	rsb	r3, sl, #0
 80075ba:	9306      	str	r3, [sp, #24]
 80075bc:	2300      	movs	r3, #0
 80075be:	eba8 080a 	sub.w	r8, r8, sl
 80075c2:	930d      	str	r3, [sp, #52]	; 0x34
 80075c4:	e7c2      	b.n	800754c <_dtoa_r+0x1d4>
 80075c6:	2300      	movs	r3, #0
 80075c8:	9308      	str	r3, [sp, #32]
 80075ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	dc39      	bgt.n	8007644 <_dtoa_r+0x2cc>
 80075d0:	f04f 0901 	mov.w	r9, #1
 80075d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80075d8:	464b      	mov	r3, r9
 80075da:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80075de:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80075e0:	2200      	movs	r2, #0
 80075e2:	6042      	str	r2, [r0, #4]
 80075e4:	2204      	movs	r2, #4
 80075e6:	f102 0614 	add.w	r6, r2, #20
 80075ea:	429e      	cmp	r6, r3
 80075ec:	6841      	ldr	r1, [r0, #4]
 80075ee:	d92f      	bls.n	8007650 <_dtoa_r+0x2d8>
 80075f0:	4620      	mov	r0, r4
 80075f2:	f001 f849 	bl	8008688 <_Balloc>
 80075f6:	9000      	str	r0, [sp, #0]
 80075f8:	2800      	cmp	r0, #0
 80075fa:	d14b      	bne.n	8007694 <_dtoa_r+0x31c>
 80075fc:	4b24      	ldr	r3, [pc, #144]	; (8007690 <_dtoa_r+0x318>)
 80075fe:	4602      	mov	r2, r0
 8007600:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007604:	e6d1      	b.n	80073aa <_dtoa_r+0x32>
 8007606:	2301      	movs	r3, #1
 8007608:	e7de      	b.n	80075c8 <_dtoa_r+0x250>
 800760a:	2300      	movs	r3, #0
 800760c:	9308      	str	r3, [sp, #32]
 800760e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007610:	eb0a 0903 	add.w	r9, sl, r3
 8007614:	f109 0301 	add.w	r3, r9, #1
 8007618:	2b01      	cmp	r3, #1
 800761a:	9301      	str	r3, [sp, #4]
 800761c:	bfb8      	it	lt
 800761e:	2301      	movlt	r3, #1
 8007620:	e7dd      	b.n	80075de <_dtoa_r+0x266>
 8007622:	2301      	movs	r3, #1
 8007624:	e7f2      	b.n	800760c <_dtoa_r+0x294>
 8007626:	2501      	movs	r5, #1
 8007628:	2300      	movs	r3, #0
 800762a:	9305      	str	r3, [sp, #20]
 800762c:	9508      	str	r5, [sp, #32]
 800762e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8007632:	2200      	movs	r2, #0
 8007634:	f8cd 9004 	str.w	r9, [sp, #4]
 8007638:	2312      	movs	r3, #18
 800763a:	9209      	str	r2, [sp, #36]	; 0x24
 800763c:	e7cf      	b.n	80075de <_dtoa_r+0x266>
 800763e:	2301      	movs	r3, #1
 8007640:	9308      	str	r3, [sp, #32]
 8007642:	e7f4      	b.n	800762e <_dtoa_r+0x2b6>
 8007644:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007648:	f8cd 9004 	str.w	r9, [sp, #4]
 800764c:	464b      	mov	r3, r9
 800764e:	e7c6      	b.n	80075de <_dtoa_r+0x266>
 8007650:	3101      	adds	r1, #1
 8007652:	6041      	str	r1, [r0, #4]
 8007654:	0052      	lsls	r2, r2, #1
 8007656:	e7c6      	b.n	80075e6 <_dtoa_r+0x26e>
 8007658:	636f4361 	.word	0x636f4361
 800765c:	3fd287a7 	.word	0x3fd287a7
 8007660:	8b60c8b3 	.word	0x8b60c8b3
 8007664:	3fc68a28 	.word	0x3fc68a28
 8007668:	509f79fb 	.word	0x509f79fb
 800766c:	3fd34413 	.word	0x3fd34413
 8007670:	0800a1d6 	.word	0x0800a1d6
 8007674:	0800a1ed 	.word	0x0800a1ed
 8007678:	7ff00000 	.word	0x7ff00000
 800767c:	0800a1d2 	.word	0x0800a1d2
 8007680:	0800a1c9 	.word	0x0800a1c9
 8007684:	0800a04d 	.word	0x0800a04d
 8007688:	3ff80000 	.word	0x3ff80000
 800768c:	0800a368 	.word	0x0800a368
 8007690:	0800a24c 	.word	0x0800a24c
 8007694:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007696:	9a00      	ldr	r2, [sp, #0]
 8007698:	601a      	str	r2, [r3, #0]
 800769a:	9b01      	ldr	r3, [sp, #4]
 800769c:	2b0e      	cmp	r3, #14
 800769e:	f200 80ad 	bhi.w	80077fc <_dtoa_r+0x484>
 80076a2:	2d00      	cmp	r5, #0
 80076a4:	f000 80aa 	beq.w	80077fc <_dtoa_r+0x484>
 80076a8:	f1ba 0f00 	cmp.w	sl, #0
 80076ac:	dd36      	ble.n	800771c <_dtoa_r+0x3a4>
 80076ae:	4ac3      	ldr	r2, [pc, #780]	; (80079bc <_dtoa_r+0x644>)
 80076b0:	f00a 030f 	and.w	r3, sl, #15
 80076b4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80076b8:	ed93 7b00 	vldr	d7, [r3]
 80076bc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80076c0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80076c4:	eeb0 8a47 	vmov.f32	s16, s14
 80076c8:	eef0 8a67 	vmov.f32	s17, s15
 80076cc:	d016      	beq.n	80076fc <_dtoa_r+0x384>
 80076ce:	4bbc      	ldr	r3, [pc, #752]	; (80079c0 <_dtoa_r+0x648>)
 80076d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80076d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076d8:	f7f9 f8c0 	bl	800085c <__aeabi_ddiv>
 80076dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076e0:	f007 070f 	and.w	r7, r7, #15
 80076e4:	2503      	movs	r5, #3
 80076e6:	4eb6      	ldr	r6, [pc, #728]	; (80079c0 <_dtoa_r+0x648>)
 80076e8:	b957      	cbnz	r7, 8007700 <_dtoa_r+0x388>
 80076ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076ee:	ec53 2b18 	vmov	r2, r3, d8
 80076f2:	f7f9 f8b3 	bl	800085c <__aeabi_ddiv>
 80076f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076fa:	e029      	b.n	8007750 <_dtoa_r+0x3d8>
 80076fc:	2502      	movs	r5, #2
 80076fe:	e7f2      	b.n	80076e6 <_dtoa_r+0x36e>
 8007700:	07f9      	lsls	r1, r7, #31
 8007702:	d508      	bpl.n	8007716 <_dtoa_r+0x39e>
 8007704:	ec51 0b18 	vmov	r0, r1, d8
 8007708:	e9d6 2300 	ldrd	r2, r3, [r6]
 800770c:	f7f8 ff7c 	bl	8000608 <__aeabi_dmul>
 8007710:	ec41 0b18 	vmov	d8, r0, r1
 8007714:	3501      	adds	r5, #1
 8007716:	107f      	asrs	r7, r7, #1
 8007718:	3608      	adds	r6, #8
 800771a:	e7e5      	b.n	80076e8 <_dtoa_r+0x370>
 800771c:	f000 80a6 	beq.w	800786c <_dtoa_r+0x4f4>
 8007720:	f1ca 0600 	rsb	r6, sl, #0
 8007724:	4ba5      	ldr	r3, [pc, #660]	; (80079bc <_dtoa_r+0x644>)
 8007726:	4fa6      	ldr	r7, [pc, #664]	; (80079c0 <_dtoa_r+0x648>)
 8007728:	f006 020f 	and.w	r2, r6, #15
 800772c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007734:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007738:	f7f8 ff66 	bl	8000608 <__aeabi_dmul>
 800773c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007740:	1136      	asrs	r6, r6, #4
 8007742:	2300      	movs	r3, #0
 8007744:	2502      	movs	r5, #2
 8007746:	2e00      	cmp	r6, #0
 8007748:	f040 8085 	bne.w	8007856 <_dtoa_r+0x4de>
 800774c:	2b00      	cmp	r3, #0
 800774e:	d1d2      	bne.n	80076f6 <_dtoa_r+0x37e>
 8007750:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007752:	2b00      	cmp	r3, #0
 8007754:	f000 808c 	beq.w	8007870 <_dtoa_r+0x4f8>
 8007758:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800775c:	4b99      	ldr	r3, [pc, #612]	; (80079c4 <_dtoa_r+0x64c>)
 800775e:	2200      	movs	r2, #0
 8007760:	4630      	mov	r0, r6
 8007762:	4639      	mov	r1, r7
 8007764:	f7f9 f9c2 	bl	8000aec <__aeabi_dcmplt>
 8007768:	2800      	cmp	r0, #0
 800776a:	f000 8081 	beq.w	8007870 <_dtoa_r+0x4f8>
 800776e:	9b01      	ldr	r3, [sp, #4]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d07d      	beq.n	8007870 <_dtoa_r+0x4f8>
 8007774:	f1b9 0f00 	cmp.w	r9, #0
 8007778:	dd3c      	ble.n	80077f4 <_dtoa_r+0x47c>
 800777a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800777e:	9307      	str	r3, [sp, #28]
 8007780:	2200      	movs	r2, #0
 8007782:	4b91      	ldr	r3, [pc, #580]	; (80079c8 <_dtoa_r+0x650>)
 8007784:	4630      	mov	r0, r6
 8007786:	4639      	mov	r1, r7
 8007788:	f7f8 ff3e 	bl	8000608 <__aeabi_dmul>
 800778c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007790:	3501      	adds	r5, #1
 8007792:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007796:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800779a:	4628      	mov	r0, r5
 800779c:	f7f8 feca 	bl	8000534 <__aeabi_i2d>
 80077a0:	4632      	mov	r2, r6
 80077a2:	463b      	mov	r3, r7
 80077a4:	f7f8 ff30 	bl	8000608 <__aeabi_dmul>
 80077a8:	4b88      	ldr	r3, [pc, #544]	; (80079cc <_dtoa_r+0x654>)
 80077aa:	2200      	movs	r2, #0
 80077ac:	f7f8 fd76 	bl	800029c <__adddf3>
 80077b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80077b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077b8:	9303      	str	r3, [sp, #12]
 80077ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d15c      	bne.n	800787a <_dtoa_r+0x502>
 80077c0:	4b83      	ldr	r3, [pc, #524]	; (80079d0 <_dtoa_r+0x658>)
 80077c2:	2200      	movs	r2, #0
 80077c4:	4630      	mov	r0, r6
 80077c6:	4639      	mov	r1, r7
 80077c8:	f7f8 fd66 	bl	8000298 <__aeabi_dsub>
 80077cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077d0:	4606      	mov	r6, r0
 80077d2:	460f      	mov	r7, r1
 80077d4:	f7f9 f9a8 	bl	8000b28 <__aeabi_dcmpgt>
 80077d8:	2800      	cmp	r0, #0
 80077da:	f040 8296 	bne.w	8007d0a <_dtoa_r+0x992>
 80077de:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80077e2:	4630      	mov	r0, r6
 80077e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077e8:	4639      	mov	r1, r7
 80077ea:	f7f9 f97f 	bl	8000aec <__aeabi_dcmplt>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	f040 8288 	bne.w	8007d04 <_dtoa_r+0x98c>
 80077f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80077f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80077fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077fe:	2b00      	cmp	r3, #0
 8007800:	f2c0 8158 	blt.w	8007ab4 <_dtoa_r+0x73c>
 8007804:	f1ba 0f0e 	cmp.w	sl, #14
 8007808:	f300 8154 	bgt.w	8007ab4 <_dtoa_r+0x73c>
 800780c:	4b6b      	ldr	r3, [pc, #428]	; (80079bc <_dtoa_r+0x644>)
 800780e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007812:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007818:	2b00      	cmp	r3, #0
 800781a:	f280 80e3 	bge.w	80079e4 <_dtoa_r+0x66c>
 800781e:	9b01      	ldr	r3, [sp, #4]
 8007820:	2b00      	cmp	r3, #0
 8007822:	f300 80df 	bgt.w	80079e4 <_dtoa_r+0x66c>
 8007826:	f040 826d 	bne.w	8007d04 <_dtoa_r+0x98c>
 800782a:	4b69      	ldr	r3, [pc, #420]	; (80079d0 <_dtoa_r+0x658>)
 800782c:	2200      	movs	r2, #0
 800782e:	4640      	mov	r0, r8
 8007830:	4649      	mov	r1, r9
 8007832:	f7f8 fee9 	bl	8000608 <__aeabi_dmul>
 8007836:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800783a:	f7f9 f96b 	bl	8000b14 <__aeabi_dcmpge>
 800783e:	9e01      	ldr	r6, [sp, #4]
 8007840:	4637      	mov	r7, r6
 8007842:	2800      	cmp	r0, #0
 8007844:	f040 8243 	bne.w	8007cce <_dtoa_r+0x956>
 8007848:	9d00      	ldr	r5, [sp, #0]
 800784a:	2331      	movs	r3, #49	; 0x31
 800784c:	f805 3b01 	strb.w	r3, [r5], #1
 8007850:	f10a 0a01 	add.w	sl, sl, #1
 8007854:	e23f      	b.n	8007cd6 <_dtoa_r+0x95e>
 8007856:	07f2      	lsls	r2, r6, #31
 8007858:	d505      	bpl.n	8007866 <_dtoa_r+0x4ee>
 800785a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800785e:	f7f8 fed3 	bl	8000608 <__aeabi_dmul>
 8007862:	3501      	adds	r5, #1
 8007864:	2301      	movs	r3, #1
 8007866:	1076      	asrs	r6, r6, #1
 8007868:	3708      	adds	r7, #8
 800786a:	e76c      	b.n	8007746 <_dtoa_r+0x3ce>
 800786c:	2502      	movs	r5, #2
 800786e:	e76f      	b.n	8007750 <_dtoa_r+0x3d8>
 8007870:	9b01      	ldr	r3, [sp, #4]
 8007872:	f8cd a01c 	str.w	sl, [sp, #28]
 8007876:	930c      	str	r3, [sp, #48]	; 0x30
 8007878:	e78d      	b.n	8007796 <_dtoa_r+0x41e>
 800787a:	9900      	ldr	r1, [sp, #0]
 800787c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800787e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007880:	4b4e      	ldr	r3, [pc, #312]	; (80079bc <_dtoa_r+0x644>)
 8007882:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007886:	4401      	add	r1, r0
 8007888:	9102      	str	r1, [sp, #8]
 800788a:	9908      	ldr	r1, [sp, #32]
 800788c:	eeb0 8a47 	vmov.f32	s16, s14
 8007890:	eef0 8a67 	vmov.f32	s17, s15
 8007894:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007898:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800789c:	2900      	cmp	r1, #0
 800789e:	d045      	beq.n	800792c <_dtoa_r+0x5b4>
 80078a0:	494c      	ldr	r1, [pc, #304]	; (80079d4 <_dtoa_r+0x65c>)
 80078a2:	2000      	movs	r0, #0
 80078a4:	f7f8 ffda 	bl	800085c <__aeabi_ddiv>
 80078a8:	ec53 2b18 	vmov	r2, r3, d8
 80078ac:	f7f8 fcf4 	bl	8000298 <__aeabi_dsub>
 80078b0:	9d00      	ldr	r5, [sp, #0]
 80078b2:	ec41 0b18 	vmov	d8, r0, r1
 80078b6:	4639      	mov	r1, r7
 80078b8:	4630      	mov	r0, r6
 80078ba:	f7f9 f955 	bl	8000b68 <__aeabi_d2iz>
 80078be:	900c      	str	r0, [sp, #48]	; 0x30
 80078c0:	f7f8 fe38 	bl	8000534 <__aeabi_i2d>
 80078c4:	4602      	mov	r2, r0
 80078c6:	460b      	mov	r3, r1
 80078c8:	4630      	mov	r0, r6
 80078ca:	4639      	mov	r1, r7
 80078cc:	f7f8 fce4 	bl	8000298 <__aeabi_dsub>
 80078d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078d2:	3330      	adds	r3, #48	; 0x30
 80078d4:	f805 3b01 	strb.w	r3, [r5], #1
 80078d8:	ec53 2b18 	vmov	r2, r3, d8
 80078dc:	4606      	mov	r6, r0
 80078de:	460f      	mov	r7, r1
 80078e0:	f7f9 f904 	bl	8000aec <__aeabi_dcmplt>
 80078e4:	2800      	cmp	r0, #0
 80078e6:	d165      	bne.n	80079b4 <_dtoa_r+0x63c>
 80078e8:	4632      	mov	r2, r6
 80078ea:	463b      	mov	r3, r7
 80078ec:	4935      	ldr	r1, [pc, #212]	; (80079c4 <_dtoa_r+0x64c>)
 80078ee:	2000      	movs	r0, #0
 80078f0:	f7f8 fcd2 	bl	8000298 <__aeabi_dsub>
 80078f4:	ec53 2b18 	vmov	r2, r3, d8
 80078f8:	f7f9 f8f8 	bl	8000aec <__aeabi_dcmplt>
 80078fc:	2800      	cmp	r0, #0
 80078fe:	f040 80b9 	bne.w	8007a74 <_dtoa_r+0x6fc>
 8007902:	9b02      	ldr	r3, [sp, #8]
 8007904:	429d      	cmp	r5, r3
 8007906:	f43f af75 	beq.w	80077f4 <_dtoa_r+0x47c>
 800790a:	4b2f      	ldr	r3, [pc, #188]	; (80079c8 <_dtoa_r+0x650>)
 800790c:	ec51 0b18 	vmov	r0, r1, d8
 8007910:	2200      	movs	r2, #0
 8007912:	f7f8 fe79 	bl	8000608 <__aeabi_dmul>
 8007916:	4b2c      	ldr	r3, [pc, #176]	; (80079c8 <_dtoa_r+0x650>)
 8007918:	ec41 0b18 	vmov	d8, r0, r1
 800791c:	2200      	movs	r2, #0
 800791e:	4630      	mov	r0, r6
 8007920:	4639      	mov	r1, r7
 8007922:	f7f8 fe71 	bl	8000608 <__aeabi_dmul>
 8007926:	4606      	mov	r6, r0
 8007928:	460f      	mov	r7, r1
 800792a:	e7c4      	b.n	80078b6 <_dtoa_r+0x53e>
 800792c:	ec51 0b17 	vmov	r0, r1, d7
 8007930:	f7f8 fe6a 	bl	8000608 <__aeabi_dmul>
 8007934:	9b02      	ldr	r3, [sp, #8]
 8007936:	9d00      	ldr	r5, [sp, #0]
 8007938:	930c      	str	r3, [sp, #48]	; 0x30
 800793a:	ec41 0b18 	vmov	d8, r0, r1
 800793e:	4639      	mov	r1, r7
 8007940:	4630      	mov	r0, r6
 8007942:	f7f9 f911 	bl	8000b68 <__aeabi_d2iz>
 8007946:	9011      	str	r0, [sp, #68]	; 0x44
 8007948:	f7f8 fdf4 	bl	8000534 <__aeabi_i2d>
 800794c:	4602      	mov	r2, r0
 800794e:	460b      	mov	r3, r1
 8007950:	4630      	mov	r0, r6
 8007952:	4639      	mov	r1, r7
 8007954:	f7f8 fca0 	bl	8000298 <__aeabi_dsub>
 8007958:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800795a:	3330      	adds	r3, #48	; 0x30
 800795c:	f805 3b01 	strb.w	r3, [r5], #1
 8007960:	9b02      	ldr	r3, [sp, #8]
 8007962:	429d      	cmp	r5, r3
 8007964:	4606      	mov	r6, r0
 8007966:	460f      	mov	r7, r1
 8007968:	f04f 0200 	mov.w	r2, #0
 800796c:	d134      	bne.n	80079d8 <_dtoa_r+0x660>
 800796e:	4b19      	ldr	r3, [pc, #100]	; (80079d4 <_dtoa_r+0x65c>)
 8007970:	ec51 0b18 	vmov	r0, r1, d8
 8007974:	f7f8 fc92 	bl	800029c <__adddf3>
 8007978:	4602      	mov	r2, r0
 800797a:	460b      	mov	r3, r1
 800797c:	4630      	mov	r0, r6
 800797e:	4639      	mov	r1, r7
 8007980:	f7f9 f8d2 	bl	8000b28 <__aeabi_dcmpgt>
 8007984:	2800      	cmp	r0, #0
 8007986:	d175      	bne.n	8007a74 <_dtoa_r+0x6fc>
 8007988:	ec53 2b18 	vmov	r2, r3, d8
 800798c:	4911      	ldr	r1, [pc, #68]	; (80079d4 <_dtoa_r+0x65c>)
 800798e:	2000      	movs	r0, #0
 8007990:	f7f8 fc82 	bl	8000298 <__aeabi_dsub>
 8007994:	4602      	mov	r2, r0
 8007996:	460b      	mov	r3, r1
 8007998:	4630      	mov	r0, r6
 800799a:	4639      	mov	r1, r7
 800799c:	f7f9 f8a6 	bl	8000aec <__aeabi_dcmplt>
 80079a0:	2800      	cmp	r0, #0
 80079a2:	f43f af27 	beq.w	80077f4 <_dtoa_r+0x47c>
 80079a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80079a8:	1e6b      	subs	r3, r5, #1
 80079aa:	930c      	str	r3, [sp, #48]	; 0x30
 80079ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80079b0:	2b30      	cmp	r3, #48	; 0x30
 80079b2:	d0f8      	beq.n	80079a6 <_dtoa_r+0x62e>
 80079b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80079b8:	e04a      	b.n	8007a50 <_dtoa_r+0x6d8>
 80079ba:	bf00      	nop
 80079bc:	0800a368 	.word	0x0800a368
 80079c0:	0800a340 	.word	0x0800a340
 80079c4:	3ff00000 	.word	0x3ff00000
 80079c8:	40240000 	.word	0x40240000
 80079cc:	401c0000 	.word	0x401c0000
 80079d0:	40140000 	.word	0x40140000
 80079d4:	3fe00000 	.word	0x3fe00000
 80079d8:	4baf      	ldr	r3, [pc, #700]	; (8007c98 <_dtoa_r+0x920>)
 80079da:	f7f8 fe15 	bl	8000608 <__aeabi_dmul>
 80079de:	4606      	mov	r6, r0
 80079e0:	460f      	mov	r7, r1
 80079e2:	e7ac      	b.n	800793e <_dtoa_r+0x5c6>
 80079e4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80079e8:	9d00      	ldr	r5, [sp, #0]
 80079ea:	4642      	mov	r2, r8
 80079ec:	464b      	mov	r3, r9
 80079ee:	4630      	mov	r0, r6
 80079f0:	4639      	mov	r1, r7
 80079f2:	f7f8 ff33 	bl	800085c <__aeabi_ddiv>
 80079f6:	f7f9 f8b7 	bl	8000b68 <__aeabi_d2iz>
 80079fa:	9002      	str	r0, [sp, #8]
 80079fc:	f7f8 fd9a 	bl	8000534 <__aeabi_i2d>
 8007a00:	4642      	mov	r2, r8
 8007a02:	464b      	mov	r3, r9
 8007a04:	f7f8 fe00 	bl	8000608 <__aeabi_dmul>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	4630      	mov	r0, r6
 8007a0e:	4639      	mov	r1, r7
 8007a10:	f7f8 fc42 	bl	8000298 <__aeabi_dsub>
 8007a14:	9e02      	ldr	r6, [sp, #8]
 8007a16:	9f01      	ldr	r7, [sp, #4]
 8007a18:	3630      	adds	r6, #48	; 0x30
 8007a1a:	f805 6b01 	strb.w	r6, [r5], #1
 8007a1e:	9e00      	ldr	r6, [sp, #0]
 8007a20:	1bae      	subs	r6, r5, r6
 8007a22:	42b7      	cmp	r7, r6
 8007a24:	4602      	mov	r2, r0
 8007a26:	460b      	mov	r3, r1
 8007a28:	d137      	bne.n	8007a9a <_dtoa_r+0x722>
 8007a2a:	f7f8 fc37 	bl	800029c <__adddf3>
 8007a2e:	4642      	mov	r2, r8
 8007a30:	464b      	mov	r3, r9
 8007a32:	4606      	mov	r6, r0
 8007a34:	460f      	mov	r7, r1
 8007a36:	f7f9 f877 	bl	8000b28 <__aeabi_dcmpgt>
 8007a3a:	b9c8      	cbnz	r0, 8007a70 <_dtoa_r+0x6f8>
 8007a3c:	4642      	mov	r2, r8
 8007a3e:	464b      	mov	r3, r9
 8007a40:	4630      	mov	r0, r6
 8007a42:	4639      	mov	r1, r7
 8007a44:	f7f9 f848 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a48:	b110      	cbz	r0, 8007a50 <_dtoa_r+0x6d8>
 8007a4a:	9b02      	ldr	r3, [sp, #8]
 8007a4c:	07d9      	lsls	r1, r3, #31
 8007a4e:	d40f      	bmi.n	8007a70 <_dtoa_r+0x6f8>
 8007a50:	4620      	mov	r0, r4
 8007a52:	4659      	mov	r1, fp
 8007a54:	f000 fe58 	bl	8008708 <_Bfree>
 8007a58:	2300      	movs	r3, #0
 8007a5a:	702b      	strb	r3, [r5, #0]
 8007a5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a5e:	f10a 0001 	add.w	r0, sl, #1
 8007a62:	6018      	str	r0, [r3, #0]
 8007a64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	f43f acd8 	beq.w	800741c <_dtoa_r+0xa4>
 8007a6c:	601d      	str	r5, [r3, #0]
 8007a6e:	e4d5      	b.n	800741c <_dtoa_r+0xa4>
 8007a70:	f8cd a01c 	str.w	sl, [sp, #28]
 8007a74:	462b      	mov	r3, r5
 8007a76:	461d      	mov	r5, r3
 8007a78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a7c:	2a39      	cmp	r2, #57	; 0x39
 8007a7e:	d108      	bne.n	8007a92 <_dtoa_r+0x71a>
 8007a80:	9a00      	ldr	r2, [sp, #0]
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d1f7      	bne.n	8007a76 <_dtoa_r+0x6fe>
 8007a86:	9a07      	ldr	r2, [sp, #28]
 8007a88:	9900      	ldr	r1, [sp, #0]
 8007a8a:	3201      	adds	r2, #1
 8007a8c:	9207      	str	r2, [sp, #28]
 8007a8e:	2230      	movs	r2, #48	; 0x30
 8007a90:	700a      	strb	r2, [r1, #0]
 8007a92:	781a      	ldrb	r2, [r3, #0]
 8007a94:	3201      	adds	r2, #1
 8007a96:	701a      	strb	r2, [r3, #0]
 8007a98:	e78c      	b.n	80079b4 <_dtoa_r+0x63c>
 8007a9a:	4b7f      	ldr	r3, [pc, #508]	; (8007c98 <_dtoa_r+0x920>)
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	f7f8 fdb3 	bl	8000608 <__aeabi_dmul>
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	4606      	mov	r6, r0
 8007aa8:	460f      	mov	r7, r1
 8007aaa:	f7f9 f815 	bl	8000ad8 <__aeabi_dcmpeq>
 8007aae:	2800      	cmp	r0, #0
 8007ab0:	d09b      	beq.n	80079ea <_dtoa_r+0x672>
 8007ab2:	e7cd      	b.n	8007a50 <_dtoa_r+0x6d8>
 8007ab4:	9a08      	ldr	r2, [sp, #32]
 8007ab6:	2a00      	cmp	r2, #0
 8007ab8:	f000 80c4 	beq.w	8007c44 <_dtoa_r+0x8cc>
 8007abc:	9a05      	ldr	r2, [sp, #20]
 8007abe:	2a01      	cmp	r2, #1
 8007ac0:	f300 80a8 	bgt.w	8007c14 <_dtoa_r+0x89c>
 8007ac4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007ac6:	2a00      	cmp	r2, #0
 8007ac8:	f000 80a0 	beq.w	8007c0c <_dtoa_r+0x894>
 8007acc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007ad0:	9e06      	ldr	r6, [sp, #24]
 8007ad2:	4645      	mov	r5, r8
 8007ad4:	9a04      	ldr	r2, [sp, #16]
 8007ad6:	2101      	movs	r1, #1
 8007ad8:	441a      	add	r2, r3
 8007ada:	4620      	mov	r0, r4
 8007adc:	4498      	add	r8, r3
 8007ade:	9204      	str	r2, [sp, #16]
 8007ae0:	f000 ff18 	bl	8008914 <__i2b>
 8007ae4:	4607      	mov	r7, r0
 8007ae6:	2d00      	cmp	r5, #0
 8007ae8:	dd0b      	ble.n	8007b02 <_dtoa_r+0x78a>
 8007aea:	9b04      	ldr	r3, [sp, #16]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	dd08      	ble.n	8007b02 <_dtoa_r+0x78a>
 8007af0:	42ab      	cmp	r3, r5
 8007af2:	9a04      	ldr	r2, [sp, #16]
 8007af4:	bfa8      	it	ge
 8007af6:	462b      	movge	r3, r5
 8007af8:	eba8 0803 	sub.w	r8, r8, r3
 8007afc:	1aed      	subs	r5, r5, r3
 8007afe:	1ad3      	subs	r3, r2, r3
 8007b00:	9304      	str	r3, [sp, #16]
 8007b02:	9b06      	ldr	r3, [sp, #24]
 8007b04:	b1fb      	cbz	r3, 8007b46 <_dtoa_r+0x7ce>
 8007b06:	9b08      	ldr	r3, [sp, #32]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f000 809f 	beq.w	8007c4c <_dtoa_r+0x8d4>
 8007b0e:	2e00      	cmp	r6, #0
 8007b10:	dd11      	ble.n	8007b36 <_dtoa_r+0x7be>
 8007b12:	4639      	mov	r1, r7
 8007b14:	4632      	mov	r2, r6
 8007b16:	4620      	mov	r0, r4
 8007b18:	f000 ffb8 	bl	8008a8c <__pow5mult>
 8007b1c:	465a      	mov	r2, fp
 8007b1e:	4601      	mov	r1, r0
 8007b20:	4607      	mov	r7, r0
 8007b22:	4620      	mov	r0, r4
 8007b24:	f000 ff0c 	bl	8008940 <__multiply>
 8007b28:	4659      	mov	r1, fp
 8007b2a:	9007      	str	r0, [sp, #28]
 8007b2c:	4620      	mov	r0, r4
 8007b2e:	f000 fdeb 	bl	8008708 <_Bfree>
 8007b32:	9b07      	ldr	r3, [sp, #28]
 8007b34:	469b      	mov	fp, r3
 8007b36:	9b06      	ldr	r3, [sp, #24]
 8007b38:	1b9a      	subs	r2, r3, r6
 8007b3a:	d004      	beq.n	8007b46 <_dtoa_r+0x7ce>
 8007b3c:	4659      	mov	r1, fp
 8007b3e:	4620      	mov	r0, r4
 8007b40:	f000 ffa4 	bl	8008a8c <__pow5mult>
 8007b44:	4683      	mov	fp, r0
 8007b46:	2101      	movs	r1, #1
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f000 fee3 	bl	8008914 <__i2b>
 8007b4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	4606      	mov	r6, r0
 8007b54:	dd7c      	ble.n	8007c50 <_dtoa_r+0x8d8>
 8007b56:	461a      	mov	r2, r3
 8007b58:	4601      	mov	r1, r0
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	f000 ff96 	bl	8008a8c <__pow5mult>
 8007b60:	9b05      	ldr	r3, [sp, #20]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	4606      	mov	r6, r0
 8007b66:	dd76      	ble.n	8007c56 <_dtoa_r+0x8de>
 8007b68:	2300      	movs	r3, #0
 8007b6a:	9306      	str	r3, [sp, #24]
 8007b6c:	6933      	ldr	r3, [r6, #16]
 8007b6e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007b72:	6918      	ldr	r0, [r3, #16]
 8007b74:	f000 fe7e 	bl	8008874 <__hi0bits>
 8007b78:	f1c0 0020 	rsb	r0, r0, #32
 8007b7c:	9b04      	ldr	r3, [sp, #16]
 8007b7e:	4418      	add	r0, r3
 8007b80:	f010 001f 	ands.w	r0, r0, #31
 8007b84:	f000 8086 	beq.w	8007c94 <_dtoa_r+0x91c>
 8007b88:	f1c0 0320 	rsb	r3, r0, #32
 8007b8c:	2b04      	cmp	r3, #4
 8007b8e:	dd7f      	ble.n	8007c90 <_dtoa_r+0x918>
 8007b90:	f1c0 001c 	rsb	r0, r0, #28
 8007b94:	9b04      	ldr	r3, [sp, #16]
 8007b96:	4403      	add	r3, r0
 8007b98:	4480      	add	r8, r0
 8007b9a:	4405      	add	r5, r0
 8007b9c:	9304      	str	r3, [sp, #16]
 8007b9e:	f1b8 0f00 	cmp.w	r8, #0
 8007ba2:	dd05      	ble.n	8007bb0 <_dtoa_r+0x838>
 8007ba4:	4659      	mov	r1, fp
 8007ba6:	4642      	mov	r2, r8
 8007ba8:	4620      	mov	r0, r4
 8007baa:	f000 ffc9 	bl	8008b40 <__lshift>
 8007bae:	4683      	mov	fp, r0
 8007bb0:	9b04      	ldr	r3, [sp, #16]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	dd05      	ble.n	8007bc2 <_dtoa_r+0x84a>
 8007bb6:	4631      	mov	r1, r6
 8007bb8:	461a      	mov	r2, r3
 8007bba:	4620      	mov	r0, r4
 8007bbc:	f000 ffc0 	bl	8008b40 <__lshift>
 8007bc0:	4606      	mov	r6, r0
 8007bc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d069      	beq.n	8007c9c <_dtoa_r+0x924>
 8007bc8:	4631      	mov	r1, r6
 8007bca:	4658      	mov	r0, fp
 8007bcc:	f001 f824 	bl	8008c18 <__mcmp>
 8007bd0:	2800      	cmp	r0, #0
 8007bd2:	da63      	bge.n	8007c9c <_dtoa_r+0x924>
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	4659      	mov	r1, fp
 8007bd8:	220a      	movs	r2, #10
 8007bda:	4620      	mov	r0, r4
 8007bdc:	f000 fdb6 	bl	800874c <__multadd>
 8007be0:	9b08      	ldr	r3, [sp, #32]
 8007be2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007be6:	4683      	mov	fp, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f000 818f 	beq.w	8007f0c <_dtoa_r+0xb94>
 8007bee:	4639      	mov	r1, r7
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	220a      	movs	r2, #10
 8007bf4:	4620      	mov	r0, r4
 8007bf6:	f000 fda9 	bl	800874c <__multadd>
 8007bfa:	f1b9 0f00 	cmp.w	r9, #0
 8007bfe:	4607      	mov	r7, r0
 8007c00:	f300 808e 	bgt.w	8007d20 <_dtoa_r+0x9a8>
 8007c04:	9b05      	ldr	r3, [sp, #20]
 8007c06:	2b02      	cmp	r3, #2
 8007c08:	dc50      	bgt.n	8007cac <_dtoa_r+0x934>
 8007c0a:	e089      	b.n	8007d20 <_dtoa_r+0x9a8>
 8007c0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007c12:	e75d      	b.n	8007ad0 <_dtoa_r+0x758>
 8007c14:	9b01      	ldr	r3, [sp, #4]
 8007c16:	1e5e      	subs	r6, r3, #1
 8007c18:	9b06      	ldr	r3, [sp, #24]
 8007c1a:	42b3      	cmp	r3, r6
 8007c1c:	bfbf      	itttt	lt
 8007c1e:	9b06      	ldrlt	r3, [sp, #24]
 8007c20:	9606      	strlt	r6, [sp, #24]
 8007c22:	1af2      	sublt	r2, r6, r3
 8007c24:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007c26:	bfb6      	itet	lt
 8007c28:	189b      	addlt	r3, r3, r2
 8007c2a:	1b9e      	subge	r6, r3, r6
 8007c2c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007c2e:	9b01      	ldr	r3, [sp, #4]
 8007c30:	bfb8      	it	lt
 8007c32:	2600      	movlt	r6, #0
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	bfb5      	itete	lt
 8007c38:	eba8 0503 	sublt.w	r5, r8, r3
 8007c3c:	9b01      	ldrge	r3, [sp, #4]
 8007c3e:	2300      	movlt	r3, #0
 8007c40:	4645      	movge	r5, r8
 8007c42:	e747      	b.n	8007ad4 <_dtoa_r+0x75c>
 8007c44:	9e06      	ldr	r6, [sp, #24]
 8007c46:	9f08      	ldr	r7, [sp, #32]
 8007c48:	4645      	mov	r5, r8
 8007c4a:	e74c      	b.n	8007ae6 <_dtoa_r+0x76e>
 8007c4c:	9a06      	ldr	r2, [sp, #24]
 8007c4e:	e775      	b.n	8007b3c <_dtoa_r+0x7c4>
 8007c50:	9b05      	ldr	r3, [sp, #20]
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	dc18      	bgt.n	8007c88 <_dtoa_r+0x910>
 8007c56:	9b02      	ldr	r3, [sp, #8]
 8007c58:	b9b3      	cbnz	r3, 8007c88 <_dtoa_r+0x910>
 8007c5a:	9b03      	ldr	r3, [sp, #12]
 8007c5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c60:	b9a3      	cbnz	r3, 8007c8c <_dtoa_r+0x914>
 8007c62:	9b03      	ldr	r3, [sp, #12]
 8007c64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c68:	0d1b      	lsrs	r3, r3, #20
 8007c6a:	051b      	lsls	r3, r3, #20
 8007c6c:	b12b      	cbz	r3, 8007c7a <_dtoa_r+0x902>
 8007c6e:	9b04      	ldr	r3, [sp, #16]
 8007c70:	3301      	adds	r3, #1
 8007c72:	9304      	str	r3, [sp, #16]
 8007c74:	f108 0801 	add.w	r8, r8, #1
 8007c78:	2301      	movs	r3, #1
 8007c7a:	9306      	str	r3, [sp, #24]
 8007c7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f47f af74 	bne.w	8007b6c <_dtoa_r+0x7f4>
 8007c84:	2001      	movs	r0, #1
 8007c86:	e779      	b.n	8007b7c <_dtoa_r+0x804>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	e7f6      	b.n	8007c7a <_dtoa_r+0x902>
 8007c8c:	9b02      	ldr	r3, [sp, #8]
 8007c8e:	e7f4      	b.n	8007c7a <_dtoa_r+0x902>
 8007c90:	d085      	beq.n	8007b9e <_dtoa_r+0x826>
 8007c92:	4618      	mov	r0, r3
 8007c94:	301c      	adds	r0, #28
 8007c96:	e77d      	b.n	8007b94 <_dtoa_r+0x81c>
 8007c98:	40240000 	.word	0x40240000
 8007c9c:	9b01      	ldr	r3, [sp, #4]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	dc38      	bgt.n	8007d14 <_dtoa_r+0x99c>
 8007ca2:	9b05      	ldr	r3, [sp, #20]
 8007ca4:	2b02      	cmp	r3, #2
 8007ca6:	dd35      	ble.n	8007d14 <_dtoa_r+0x99c>
 8007ca8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007cac:	f1b9 0f00 	cmp.w	r9, #0
 8007cb0:	d10d      	bne.n	8007cce <_dtoa_r+0x956>
 8007cb2:	4631      	mov	r1, r6
 8007cb4:	464b      	mov	r3, r9
 8007cb6:	2205      	movs	r2, #5
 8007cb8:	4620      	mov	r0, r4
 8007cba:	f000 fd47 	bl	800874c <__multadd>
 8007cbe:	4601      	mov	r1, r0
 8007cc0:	4606      	mov	r6, r0
 8007cc2:	4658      	mov	r0, fp
 8007cc4:	f000 ffa8 	bl	8008c18 <__mcmp>
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	f73f adbd 	bgt.w	8007848 <_dtoa_r+0x4d0>
 8007cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cd0:	9d00      	ldr	r5, [sp, #0]
 8007cd2:	ea6f 0a03 	mvn.w	sl, r3
 8007cd6:	f04f 0800 	mov.w	r8, #0
 8007cda:	4631      	mov	r1, r6
 8007cdc:	4620      	mov	r0, r4
 8007cde:	f000 fd13 	bl	8008708 <_Bfree>
 8007ce2:	2f00      	cmp	r7, #0
 8007ce4:	f43f aeb4 	beq.w	8007a50 <_dtoa_r+0x6d8>
 8007ce8:	f1b8 0f00 	cmp.w	r8, #0
 8007cec:	d005      	beq.n	8007cfa <_dtoa_r+0x982>
 8007cee:	45b8      	cmp	r8, r7
 8007cf0:	d003      	beq.n	8007cfa <_dtoa_r+0x982>
 8007cf2:	4641      	mov	r1, r8
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	f000 fd07 	bl	8008708 <_Bfree>
 8007cfa:	4639      	mov	r1, r7
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	f000 fd03 	bl	8008708 <_Bfree>
 8007d02:	e6a5      	b.n	8007a50 <_dtoa_r+0x6d8>
 8007d04:	2600      	movs	r6, #0
 8007d06:	4637      	mov	r7, r6
 8007d08:	e7e1      	b.n	8007cce <_dtoa_r+0x956>
 8007d0a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007d0c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007d10:	4637      	mov	r7, r6
 8007d12:	e599      	b.n	8007848 <_dtoa_r+0x4d0>
 8007d14:	9b08      	ldr	r3, [sp, #32]
 8007d16:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f000 80fd 	beq.w	8007f1a <_dtoa_r+0xba2>
 8007d20:	2d00      	cmp	r5, #0
 8007d22:	dd05      	ble.n	8007d30 <_dtoa_r+0x9b8>
 8007d24:	4639      	mov	r1, r7
 8007d26:	462a      	mov	r2, r5
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f000 ff09 	bl	8008b40 <__lshift>
 8007d2e:	4607      	mov	r7, r0
 8007d30:	9b06      	ldr	r3, [sp, #24]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d05c      	beq.n	8007df0 <_dtoa_r+0xa78>
 8007d36:	6879      	ldr	r1, [r7, #4]
 8007d38:	4620      	mov	r0, r4
 8007d3a:	f000 fca5 	bl	8008688 <_Balloc>
 8007d3e:	4605      	mov	r5, r0
 8007d40:	b928      	cbnz	r0, 8007d4e <_dtoa_r+0x9d6>
 8007d42:	4b80      	ldr	r3, [pc, #512]	; (8007f44 <_dtoa_r+0xbcc>)
 8007d44:	4602      	mov	r2, r0
 8007d46:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007d4a:	f7ff bb2e 	b.w	80073aa <_dtoa_r+0x32>
 8007d4e:	693a      	ldr	r2, [r7, #16]
 8007d50:	3202      	adds	r2, #2
 8007d52:	0092      	lsls	r2, r2, #2
 8007d54:	f107 010c 	add.w	r1, r7, #12
 8007d58:	300c      	adds	r0, #12
 8007d5a:	f000 fc87 	bl	800866c <memcpy>
 8007d5e:	2201      	movs	r2, #1
 8007d60:	4629      	mov	r1, r5
 8007d62:	4620      	mov	r0, r4
 8007d64:	f000 feec 	bl	8008b40 <__lshift>
 8007d68:	9b00      	ldr	r3, [sp, #0]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	9301      	str	r3, [sp, #4]
 8007d6e:	9b00      	ldr	r3, [sp, #0]
 8007d70:	444b      	add	r3, r9
 8007d72:	9307      	str	r3, [sp, #28]
 8007d74:	9b02      	ldr	r3, [sp, #8]
 8007d76:	f003 0301 	and.w	r3, r3, #1
 8007d7a:	46b8      	mov	r8, r7
 8007d7c:	9306      	str	r3, [sp, #24]
 8007d7e:	4607      	mov	r7, r0
 8007d80:	9b01      	ldr	r3, [sp, #4]
 8007d82:	4631      	mov	r1, r6
 8007d84:	3b01      	subs	r3, #1
 8007d86:	4658      	mov	r0, fp
 8007d88:	9302      	str	r3, [sp, #8]
 8007d8a:	f7ff fa67 	bl	800725c <quorem>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	3330      	adds	r3, #48	; 0x30
 8007d92:	9004      	str	r0, [sp, #16]
 8007d94:	4641      	mov	r1, r8
 8007d96:	4658      	mov	r0, fp
 8007d98:	9308      	str	r3, [sp, #32]
 8007d9a:	f000 ff3d 	bl	8008c18 <__mcmp>
 8007d9e:	463a      	mov	r2, r7
 8007da0:	4681      	mov	r9, r0
 8007da2:	4631      	mov	r1, r6
 8007da4:	4620      	mov	r0, r4
 8007da6:	f000 ff53 	bl	8008c50 <__mdiff>
 8007daa:	68c2      	ldr	r2, [r0, #12]
 8007dac:	9b08      	ldr	r3, [sp, #32]
 8007dae:	4605      	mov	r5, r0
 8007db0:	bb02      	cbnz	r2, 8007df4 <_dtoa_r+0xa7c>
 8007db2:	4601      	mov	r1, r0
 8007db4:	4658      	mov	r0, fp
 8007db6:	f000 ff2f 	bl	8008c18 <__mcmp>
 8007dba:	9b08      	ldr	r3, [sp, #32]
 8007dbc:	4602      	mov	r2, r0
 8007dbe:	4629      	mov	r1, r5
 8007dc0:	4620      	mov	r0, r4
 8007dc2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007dc6:	f000 fc9f 	bl	8008708 <_Bfree>
 8007dca:	9b05      	ldr	r3, [sp, #20]
 8007dcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007dce:	9d01      	ldr	r5, [sp, #4]
 8007dd0:	ea43 0102 	orr.w	r1, r3, r2
 8007dd4:	9b06      	ldr	r3, [sp, #24]
 8007dd6:	430b      	orrs	r3, r1
 8007dd8:	9b08      	ldr	r3, [sp, #32]
 8007dda:	d10d      	bne.n	8007df8 <_dtoa_r+0xa80>
 8007ddc:	2b39      	cmp	r3, #57	; 0x39
 8007dde:	d029      	beq.n	8007e34 <_dtoa_r+0xabc>
 8007de0:	f1b9 0f00 	cmp.w	r9, #0
 8007de4:	dd01      	ble.n	8007dea <_dtoa_r+0xa72>
 8007de6:	9b04      	ldr	r3, [sp, #16]
 8007de8:	3331      	adds	r3, #49	; 0x31
 8007dea:	9a02      	ldr	r2, [sp, #8]
 8007dec:	7013      	strb	r3, [r2, #0]
 8007dee:	e774      	b.n	8007cda <_dtoa_r+0x962>
 8007df0:	4638      	mov	r0, r7
 8007df2:	e7b9      	b.n	8007d68 <_dtoa_r+0x9f0>
 8007df4:	2201      	movs	r2, #1
 8007df6:	e7e2      	b.n	8007dbe <_dtoa_r+0xa46>
 8007df8:	f1b9 0f00 	cmp.w	r9, #0
 8007dfc:	db06      	blt.n	8007e0c <_dtoa_r+0xa94>
 8007dfe:	9905      	ldr	r1, [sp, #20]
 8007e00:	ea41 0909 	orr.w	r9, r1, r9
 8007e04:	9906      	ldr	r1, [sp, #24]
 8007e06:	ea59 0101 	orrs.w	r1, r9, r1
 8007e0a:	d120      	bne.n	8007e4e <_dtoa_r+0xad6>
 8007e0c:	2a00      	cmp	r2, #0
 8007e0e:	ddec      	ble.n	8007dea <_dtoa_r+0xa72>
 8007e10:	4659      	mov	r1, fp
 8007e12:	2201      	movs	r2, #1
 8007e14:	4620      	mov	r0, r4
 8007e16:	9301      	str	r3, [sp, #4]
 8007e18:	f000 fe92 	bl	8008b40 <__lshift>
 8007e1c:	4631      	mov	r1, r6
 8007e1e:	4683      	mov	fp, r0
 8007e20:	f000 fefa 	bl	8008c18 <__mcmp>
 8007e24:	2800      	cmp	r0, #0
 8007e26:	9b01      	ldr	r3, [sp, #4]
 8007e28:	dc02      	bgt.n	8007e30 <_dtoa_r+0xab8>
 8007e2a:	d1de      	bne.n	8007dea <_dtoa_r+0xa72>
 8007e2c:	07da      	lsls	r2, r3, #31
 8007e2e:	d5dc      	bpl.n	8007dea <_dtoa_r+0xa72>
 8007e30:	2b39      	cmp	r3, #57	; 0x39
 8007e32:	d1d8      	bne.n	8007de6 <_dtoa_r+0xa6e>
 8007e34:	9a02      	ldr	r2, [sp, #8]
 8007e36:	2339      	movs	r3, #57	; 0x39
 8007e38:	7013      	strb	r3, [r2, #0]
 8007e3a:	462b      	mov	r3, r5
 8007e3c:	461d      	mov	r5, r3
 8007e3e:	3b01      	subs	r3, #1
 8007e40:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007e44:	2a39      	cmp	r2, #57	; 0x39
 8007e46:	d050      	beq.n	8007eea <_dtoa_r+0xb72>
 8007e48:	3201      	adds	r2, #1
 8007e4a:	701a      	strb	r2, [r3, #0]
 8007e4c:	e745      	b.n	8007cda <_dtoa_r+0x962>
 8007e4e:	2a00      	cmp	r2, #0
 8007e50:	dd03      	ble.n	8007e5a <_dtoa_r+0xae2>
 8007e52:	2b39      	cmp	r3, #57	; 0x39
 8007e54:	d0ee      	beq.n	8007e34 <_dtoa_r+0xabc>
 8007e56:	3301      	adds	r3, #1
 8007e58:	e7c7      	b.n	8007dea <_dtoa_r+0xa72>
 8007e5a:	9a01      	ldr	r2, [sp, #4]
 8007e5c:	9907      	ldr	r1, [sp, #28]
 8007e5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e62:	428a      	cmp	r2, r1
 8007e64:	d02a      	beq.n	8007ebc <_dtoa_r+0xb44>
 8007e66:	4659      	mov	r1, fp
 8007e68:	2300      	movs	r3, #0
 8007e6a:	220a      	movs	r2, #10
 8007e6c:	4620      	mov	r0, r4
 8007e6e:	f000 fc6d 	bl	800874c <__multadd>
 8007e72:	45b8      	cmp	r8, r7
 8007e74:	4683      	mov	fp, r0
 8007e76:	f04f 0300 	mov.w	r3, #0
 8007e7a:	f04f 020a 	mov.w	r2, #10
 8007e7e:	4641      	mov	r1, r8
 8007e80:	4620      	mov	r0, r4
 8007e82:	d107      	bne.n	8007e94 <_dtoa_r+0xb1c>
 8007e84:	f000 fc62 	bl	800874c <__multadd>
 8007e88:	4680      	mov	r8, r0
 8007e8a:	4607      	mov	r7, r0
 8007e8c:	9b01      	ldr	r3, [sp, #4]
 8007e8e:	3301      	adds	r3, #1
 8007e90:	9301      	str	r3, [sp, #4]
 8007e92:	e775      	b.n	8007d80 <_dtoa_r+0xa08>
 8007e94:	f000 fc5a 	bl	800874c <__multadd>
 8007e98:	4639      	mov	r1, r7
 8007e9a:	4680      	mov	r8, r0
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	220a      	movs	r2, #10
 8007ea0:	4620      	mov	r0, r4
 8007ea2:	f000 fc53 	bl	800874c <__multadd>
 8007ea6:	4607      	mov	r7, r0
 8007ea8:	e7f0      	b.n	8007e8c <_dtoa_r+0xb14>
 8007eaa:	f1b9 0f00 	cmp.w	r9, #0
 8007eae:	9a00      	ldr	r2, [sp, #0]
 8007eb0:	bfcc      	ite	gt
 8007eb2:	464d      	movgt	r5, r9
 8007eb4:	2501      	movle	r5, #1
 8007eb6:	4415      	add	r5, r2
 8007eb8:	f04f 0800 	mov.w	r8, #0
 8007ebc:	4659      	mov	r1, fp
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	4620      	mov	r0, r4
 8007ec2:	9301      	str	r3, [sp, #4]
 8007ec4:	f000 fe3c 	bl	8008b40 <__lshift>
 8007ec8:	4631      	mov	r1, r6
 8007eca:	4683      	mov	fp, r0
 8007ecc:	f000 fea4 	bl	8008c18 <__mcmp>
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	dcb2      	bgt.n	8007e3a <_dtoa_r+0xac2>
 8007ed4:	d102      	bne.n	8007edc <_dtoa_r+0xb64>
 8007ed6:	9b01      	ldr	r3, [sp, #4]
 8007ed8:	07db      	lsls	r3, r3, #31
 8007eda:	d4ae      	bmi.n	8007e3a <_dtoa_r+0xac2>
 8007edc:	462b      	mov	r3, r5
 8007ede:	461d      	mov	r5, r3
 8007ee0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ee4:	2a30      	cmp	r2, #48	; 0x30
 8007ee6:	d0fa      	beq.n	8007ede <_dtoa_r+0xb66>
 8007ee8:	e6f7      	b.n	8007cda <_dtoa_r+0x962>
 8007eea:	9a00      	ldr	r2, [sp, #0]
 8007eec:	429a      	cmp	r2, r3
 8007eee:	d1a5      	bne.n	8007e3c <_dtoa_r+0xac4>
 8007ef0:	f10a 0a01 	add.w	sl, sl, #1
 8007ef4:	2331      	movs	r3, #49	; 0x31
 8007ef6:	e779      	b.n	8007dec <_dtoa_r+0xa74>
 8007ef8:	4b13      	ldr	r3, [pc, #76]	; (8007f48 <_dtoa_r+0xbd0>)
 8007efa:	f7ff baaf 	b.w	800745c <_dtoa_r+0xe4>
 8007efe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f47f aa86 	bne.w	8007412 <_dtoa_r+0x9a>
 8007f06:	4b11      	ldr	r3, [pc, #68]	; (8007f4c <_dtoa_r+0xbd4>)
 8007f08:	f7ff baa8 	b.w	800745c <_dtoa_r+0xe4>
 8007f0c:	f1b9 0f00 	cmp.w	r9, #0
 8007f10:	dc03      	bgt.n	8007f1a <_dtoa_r+0xba2>
 8007f12:	9b05      	ldr	r3, [sp, #20]
 8007f14:	2b02      	cmp	r3, #2
 8007f16:	f73f aec9 	bgt.w	8007cac <_dtoa_r+0x934>
 8007f1a:	9d00      	ldr	r5, [sp, #0]
 8007f1c:	4631      	mov	r1, r6
 8007f1e:	4658      	mov	r0, fp
 8007f20:	f7ff f99c 	bl	800725c <quorem>
 8007f24:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007f28:	f805 3b01 	strb.w	r3, [r5], #1
 8007f2c:	9a00      	ldr	r2, [sp, #0]
 8007f2e:	1aaa      	subs	r2, r5, r2
 8007f30:	4591      	cmp	r9, r2
 8007f32:	ddba      	ble.n	8007eaa <_dtoa_r+0xb32>
 8007f34:	4659      	mov	r1, fp
 8007f36:	2300      	movs	r3, #0
 8007f38:	220a      	movs	r2, #10
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f000 fc06 	bl	800874c <__multadd>
 8007f40:	4683      	mov	fp, r0
 8007f42:	e7eb      	b.n	8007f1c <_dtoa_r+0xba4>
 8007f44:	0800a24c 	.word	0x0800a24c
 8007f48:	0800a04c 	.word	0x0800a04c
 8007f4c:	0800a1c9 	.word	0x0800a1c9

08007f50 <rshift>:
 8007f50:	6903      	ldr	r3, [r0, #16]
 8007f52:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007f56:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f5a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007f5e:	f100 0414 	add.w	r4, r0, #20
 8007f62:	dd45      	ble.n	8007ff0 <rshift+0xa0>
 8007f64:	f011 011f 	ands.w	r1, r1, #31
 8007f68:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007f6c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007f70:	d10c      	bne.n	8007f8c <rshift+0x3c>
 8007f72:	f100 0710 	add.w	r7, r0, #16
 8007f76:	4629      	mov	r1, r5
 8007f78:	42b1      	cmp	r1, r6
 8007f7a:	d334      	bcc.n	8007fe6 <rshift+0x96>
 8007f7c:	1a9b      	subs	r3, r3, r2
 8007f7e:	009b      	lsls	r3, r3, #2
 8007f80:	1eea      	subs	r2, r5, #3
 8007f82:	4296      	cmp	r6, r2
 8007f84:	bf38      	it	cc
 8007f86:	2300      	movcc	r3, #0
 8007f88:	4423      	add	r3, r4
 8007f8a:	e015      	b.n	8007fb8 <rshift+0x68>
 8007f8c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007f90:	f1c1 0820 	rsb	r8, r1, #32
 8007f94:	40cf      	lsrs	r7, r1
 8007f96:	f105 0e04 	add.w	lr, r5, #4
 8007f9a:	46a1      	mov	r9, r4
 8007f9c:	4576      	cmp	r6, lr
 8007f9e:	46f4      	mov	ip, lr
 8007fa0:	d815      	bhi.n	8007fce <rshift+0x7e>
 8007fa2:	1a9b      	subs	r3, r3, r2
 8007fa4:	009a      	lsls	r2, r3, #2
 8007fa6:	3a04      	subs	r2, #4
 8007fa8:	3501      	adds	r5, #1
 8007faa:	42ae      	cmp	r6, r5
 8007fac:	bf38      	it	cc
 8007fae:	2200      	movcc	r2, #0
 8007fb0:	18a3      	adds	r3, r4, r2
 8007fb2:	50a7      	str	r7, [r4, r2]
 8007fb4:	b107      	cbz	r7, 8007fb8 <rshift+0x68>
 8007fb6:	3304      	adds	r3, #4
 8007fb8:	1b1a      	subs	r2, r3, r4
 8007fba:	42a3      	cmp	r3, r4
 8007fbc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007fc0:	bf08      	it	eq
 8007fc2:	2300      	moveq	r3, #0
 8007fc4:	6102      	str	r2, [r0, #16]
 8007fc6:	bf08      	it	eq
 8007fc8:	6143      	streq	r3, [r0, #20]
 8007fca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fce:	f8dc c000 	ldr.w	ip, [ip]
 8007fd2:	fa0c fc08 	lsl.w	ip, ip, r8
 8007fd6:	ea4c 0707 	orr.w	r7, ip, r7
 8007fda:	f849 7b04 	str.w	r7, [r9], #4
 8007fde:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007fe2:	40cf      	lsrs	r7, r1
 8007fe4:	e7da      	b.n	8007f9c <rshift+0x4c>
 8007fe6:	f851 cb04 	ldr.w	ip, [r1], #4
 8007fea:	f847 cf04 	str.w	ip, [r7, #4]!
 8007fee:	e7c3      	b.n	8007f78 <rshift+0x28>
 8007ff0:	4623      	mov	r3, r4
 8007ff2:	e7e1      	b.n	8007fb8 <rshift+0x68>

08007ff4 <__hexdig_fun>:
 8007ff4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007ff8:	2b09      	cmp	r3, #9
 8007ffa:	d802      	bhi.n	8008002 <__hexdig_fun+0xe>
 8007ffc:	3820      	subs	r0, #32
 8007ffe:	b2c0      	uxtb	r0, r0
 8008000:	4770      	bx	lr
 8008002:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008006:	2b05      	cmp	r3, #5
 8008008:	d801      	bhi.n	800800e <__hexdig_fun+0x1a>
 800800a:	3847      	subs	r0, #71	; 0x47
 800800c:	e7f7      	b.n	8007ffe <__hexdig_fun+0xa>
 800800e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008012:	2b05      	cmp	r3, #5
 8008014:	d801      	bhi.n	800801a <__hexdig_fun+0x26>
 8008016:	3827      	subs	r0, #39	; 0x27
 8008018:	e7f1      	b.n	8007ffe <__hexdig_fun+0xa>
 800801a:	2000      	movs	r0, #0
 800801c:	4770      	bx	lr
	...

08008020 <__gethex>:
 8008020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008024:	ed2d 8b02 	vpush	{d8}
 8008028:	b089      	sub	sp, #36	; 0x24
 800802a:	ee08 0a10 	vmov	s16, r0
 800802e:	9304      	str	r3, [sp, #16]
 8008030:	4bbc      	ldr	r3, [pc, #752]	; (8008324 <__gethex+0x304>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	9301      	str	r3, [sp, #4]
 8008036:	4618      	mov	r0, r3
 8008038:	468b      	mov	fp, r1
 800803a:	4690      	mov	r8, r2
 800803c:	f7f8 f8d0 	bl	80001e0 <strlen>
 8008040:	9b01      	ldr	r3, [sp, #4]
 8008042:	f8db 2000 	ldr.w	r2, [fp]
 8008046:	4403      	add	r3, r0
 8008048:	4682      	mov	sl, r0
 800804a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800804e:	9305      	str	r3, [sp, #20]
 8008050:	1c93      	adds	r3, r2, #2
 8008052:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008056:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800805a:	32fe      	adds	r2, #254	; 0xfe
 800805c:	18d1      	adds	r1, r2, r3
 800805e:	461f      	mov	r7, r3
 8008060:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008064:	9100      	str	r1, [sp, #0]
 8008066:	2830      	cmp	r0, #48	; 0x30
 8008068:	d0f8      	beq.n	800805c <__gethex+0x3c>
 800806a:	f7ff ffc3 	bl	8007ff4 <__hexdig_fun>
 800806e:	4604      	mov	r4, r0
 8008070:	2800      	cmp	r0, #0
 8008072:	d13a      	bne.n	80080ea <__gethex+0xca>
 8008074:	9901      	ldr	r1, [sp, #4]
 8008076:	4652      	mov	r2, sl
 8008078:	4638      	mov	r0, r7
 800807a:	f001 f9ed 	bl	8009458 <strncmp>
 800807e:	4605      	mov	r5, r0
 8008080:	2800      	cmp	r0, #0
 8008082:	d168      	bne.n	8008156 <__gethex+0x136>
 8008084:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008088:	eb07 060a 	add.w	r6, r7, sl
 800808c:	f7ff ffb2 	bl	8007ff4 <__hexdig_fun>
 8008090:	2800      	cmp	r0, #0
 8008092:	d062      	beq.n	800815a <__gethex+0x13a>
 8008094:	4633      	mov	r3, r6
 8008096:	7818      	ldrb	r0, [r3, #0]
 8008098:	2830      	cmp	r0, #48	; 0x30
 800809a:	461f      	mov	r7, r3
 800809c:	f103 0301 	add.w	r3, r3, #1
 80080a0:	d0f9      	beq.n	8008096 <__gethex+0x76>
 80080a2:	f7ff ffa7 	bl	8007ff4 <__hexdig_fun>
 80080a6:	2301      	movs	r3, #1
 80080a8:	fab0 f480 	clz	r4, r0
 80080ac:	0964      	lsrs	r4, r4, #5
 80080ae:	4635      	mov	r5, r6
 80080b0:	9300      	str	r3, [sp, #0]
 80080b2:	463a      	mov	r2, r7
 80080b4:	4616      	mov	r6, r2
 80080b6:	3201      	adds	r2, #1
 80080b8:	7830      	ldrb	r0, [r6, #0]
 80080ba:	f7ff ff9b 	bl	8007ff4 <__hexdig_fun>
 80080be:	2800      	cmp	r0, #0
 80080c0:	d1f8      	bne.n	80080b4 <__gethex+0x94>
 80080c2:	9901      	ldr	r1, [sp, #4]
 80080c4:	4652      	mov	r2, sl
 80080c6:	4630      	mov	r0, r6
 80080c8:	f001 f9c6 	bl	8009458 <strncmp>
 80080cc:	b980      	cbnz	r0, 80080f0 <__gethex+0xd0>
 80080ce:	b94d      	cbnz	r5, 80080e4 <__gethex+0xc4>
 80080d0:	eb06 050a 	add.w	r5, r6, sl
 80080d4:	462a      	mov	r2, r5
 80080d6:	4616      	mov	r6, r2
 80080d8:	3201      	adds	r2, #1
 80080da:	7830      	ldrb	r0, [r6, #0]
 80080dc:	f7ff ff8a 	bl	8007ff4 <__hexdig_fun>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	d1f8      	bne.n	80080d6 <__gethex+0xb6>
 80080e4:	1bad      	subs	r5, r5, r6
 80080e6:	00ad      	lsls	r5, r5, #2
 80080e8:	e004      	b.n	80080f4 <__gethex+0xd4>
 80080ea:	2400      	movs	r4, #0
 80080ec:	4625      	mov	r5, r4
 80080ee:	e7e0      	b.n	80080b2 <__gethex+0x92>
 80080f0:	2d00      	cmp	r5, #0
 80080f2:	d1f7      	bne.n	80080e4 <__gethex+0xc4>
 80080f4:	7833      	ldrb	r3, [r6, #0]
 80080f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80080fa:	2b50      	cmp	r3, #80	; 0x50
 80080fc:	d13b      	bne.n	8008176 <__gethex+0x156>
 80080fe:	7873      	ldrb	r3, [r6, #1]
 8008100:	2b2b      	cmp	r3, #43	; 0x2b
 8008102:	d02c      	beq.n	800815e <__gethex+0x13e>
 8008104:	2b2d      	cmp	r3, #45	; 0x2d
 8008106:	d02e      	beq.n	8008166 <__gethex+0x146>
 8008108:	1c71      	adds	r1, r6, #1
 800810a:	f04f 0900 	mov.w	r9, #0
 800810e:	7808      	ldrb	r0, [r1, #0]
 8008110:	f7ff ff70 	bl	8007ff4 <__hexdig_fun>
 8008114:	1e43      	subs	r3, r0, #1
 8008116:	b2db      	uxtb	r3, r3
 8008118:	2b18      	cmp	r3, #24
 800811a:	d82c      	bhi.n	8008176 <__gethex+0x156>
 800811c:	f1a0 0210 	sub.w	r2, r0, #16
 8008120:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008124:	f7ff ff66 	bl	8007ff4 <__hexdig_fun>
 8008128:	1e43      	subs	r3, r0, #1
 800812a:	b2db      	uxtb	r3, r3
 800812c:	2b18      	cmp	r3, #24
 800812e:	d91d      	bls.n	800816c <__gethex+0x14c>
 8008130:	f1b9 0f00 	cmp.w	r9, #0
 8008134:	d000      	beq.n	8008138 <__gethex+0x118>
 8008136:	4252      	negs	r2, r2
 8008138:	4415      	add	r5, r2
 800813a:	f8cb 1000 	str.w	r1, [fp]
 800813e:	b1e4      	cbz	r4, 800817a <__gethex+0x15a>
 8008140:	9b00      	ldr	r3, [sp, #0]
 8008142:	2b00      	cmp	r3, #0
 8008144:	bf14      	ite	ne
 8008146:	2700      	movne	r7, #0
 8008148:	2706      	moveq	r7, #6
 800814a:	4638      	mov	r0, r7
 800814c:	b009      	add	sp, #36	; 0x24
 800814e:	ecbd 8b02 	vpop	{d8}
 8008152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008156:	463e      	mov	r6, r7
 8008158:	4625      	mov	r5, r4
 800815a:	2401      	movs	r4, #1
 800815c:	e7ca      	b.n	80080f4 <__gethex+0xd4>
 800815e:	f04f 0900 	mov.w	r9, #0
 8008162:	1cb1      	adds	r1, r6, #2
 8008164:	e7d3      	b.n	800810e <__gethex+0xee>
 8008166:	f04f 0901 	mov.w	r9, #1
 800816a:	e7fa      	b.n	8008162 <__gethex+0x142>
 800816c:	230a      	movs	r3, #10
 800816e:	fb03 0202 	mla	r2, r3, r2, r0
 8008172:	3a10      	subs	r2, #16
 8008174:	e7d4      	b.n	8008120 <__gethex+0x100>
 8008176:	4631      	mov	r1, r6
 8008178:	e7df      	b.n	800813a <__gethex+0x11a>
 800817a:	1bf3      	subs	r3, r6, r7
 800817c:	3b01      	subs	r3, #1
 800817e:	4621      	mov	r1, r4
 8008180:	2b07      	cmp	r3, #7
 8008182:	dc0b      	bgt.n	800819c <__gethex+0x17c>
 8008184:	ee18 0a10 	vmov	r0, s16
 8008188:	f000 fa7e 	bl	8008688 <_Balloc>
 800818c:	4604      	mov	r4, r0
 800818e:	b940      	cbnz	r0, 80081a2 <__gethex+0x182>
 8008190:	4b65      	ldr	r3, [pc, #404]	; (8008328 <__gethex+0x308>)
 8008192:	4602      	mov	r2, r0
 8008194:	21de      	movs	r1, #222	; 0xde
 8008196:	4865      	ldr	r0, [pc, #404]	; (800832c <__gethex+0x30c>)
 8008198:	f001 f97e 	bl	8009498 <__assert_func>
 800819c:	3101      	adds	r1, #1
 800819e:	105b      	asrs	r3, r3, #1
 80081a0:	e7ee      	b.n	8008180 <__gethex+0x160>
 80081a2:	f100 0914 	add.w	r9, r0, #20
 80081a6:	f04f 0b00 	mov.w	fp, #0
 80081aa:	f1ca 0301 	rsb	r3, sl, #1
 80081ae:	f8cd 9008 	str.w	r9, [sp, #8]
 80081b2:	f8cd b000 	str.w	fp, [sp]
 80081b6:	9306      	str	r3, [sp, #24]
 80081b8:	42b7      	cmp	r7, r6
 80081ba:	d340      	bcc.n	800823e <__gethex+0x21e>
 80081bc:	9802      	ldr	r0, [sp, #8]
 80081be:	9b00      	ldr	r3, [sp, #0]
 80081c0:	f840 3b04 	str.w	r3, [r0], #4
 80081c4:	eba0 0009 	sub.w	r0, r0, r9
 80081c8:	1080      	asrs	r0, r0, #2
 80081ca:	0146      	lsls	r6, r0, #5
 80081cc:	6120      	str	r0, [r4, #16]
 80081ce:	4618      	mov	r0, r3
 80081d0:	f000 fb50 	bl	8008874 <__hi0bits>
 80081d4:	1a30      	subs	r0, r6, r0
 80081d6:	f8d8 6000 	ldr.w	r6, [r8]
 80081da:	42b0      	cmp	r0, r6
 80081dc:	dd63      	ble.n	80082a6 <__gethex+0x286>
 80081de:	1b87      	subs	r7, r0, r6
 80081e0:	4639      	mov	r1, r7
 80081e2:	4620      	mov	r0, r4
 80081e4:	f000 feea 	bl	8008fbc <__any_on>
 80081e8:	4682      	mov	sl, r0
 80081ea:	b1a8      	cbz	r0, 8008218 <__gethex+0x1f8>
 80081ec:	1e7b      	subs	r3, r7, #1
 80081ee:	1159      	asrs	r1, r3, #5
 80081f0:	f003 021f 	and.w	r2, r3, #31
 80081f4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80081f8:	f04f 0a01 	mov.w	sl, #1
 80081fc:	fa0a f202 	lsl.w	r2, sl, r2
 8008200:	420a      	tst	r2, r1
 8008202:	d009      	beq.n	8008218 <__gethex+0x1f8>
 8008204:	4553      	cmp	r3, sl
 8008206:	dd05      	ble.n	8008214 <__gethex+0x1f4>
 8008208:	1eb9      	subs	r1, r7, #2
 800820a:	4620      	mov	r0, r4
 800820c:	f000 fed6 	bl	8008fbc <__any_on>
 8008210:	2800      	cmp	r0, #0
 8008212:	d145      	bne.n	80082a0 <__gethex+0x280>
 8008214:	f04f 0a02 	mov.w	sl, #2
 8008218:	4639      	mov	r1, r7
 800821a:	4620      	mov	r0, r4
 800821c:	f7ff fe98 	bl	8007f50 <rshift>
 8008220:	443d      	add	r5, r7
 8008222:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008226:	42ab      	cmp	r3, r5
 8008228:	da4c      	bge.n	80082c4 <__gethex+0x2a4>
 800822a:	ee18 0a10 	vmov	r0, s16
 800822e:	4621      	mov	r1, r4
 8008230:	f000 fa6a 	bl	8008708 <_Bfree>
 8008234:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008236:	2300      	movs	r3, #0
 8008238:	6013      	str	r3, [r2, #0]
 800823a:	27a3      	movs	r7, #163	; 0xa3
 800823c:	e785      	b.n	800814a <__gethex+0x12a>
 800823e:	1e73      	subs	r3, r6, #1
 8008240:	9a05      	ldr	r2, [sp, #20]
 8008242:	9303      	str	r3, [sp, #12]
 8008244:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008248:	4293      	cmp	r3, r2
 800824a:	d019      	beq.n	8008280 <__gethex+0x260>
 800824c:	f1bb 0f20 	cmp.w	fp, #32
 8008250:	d107      	bne.n	8008262 <__gethex+0x242>
 8008252:	9b02      	ldr	r3, [sp, #8]
 8008254:	9a00      	ldr	r2, [sp, #0]
 8008256:	f843 2b04 	str.w	r2, [r3], #4
 800825a:	9302      	str	r3, [sp, #8]
 800825c:	2300      	movs	r3, #0
 800825e:	9300      	str	r3, [sp, #0]
 8008260:	469b      	mov	fp, r3
 8008262:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008266:	f7ff fec5 	bl	8007ff4 <__hexdig_fun>
 800826a:	9b00      	ldr	r3, [sp, #0]
 800826c:	f000 000f 	and.w	r0, r0, #15
 8008270:	fa00 f00b 	lsl.w	r0, r0, fp
 8008274:	4303      	orrs	r3, r0
 8008276:	9300      	str	r3, [sp, #0]
 8008278:	f10b 0b04 	add.w	fp, fp, #4
 800827c:	9b03      	ldr	r3, [sp, #12]
 800827e:	e00d      	b.n	800829c <__gethex+0x27c>
 8008280:	9b03      	ldr	r3, [sp, #12]
 8008282:	9a06      	ldr	r2, [sp, #24]
 8008284:	4413      	add	r3, r2
 8008286:	42bb      	cmp	r3, r7
 8008288:	d3e0      	bcc.n	800824c <__gethex+0x22c>
 800828a:	4618      	mov	r0, r3
 800828c:	9901      	ldr	r1, [sp, #4]
 800828e:	9307      	str	r3, [sp, #28]
 8008290:	4652      	mov	r2, sl
 8008292:	f001 f8e1 	bl	8009458 <strncmp>
 8008296:	9b07      	ldr	r3, [sp, #28]
 8008298:	2800      	cmp	r0, #0
 800829a:	d1d7      	bne.n	800824c <__gethex+0x22c>
 800829c:	461e      	mov	r6, r3
 800829e:	e78b      	b.n	80081b8 <__gethex+0x198>
 80082a0:	f04f 0a03 	mov.w	sl, #3
 80082a4:	e7b8      	b.n	8008218 <__gethex+0x1f8>
 80082a6:	da0a      	bge.n	80082be <__gethex+0x29e>
 80082a8:	1a37      	subs	r7, r6, r0
 80082aa:	4621      	mov	r1, r4
 80082ac:	ee18 0a10 	vmov	r0, s16
 80082b0:	463a      	mov	r2, r7
 80082b2:	f000 fc45 	bl	8008b40 <__lshift>
 80082b6:	1bed      	subs	r5, r5, r7
 80082b8:	4604      	mov	r4, r0
 80082ba:	f100 0914 	add.w	r9, r0, #20
 80082be:	f04f 0a00 	mov.w	sl, #0
 80082c2:	e7ae      	b.n	8008222 <__gethex+0x202>
 80082c4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80082c8:	42a8      	cmp	r0, r5
 80082ca:	dd72      	ble.n	80083b2 <__gethex+0x392>
 80082cc:	1b45      	subs	r5, r0, r5
 80082ce:	42ae      	cmp	r6, r5
 80082d0:	dc36      	bgt.n	8008340 <__gethex+0x320>
 80082d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	d02a      	beq.n	8008330 <__gethex+0x310>
 80082da:	2b03      	cmp	r3, #3
 80082dc:	d02c      	beq.n	8008338 <__gethex+0x318>
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d115      	bne.n	800830e <__gethex+0x2ee>
 80082e2:	42ae      	cmp	r6, r5
 80082e4:	d113      	bne.n	800830e <__gethex+0x2ee>
 80082e6:	2e01      	cmp	r6, #1
 80082e8:	d10b      	bne.n	8008302 <__gethex+0x2e2>
 80082ea:	9a04      	ldr	r2, [sp, #16]
 80082ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80082f0:	6013      	str	r3, [r2, #0]
 80082f2:	2301      	movs	r3, #1
 80082f4:	6123      	str	r3, [r4, #16]
 80082f6:	f8c9 3000 	str.w	r3, [r9]
 80082fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80082fc:	2762      	movs	r7, #98	; 0x62
 80082fe:	601c      	str	r4, [r3, #0]
 8008300:	e723      	b.n	800814a <__gethex+0x12a>
 8008302:	1e71      	subs	r1, r6, #1
 8008304:	4620      	mov	r0, r4
 8008306:	f000 fe59 	bl	8008fbc <__any_on>
 800830a:	2800      	cmp	r0, #0
 800830c:	d1ed      	bne.n	80082ea <__gethex+0x2ca>
 800830e:	ee18 0a10 	vmov	r0, s16
 8008312:	4621      	mov	r1, r4
 8008314:	f000 f9f8 	bl	8008708 <_Bfree>
 8008318:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800831a:	2300      	movs	r3, #0
 800831c:	6013      	str	r3, [r2, #0]
 800831e:	2750      	movs	r7, #80	; 0x50
 8008320:	e713      	b.n	800814a <__gethex+0x12a>
 8008322:	bf00      	nop
 8008324:	0800a2c8 	.word	0x0800a2c8
 8008328:	0800a24c 	.word	0x0800a24c
 800832c:	0800a25d 	.word	0x0800a25d
 8008330:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1eb      	bne.n	800830e <__gethex+0x2ee>
 8008336:	e7d8      	b.n	80082ea <__gethex+0x2ca>
 8008338:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800833a:	2b00      	cmp	r3, #0
 800833c:	d1d5      	bne.n	80082ea <__gethex+0x2ca>
 800833e:	e7e6      	b.n	800830e <__gethex+0x2ee>
 8008340:	1e6f      	subs	r7, r5, #1
 8008342:	f1ba 0f00 	cmp.w	sl, #0
 8008346:	d131      	bne.n	80083ac <__gethex+0x38c>
 8008348:	b127      	cbz	r7, 8008354 <__gethex+0x334>
 800834a:	4639      	mov	r1, r7
 800834c:	4620      	mov	r0, r4
 800834e:	f000 fe35 	bl	8008fbc <__any_on>
 8008352:	4682      	mov	sl, r0
 8008354:	117b      	asrs	r3, r7, #5
 8008356:	2101      	movs	r1, #1
 8008358:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800835c:	f007 071f 	and.w	r7, r7, #31
 8008360:	fa01 f707 	lsl.w	r7, r1, r7
 8008364:	421f      	tst	r7, r3
 8008366:	4629      	mov	r1, r5
 8008368:	4620      	mov	r0, r4
 800836a:	bf18      	it	ne
 800836c:	f04a 0a02 	orrne.w	sl, sl, #2
 8008370:	1b76      	subs	r6, r6, r5
 8008372:	f7ff fded 	bl	8007f50 <rshift>
 8008376:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800837a:	2702      	movs	r7, #2
 800837c:	f1ba 0f00 	cmp.w	sl, #0
 8008380:	d048      	beq.n	8008414 <__gethex+0x3f4>
 8008382:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008386:	2b02      	cmp	r3, #2
 8008388:	d015      	beq.n	80083b6 <__gethex+0x396>
 800838a:	2b03      	cmp	r3, #3
 800838c:	d017      	beq.n	80083be <__gethex+0x39e>
 800838e:	2b01      	cmp	r3, #1
 8008390:	d109      	bne.n	80083a6 <__gethex+0x386>
 8008392:	f01a 0f02 	tst.w	sl, #2
 8008396:	d006      	beq.n	80083a6 <__gethex+0x386>
 8008398:	f8d9 0000 	ldr.w	r0, [r9]
 800839c:	ea4a 0a00 	orr.w	sl, sl, r0
 80083a0:	f01a 0f01 	tst.w	sl, #1
 80083a4:	d10e      	bne.n	80083c4 <__gethex+0x3a4>
 80083a6:	f047 0710 	orr.w	r7, r7, #16
 80083aa:	e033      	b.n	8008414 <__gethex+0x3f4>
 80083ac:	f04f 0a01 	mov.w	sl, #1
 80083b0:	e7d0      	b.n	8008354 <__gethex+0x334>
 80083b2:	2701      	movs	r7, #1
 80083b4:	e7e2      	b.n	800837c <__gethex+0x35c>
 80083b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80083b8:	f1c3 0301 	rsb	r3, r3, #1
 80083bc:	9315      	str	r3, [sp, #84]	; 0x54
 80083be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d0f0      	beq.n	80083a6 <__gethex+0x386>
 80083c4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80083c8:	f104 0314 	add.w	r3, r4, #20
 80083cc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80083d0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80083d4:	f04f 0c00 	mov.w	ip, #0
 80083d8:	4618      	mov	r0, r3
 80083da:	f853 2b04 	ldr.w	r2, [r3], #4
 80083de:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80083e2:	d01c      	beq.n	800841e <__gethex+0x3fe>
 80083e4:	3201      	adds	r2, #1
 80083e6:	6002      	str	r2, [r0, #0]
 80083e8:	2f02      	cmp	r7, #2
 80083ea:	f104 0314 	add.w	r3, r4, #20
 80083ee:	d13f      	bne.n	8008470 <__gethex+0x450>
 80083f0:	f8d8 2000 	ldr.w	r2, [r8]
 80083f4:	3a01      	subs	r2, #1
 80083f6:	42b2      	cmp	r2, r6
 80083f8:	d10a      	bne.n	8008410 <__gethex+0x3f0>
 80083fa:	1171      	asrs	r1, r6, #5
 80083fc:	2201      	movs	r2, #1
 80083fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008402:	f006 061f 	and.w	r6, r6, #31
 8008406:	fa02 f606 	lsl.w	r6, r2, r6
 800840a:	421e      	tst	r6, r3
 800840c:	bf18      	it	ne
 800840e:	4617      	movne	r7, r2
 8008410:	f047 0720 	orr.w	r7, r7, #32
 8008414:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008416:	601c      	str	r4, [r3, #0]
 8008418:	9b04      	ldr	r3, [sp, #16]
 800841a:	601d      	str	r5, [r3, #0]
 800841c:	e695      	b.n	800814a <__gethex+0x12a>
 800841e:	4299      	cmp	r1, r3
 8008420:	f843 cc04 	str.w	ip, [r3, #-4]
 8008424:	d8d8      	bhi.n	80083d8 <__gethex+0x3b8>
 8008426:	68a3      	ldr	r3, [r4, #8]
 8008428:	459b      	cmp	fp, r3
 800842a:	db19      	blt.n	8008460 <__gethex+0x440>
 800842c:	6861      	ldr	r1, [r4, #4]
 800842e:	ee18 0a10 	vmov	r0, s16
 8008432:	3101      	adds	r1, #1
 8008434:	f000 f928 	bl	8008688 <_Balloc>
 8008438:	4681      	mov	r9, r0
 800843a:	b918      	cbnz	r0, 8008444 <__gethex+0x424>
 800843c:	4b1a      	ldr	r3, [pc, #104]	; (80084a8 <__gethex+0x488>)
 800843e:	4602      	mov	r2, r0
 8008440:	2184      	movs	r1, #132	; 0x84
 8008442:	e6a8      	b.n	8008196 <__gethex+0x176>
 8008444:	6922      	ldr	r2, [r4, #16]
 8008446:	3202      	adds	r2, #2
 8008448:	f104 010c 	add.w	r1, r4, #12
 800844c:	0092      	lsls	r2, r2, #2
 800844e:	300c      	adds	r0, #12
 8008450:	f000 f90c 	bl	800866c <memcpy>
 8008454:	4621      	mov	r1, r4
 8008456:	ee18 0a10 	vmov	r0, s16
 800845a:	f000 f955 	bl	8008708 <_Bfree>
 800845e:	464c      	mov	r4, r9
 8008460:	6923      	ldr	r3, [r4, #16]
 8008462:	1c5a      	adds	r2, r3, #1
 8008464:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008468:	6122      	str	r2, [r4, #16]
 800846a:	2201      	movs	r2, #1
 800846c:	615a      	str	r2, [r3, #20]
 800846e:	e7bb      	b.n	80083e8 <__gethex+0x3c8>
 8008470:	6922      	ldr	r2, [r4, #16]
 8008472:	455a      	cmp	r2, fp
 8008474:	dd0b      	ble.n	800848e <__gethex+0x46e>
 8008476:	2101      	movs	r1, #1
 8008478:	4620      	mov	r0, r4
 800847a:	f7ff fd69 	bl	8007f50 <rshift>
 800847e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008482:	3501      	adds	r5, #1
 8008484:	42ab      	cmp	r3, r5
 8008486:	f6ff aed0 	blt.w	800822a <__gethex+0x20a>
 800848a:	2701      	movs	r7, #1
 800848c:	e7c0      	b.n	8008410 <__gethex+0x3f0>
 800848e:	f016 061f 	ands.w	r6, r6, #31
 8008492:	d0fa      	beq.n	800848a <__gethex+0x46a>
 8008494:	449a      	add	sl, r3
 8008496:	f1c6 0620 	rsb	r6, r6, #32
 800849a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800849e:	f000 f9e9 	bl	8008874 <__hi0bits>
 80084a2:	42b0      	cmp	r0, r6
 80084a4:	dbe7      	blt.n	8008476 <__gethex+0x456>
 80084a6:	e7f0      	b.n	800848a <__gethex+0x46a>
 80084a8:	0800a24c 	.word	0x0800a24c

080084ac <L_shift>:
 80084ac:	f1c2 0208 	rsb	r2, r2, #8
 80084b0:	0092      	lsls	r2, r2, #2
 80084b2:	b570      	push	{r4, r5, r6, lr}
 80084b4:	f1c2 0620 	rsb	r6, r2, #32
 80084b8:	6843      	ldr	r3, [r0, #4]
 80084ba:	6804      	ldr	r4, [r0, #0]
 80084bc:	fa03 f506 	lsl.w	r5, r3, r6
 80084c0:	432c      	orrs	r4, r5
 80084c2:	40d3      	lsrs	r3, r2
 80084c4:	6004      	str	r4, [r0, #0]
 80084c6:	f840 3f04 	str.w	r3, [r0, #4]!
 80084ca:	4288      	cmp	r0, r1
 80084cc:	d3f4      	bcc.n	80084b8 <L_shift+0xc>
 80084ce:	bd70      	pop	{r4, r5, r6, pc}

080084d0 <__match>:
 80084d0:	b530      	push	{r4, r5, lr}
 80084d2:	6803      	ldr	r3, [r0, #0]
 80084d4:	3301      	adds	r3, #1
 80084d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084da:	b914      	cbnz	r4, 80084e2 <__match+0x12>
 80084dc:	6003      	str	r3, [r0, #0]
 80084de:	2001      	movs	r0, #1
 80084e0:	bd30      	pop	{r4, r5, pc}
 80084e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084e6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80084ea:	2d19      	cmp	r5, #25
 80084ec:	bf98      	it	ls
 80084ee:	3220      	addls	r2, #32
 80084f0:	42a2      	cmp	r2, r4
 80084f2:	d0f0      	beq.n	80084d6 <__match+0x6>
 80084f4:	2000      	movs	r0, #0
 80084f6:	e7f3      	b.n	80084e0 <__match+0x10>

080084f8 <__hexnan>:
 80084f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084fc:	680b      	ldr	r3, [r1, #0]
 80084fe:	6801      	ldr	r1, [r0, #0]
 8008500:	115e      	asrs	r6, r3, #5
 8008502:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008506:	f013 031f 	ands.w	r3, r3, #31
 800850a:	b087      	sub	sp, #28
 800850c:	bf18      	it	ne
 800850e:	3604      	addne	r6, #4
 8008510:	2500      	movs	r5, #0
 8008512:	1f37      	subs	r7, r6, #4
 8008514:	4682      	mov	sl, r0
 8008516:	4690      	mov	r8, r2
 8008518:	9301      	str	r3, [sp, #4]
 800851a:	f846 5c04 	str.w	r5, [r6, #-4]
 800851e:	46b9      	mov	r9, r7
 8008520:	463c      	mov	r4, r7
 8008522:	9502      	str	r5, [sp, #8]
 8008524:	46ab      	mov	fp, r5
 8008526:	784a      	ldrb	r2, [r1, #1]
 8008528:	1c4b      	adds	r3, r1, #1
 800852a:	9303      	str	r3, [sp, #12]
 800852c:	b342      	cbz	r2, 8008580 <__hexnan+0x88>
 800852e:	4610      	mov	r0, r2
 8008530:	9105      	str	r1, [sp, #20]
 8008532:	9204      	str	r2, [sp, #16]
 8008534:	f7ff fd5e 	bl	8007ff4 <__hexdig_fun>
 8008538:	2800      	cmp	r0, #0
 800853a:	d14f      	bne.n	80085dc <__hexnan+0xe4>
 800853c:	9a04      	ldr	r2, [sp, #16]
 800853e:	9905      	ldr	r1, [sp, #20]
 8008540:	2a20      	cmp	r2, #32
 8008542:	d818      	bhi.n	8008576 <__hexnan+0x7e>
 8008544:	9b02      	ldr	r3, [sp, #8]
 8008546:	459b      	cmp	fp, r3
 8008548:	dd13      	ble.n	8008572 <__hexnan+0x7a>
 800854a:	454c      	cmp	r4, r9
 800854c:	d206      	bcs.n	800855c <__hexnan+0x64>
 800854e:	2d07      	cmp	r5, #7
 8008550:	dc04      	bgt.n	800855c <__hexnan+0x64>
 8008552:	462a      	mov	r2, r5
 8008554:	4649      	mov	r1, r9
 8008556:	4620      	mov	r0, r4
 8008558:	f7ff ffa8 	bl	80084ac <L_shift>
 800855c:	4544      	cmp	r4, r8
 800855e:	d950      	bls.n	8008602 <__hexnan+0x10a>
 8008560:	2300      	movs	r3, #0
 8008562:	f1a4 0904 	sub.w	r9, r4, #4
 8008566:	f844 3c04 	str.w	r3, [r4, #-4]
 800856a:	f8cd b008 	str.w	fp, [sp, #8]
 800856e:	464c      	mov	r4, r9
 8008570:	461d      	mov	r5, r3
 8008572:	9903      	ldr	r1, [sp, #12]
 8008574:	e7d7      	b.n	8008526 <__hexnan+0x2e>
 8008576:	2a29      	cmp	r2, #41	; 0x29
 8008578:	d156      	bne.n	8008628 <__hexnan+0x130>
 800857a:	3102      	adds	r1, #2
 800857c:	f8ca 1000 	str.w	r1, [sl]
 8008580:	f1bb 0f00 	cmp.w	fp, #0
 8008584:	d050      	beq.n	8008628 <__hexnan+0x130>
 8008586:	454c      	cmp	r4, r9
 8008588:	d206      	bcs.n	8008598 <__hexnan+0xa0>
 800858a:	2d07      	cmp	r5, #7
 800858c:	dc04      	bgt.n	8008598 <__hexnan+0xa0>
 800858e:	462a      	mov	r2, r5
 8008590:	4649      	mov	r1, r9
 8008592:	4620      	mov	r0, r4
 8008594:	f7ff ff8a 	bl	80084ac <L_shift>
 8008598:	4544      	cmp	r4, r8
 800859a:	d934      	bls.n	8008606 <__hexnan+0x10e>
 800859c:	f1a8 0204 	sub.w	r2, r8, #4
 80085a0:	4623      	mov	r3, r4
 80085a2:	f853 1b04 	ldr.w	r1, [r3], #4
 80085a6:	f842 1f04 	str.w	r1, [r2, #4]!
 80085aa:	429f      	cmp	r7, r3
 80085ac:	d2f9      	bcs.n	80085a2 <__hexnan+0xaa>
 80085ae:	1b3b      	subs	r3, r7, r4
 80085b0:	f023 0303 	bic.w	r3, r3, #3
 80085b4:	3304      	adds	r3, #4
 80085b6:	3401      	adds	r4, #1
 80085b8:	3e03      	subs	r6, #3
 80085ba:	42b4      	cmp	r4, r6
 80085bc:	bf88      	it	hi
 80085be:	2304      	movhi	r3, #4
 80085c0:	4443      	add	r3, r8
 80085c2:	2200      	movs	r2, #0
 80085c4:	f843 2b04 	str.w	r2, [r3], #4
 80085c8:	429f      	cmp	r7, r3
 80085ca:	d2fb      	bcs.n	80085c4 <__hexnan+0xcc>
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	b91b      	cbnz	r3, 80085d8 <__hexnan+0xe0>
 80085d0:	4547      	cmp	r7, r8
 80085d2:	d127      	bne.n	8008624 <__hexnan+0x12c>
 80085d4:	2301      	movs	r3, #1
 80085d6:	603b      	str	r3, [r7, #0]
 80085d8:	2005      	movs	r0, #5
 80085da:	e026      	b.n	800862a <__hexnan+0x132>
 80085dc:	3501      	adds	r5, #1
 80085de:	2d08      	cmp	r5, #8
 80085e0:	f10b 0b01 	add.w	fp, fp, #1
 80085e4:	dd06      	ble.n	80085f4 <__hexnan+0xfc>
 80085e6:	4544      	cmp	r4, r8
 80085e8:	d9c3      	bls.n	8008572 <__hexnan+0x7a>
 80085ea:	2300      	movs	r3, #0
 80085ec:	f844 3c04 	str.w	r3, [r4, #-4]
 80085f0:	2501      	movs	r5, #1
 80085f2:	3c04      	subs	r4, #4
 80085f4:	6822      	ldr	r2, [r4, #0]
 80085f6:	f000 000f 	and.w	r0, r0, #15
 80085fa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80085fe:	6022      	str	r2, [r4, #0]
 8008600:	e7b7      	b.n	8008572 <__hexnan+0x7a>
 8008602:	2508      	movs	r5, #8
 8008604:	e7b5      	b.n	8008572 <__hexnan+0x7a>
 8008606:	9b01      	ldr	r3, [sp, #4]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d0df      	beq.n	80085cc <__hexnan+0xd4>
 800860c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008610:	f1c3 0320 	rsb	r3, r3, #32
 8008614:	fa22 f303 	lsr.w	r3, r2, r3
 8008618:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800861c:	401a      	ands	r2, r3
 800861e:	f846 2c04 	str.w	r2, [r6, #-4]
 8008622:	e7d3      	b.n	80085cc <__hexnan+0xd4>
 8008624:	3f04      	subs	r7, #4
 8008626:	e7d1      	b.n	80085cc <__hexnan+0xd4>
 8008628:	2004      	movs	r0, #4
 800862a:	b007      	add	sp, #28
 800862c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008630 <_localeconv_r>:
 8008630:	4800      	ldr	r0, [pc, #0]	; (8008634 <_localeconv_r+0x4>)
 8008632:	4770      	bx	lr
 8008634:	20000260 	.word	0x20000260

08008638 <malloc>:
 8008638:	4b02      	ldr	r3, [pc, #8]	; (8008644 <malloc+0xc>)
 800863a:	4601      	mov	r1, r0
 800863c:	6818      	ldr	r0, [r3, #0]
 800863e:	f000 bd3d 	b.w	80090bc <_malloc_r>
 8008642:	bf00      	nop
 8008644:	20000108 	.word	0x20000108

08008648 <__ascii_mbtowc>:
 8008648:	b082      	sub	sp, #8
 800864a:	b901      	cbnz	r1, 800864e <__ascii_mbtowc+0x6>
 800864c:	a901      	add	r1, sp, #4
 800864e:	b142      	cbz	r2, 8008662 <__ascii_mbtowc+0x1a>
 8008650:	b14b      	cbz	r3, 8008666 <__ascii_mbtowc+0x1e>
 8008652:	7813      	ldrb	r3, [r2, #0]
 8008654:	600b      	str	r3, [r1, #0]
 8008656:	7812      	ldrb	r2, [r2, #0]
 8008658:	1e10      	subs	r0, r2, #0
 800865a:	bf18      	it	ne
 800865c:	2001      	movne	r0, #1
 800865e:	b002      	add	sp, #8
 8008660:	4770      	bx	lr
 8008662:	4610      	mov	r0, r2
 8008664:	e7fb      	b.n	800865e <__ascii_mbtowc+0x16>
 8008666:	f06f 0001 	mvn.w	r0, #1
 800866a:	e7f8      	b.n	800865e <__ascii_mbtowc+0x16>

0800866c <memcpy>:
 800866c:	440a      	add	r2, r1
 800866e:	4291      	cmp	r1, r2
 8008670:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008674:	d100      	bne.n	8008678 <memcpy+0xc>
 8008676:	4770      	bx	lr
 8008678:	b510      	push	{r4, lr}
 800867a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800867e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008682:	4291      	cmp	r1, r2
 8008684:	d1f9      	bne.n	800867a <memcpy+0xe>
 8008686:	bd10      	pop	{r4, pc}

08008688 <_Balloc>:
 8008688:	b570      	push	{r4, r5, r6, lr}
 800868a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800868c:	4604      	mov	r4, r0
 800868e:	460d      	mov	r5, r1
 8008690:	b976      	cbnz	r6, 80086b0 <_Balloc+0x28>
 8008692:	2010      	movs	r0, #16
 8008694:	f7ff ffd0 	bl	8008638 <malloc>
 8008698:	4602      	mov	r2, r0
 800869a:	6260      	str	r0, [r4, #36]	; 0x24
 800869c:	b920      	cbnz	r0, 80086a8 <_Balloc+0x20>
 800869e:	4b18      	ldr	r3, [pc, #96]	; (8008700 <_Balloc+0x78>)
 80086a0:	4818      	ldr	r0, [pc, #96]	; (8008704 <_Balloc+0x7c>)
 80086a2:	2166      	movs	r1, #102	; 0x66
 80086a4:	f000 fef8 	bl	8009498 <__assert_func>
 80086a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086ac:	6006      	str	r6, [r0, #0]
 80086ae:	60c6      	str	r6, [r0, #12]
 80086b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80086b2:	68f3      	ldr	r3, [r6, #12]
 80086b4:	b183      	cbz	r3, 80086d8 <_Balloc+0x50>
 80086b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086b8:	68db      	ldr	r3, [r3, #12]
 80086ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80086be:	b9b8      	cbnz	r0, 80086f0 <_Balloc+0x68>
 80086c0:	2101      	movs	r1, #1
 80086c2:	fa01 f605 	lsl.w	r6, r1, r5
 80086c6:	1d72      	adds	r2, r6, #5
 80086c8:	0092      	lsls	r2, r2, #2
 80086ca:	4620      	mov	r0, r4
 80086cc:	f000 fc97 	bl	8008ffe <_calloc_r>
 80086d0:	b160      	cbz	r0, 80086ec <_Balloc+0x64>
 80086d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80086d6:	e00e      	b.n	80086f6 <_Balloc+0x6e>
 80086d8:	2221      	movs	r2, #33	; 0x21
 80086da:	2104      	movs	r1, #4
 80086dc:	4620      	mov	r0, r4
 80086de:	f000 fc8e 	bl	8008ffe <_calloc_r>
 80086e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086e4:	60f0      	str	r0, [r6, #12]
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d1e4      	bne.n	80086b6 <_Balloc+0x2e>
 80086ec:	2000      	movs	r0, #0
 80086ee:	bd70      	pop	{r4, r5, r6, pc}
 80086f0:	6802      	ldr	r2, [r0, #0]
 80086f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80086f6:	2300      	movs	r3, #0
 80086f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80086fc:	e7f7      	b.n	80086ee <_Balloc+0x66>
 80086fe:	bf00      	nop
 8008700:	0800a1d6 	.word	0x0800a1d6
 8008704:	0800a2dc 	.word	0x0800a2dc

08008708 <_Bfree>:
 8008708:	b570      	push	{r4, r5, r6, lr}
 800870a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800870c:	4605      	mov	r5, r0
 800870e:	460c      	mov	r4, r1
 8008710:	b976      	cbnz	r6, 8008730 <_Bfree+0x28>
 8008712:	2010      	movs	r0, #16
 8008714:	f7ff ff90 	bl	8008638 <malloc>
 8008718:	4602      	mov	r2, r0
 800871a:	6268      	str	r0, [r5, #36]	; 0x24
 800871c:	b920      	cbnz	r0, 8008728 <_Bfree+0x20>
 800871e:	4b09      	ldr	r3, [pc, #36]	; (8008744 <_Bfree+0x3c>)
 8008720:	4809      	ldr	r0, [pc, #36]	; (8008748 <_Bfree+0x40>)
 8008722:	218a      	movs	r1, #138	; 0x8a
 8008724:	f000 feb8 	bl	8009498 <__assert_func>
 8008728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800872c:	6006      	str	r6, [r0, #0]
 800872e:	60c6      	str	r6, [r0, #12]
 8008730:	b13c      	cbz	r4, 8008742 <_Bfree+0x3a>
 8008732:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008734:	6862      	ldr	r2, [r4, #4]
 8008736:	68db      	ldr	r3, [r3, #12]
 8008738:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800873c:	6021      	str	r1, [r4, #0]
 800873e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008742:	bd70      	pop	{r4, r5, r6, pc}
 8008744:	0800a1d6 	.word	0x0800a1d6
 8008748:	0800a2dc 	.word	0x0800a2dc

0800874c <__multadd>:
 800874c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008750:	690e      	ldr	r6, [r1, #16]
 8008752:	4607      	mov	r7, r0
 8008754:	4698      	mov	r8, r3
 8008756:	460c      	mov	r4, r1
 8008758:	f101 0014 	add.w	r0, r1, #20
 800875c:	2300      	movs	r3, #0
 800875e:	6805      	ldr	r5, [r0, #0]
 8008760:	b2a9      	uxth	r1, r5
 8008762:	fb02 8101 	mla	r1, r2, r1, r8
 8008766:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800876a:	0c2d      	lsrs	r5, r5, #16
 800876c:	fb02 c505 	mla	r5, r2, r5, ip
 8008770:	b289      	uxth	r1, r1
 8008772:	3301      	adds	r3, #1
 8008774:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008778:	429e      	cmp	r6, r3
 800877a:	f840 1b04 	str.w	r1, [r0], #4
 800877e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008782:	dcec      	bgt.n	800875e <__multadd+0x12>
 8008784:	f1b8 0f00 	cmp.w	r8, #0
 8008788:	d022      	beq.n	80087d0 <__multadd+0x84>
 800878a:	68a3      	ldr	r3, [r4, #8]
 800878c:	42b3      	cmp	r3, r6
 800878e:	dc19      	bgt.n	80087c4 <__multadd+0x78>
 8008790:	6861      	ldr	r1, [r4, #4]
 8008792:	4638      	mov	r0, r7
 8008794:	3101      	adds	r1, #1
 8008796:	f7ff ff77 	bl	8008688 <_Balloc>
 800879a:	4605      	mov	r5, r0
 800879c:	b928      	cbnz	r0, 80087aa <__multadd+0x5e>
 800879e:	4602      	mov	r2, r0
 80087a0:	4b0d      	ldr	r3, [pc, #52]	; (80087d8 <__multadd+0x8c>)
 80087a2:	480e      	ldr	r0, [pc, #56]	; (80087dc <__multadd+0x90>)
 80087a4:	21b5      	movs	r1, #181	; 0xb5
 80087a6:	f000 fe77 	bl	8009498 <__assert_func>
 80087aa:	6922      	ldr	r2, [r4, #16]
 80087ac:	3202      	adds	r2, #2
 80087ae:	f104 010c 	add.w	r1, r4, #12
 80087b2:	0092      	lsls	r2, r2, #2
 80087b4:	300c      	adds	r0, #12
 80087b6:	f7ff ff59 	bl	800866c <memcpy>
 80087ba:	4621      	mov	r1, r4
 80087bc:	4638      	mov	r0, r7
 80087be:	f7ff ffa3 	bl	8008708 <_Bfree>
 80087c2:	462c      	mov	r4, r5
 80087c4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80087c8:	3601      	adds	r6, #1
 80087ca:	f8c3 8014 	str.w	r8, [r3, #20]
 80087ce:	6126      	str	r6, [r4, #16]
 80087d0:	4620      	mov	r0, r4
 80087d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087d6:	bf00      	nop
 80087d8:	0800a24c 	.word	0x0800a24c
 80087dc:	0800a2dc 	.word	0x0800a2dc

080087e0 <__s2b>:
 80087e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087e4:	460c      	mov	r4, r1
 80087e6:	4615      	mov	r5, r2
 80087e8:	461f      	mov	r7, r3
 80087ea:	2209      	movs	r2, #9
 80087ec:	3308      	adds	r3, #8
 80087ee:	4606      	mov	r6, r0
 80087f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80087f4:	2100      	movs	r1, #0
 80087f6:	2201      	movs	r2, #1
 80087f8:	429a      	cmp	r2, r3
 80087fa:	db09      	blt.n	8008810 <__s2b+0x30>
 80087fc:	4630      	mov	r0, r6
 80087fe:	f7ff ff43 	bl	8008688 <_Balloc>
 8008802:	b940      	cbnz	r0, 8008816 <__s2b+0x36>
 8008804:	4602      	mov	r2, r0
 8008806:	4b19      	ldr	r3, [pc, #100]	; (800886c <__s2b+0x8c>)
 8008808:	4819      	ldr	r0, [pc, #100]	; (8008870 <__s2b+0x90>)
 800880a:	21ce      	movs	r1, #206	; 0xce
 800880c:	f000 fe44 	bl	8009498 <__assert_func>
 8008810:	0052      	lsls	r2, r2, #1
 8008812:	3101      	adds	r1, #1
 8008814:	e7f0      	b.n	80087f8 <__s2b+0x18>
 8008816:	9b08      	ldr	r3, [sp, #32]
 8008818:	6143      	str	r3, [r0, #20]
 800881a:	2d09      	cmp	r5, #9
 800881c:	f04f 0301 	mov.w	r3, #1
 8008820:	6103      	str	r3, [r0, #16]
 8008822:	dd16      	ble.n	8008852 <__s2b+0x72>
 8008824:	f104 0909 	add.w	r9, r4, #9
 8008828:	46c8      	mov	r8, r9
 800882a:	442c      	add	r4, r5
 800882c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008830:	4601      	mov	r1, r0
 8008832:	3b30      	subs	r3, #48	; 0x30
 8008834:	220a      	movs	r2, #10
 8008836:	4630      	mov	r0, r6
 8008838:	f7ff ff88 	bl	800874c <__multadd>
 800883c:	45a0      	cmp	r8, r4
 800883e:	d1f5      	bne.n	800882c <__s2b+0x4c>
 8008840:	f1a5 0408 	sub.w	r4, r5, #8
 8008844:	444c      	add	r4, r9
 8008846:	1b2d      	subs	r5, r5, r4
 8008848:	1963      	adds	r3, r4, r5
 800884a:	42bb      	cmp	r3, r7
 800884c:	db04      	blt.n	8008858 <__s2b+0x78>
 800884e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008852:	340a      	adds	r4, #10
 8008854:	2509      	movs	r5, #9
 8008856:	e7f6      	b.n	8008846 <__s2b+0x66>
 8008858:	f814 3b01 	ldrb.w	r3, [r4], #1
 800885c:	4601      	mov	r1, r0
 800885e:	3b30      	subs	r3, #48	; 0x30
 8008860:	220a      	movs	r2, #10
 8008862:	4630      	mov	r0, r6
 8008864:	f7ff ff72 	bl	800874c <__multadd>
 8008868:	e7ee      	b.n	8008848 <__s2b+0x68>
 800886a:	bf00      	nop
 800886c:	0800a24c 	.word	0x0800a24c
 8008870:	0800a2dc 	.word	0x0800a2dc

08008874 <__hi0bits>:
 8008874:	0c03      	lsrs	r3, r0, #16
 8008876:	041b      	lsls	r3, r3, #16
 8008878:	b9d3      	cbnz	r3, 80088b0 <__hi0bits+0x3c>
 800887a:	0400      	lsls	r0, r0, #16
 800887c:	2310      	movs	r3, #16
 800887e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008882:	bf04      	itt	eq
 8008884:	0200      	lsleq	r0, r0, #8
 8008886:	3308      	addeq	r3, #8
 8008888:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800888c:	bf04      	itt	eq
 800888e:	0100      	lsleq	r0, r0, #4
 8008890:	3304      	addeq	r3, #4
 8008892:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008896:	bf04      	itt	eq
 8008898:	0080      	lsleq	r0, r0, #2
 800889a:	3302      	addeq	r3, #2
 800889c:	2800      	cmp	r0, #0
 800889e:	db05      	blt.n	80088ac <__hi0bits+0x38>
 80088a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80088a4:	f103 0301 	add.w	r3, r3, #1
 80088a8:	bf08      	it	eq
 80088aa:	2320      	moveq	r3, #32
 80088ac:	4618      	mov	r0, r3
 80088ae:	4770      	bx	lr
 80088b0:	2300      	movs	r3, #0
 80088b2:	e7e4      	b.n	800887e <__hi0bits+0xa>

080088b4 <__lo0bits>:
 80088b4:	6803      	ldr	r3, [r0, #0]
 80088b6:	f013 0207 	ands.w	r2, r3, #7
 80088ba:	4601      	mov	r1, r0
 80088bc:	d00b      	beq.n	80088d6 <__lo0bits+0x22>
 80088be:	07da      	lsls	r2, r3, #31
 80088c0:	d424      	bmi.n	800890c <__lo0bits+0x58>
 80088c2:	0798      	lsls	r0, r3, #30
 80088c4:	bf49      	itett	mi
 80088c6:	085b      	lsrmi	r3, r3, #1
 80088c8:	089b      	lsrpl	r3, r3, #2
 80088ca:	2001      	movmi	r0, #1
 80088cc:	600b      	strmi	r3, [r1, #0]
 80088ce:	bf5c      	itt	pl
 80088d0:	600b      	strpl	r3, [r1, #0]
 80088d2:	2002      	movpl	r0, #2
 80088d4:	4770      	bx	lr
 80088d6:	b298      	uxth	r0, r3
 80088d8:	b9b0      	cbnz	r0, 8008908 <__lo0bits+0x54>
 80088da:	0c1b      	lsrs	r3, r3, #16
 80088dc:	2010      	movs	r0, #16
 80088de:	f013 0fff 	tst.w	r3, #255	; 0xff
 80088e2:	bf04      	itt	eq
 80088e4:	0a1b      	lsreq	r3, r3, #8
 80088e6:	3008      	addeq	r0, #8
 80088e8:	071a      	lsls	r2, r3, #28
 80088ea:	bf04      	itt	eq
 80088ec:	091b      	lsreq	r3, r3, #4
 80088ee:	3004      	addeq	r0, #4
 80088f0:	079a      	lsls	r2, r3, #30
 80088f2:	bf04      	itt	eq
 80088f4:	089b      	lsreq	r3, r3, #2
 80088f6:	3002      	addeq	r0, #2
 80088f8:	07da      	lsls	r2, r3, #31
 80088fa:	d403      	bmi.n	8008904 <__lo0bits+0x50>
 80088fc:	085b      	lsrs	r3, r3, #1
 80088fe:	f100 0001 	add.w	r0, r0, #1
 8008902:	d005      	beq.n	8008910 <__lo0bits+0x5c>
 8008904:	600b      	str	r3, [r1, #0]
 8008906:	4770      	bx	lr
 8008908:	4610      	mov	r0, r2
 800890a:	e7e8      	b.n	80088de <__lo0bits+0x2a>
 800890c:	2000      	movs	r0, #0
 800890e:	4770      	bx	lr
 8008910:	2020      	movs	r0, #32
 8008912:	4770      	bx	lr

08008914 <__i2b>:
 8008914:	b510      	push	{r4, lr}
 8008916:	460c      	mov	r4, r1
 8008918:	2101      	movs	r1, #1
 800891a:	f7ff feb5 	bl	8008688 <_Balloc>
 800891e:	4602      	mov	r2, r0
 8008920:	b928      	cbnz	r0, 800892e <__i2b+0x1a>
 8008922:	4b05      	ldr	r3, [pc, #20]	; (8008938 <__i2b+0x24>)
 8008924:	4805      	ldr	r0, [pc, #20]	; (800893c <__i2b+0x28>)
 8008926:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800892a:	f000 fdb5 	bl	8009498 <__assert_func>
 800892e:	2301      	movs	r3, #1
 8008930:	6144      	str	r4, [r0, #20]
 8008932:	6103      	str	r3, [r0, #16]
 8008934:	bd10      	pop	{r4, pc}
 8008936:	bf00      	nop
 8008938:	0800a24c 	.word	0x0800a24c
 800893c:	0800a2dc 	.word	0x0800a2dc

08008940 <__multiply>:
 8008940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008944:	4614      	mov	r4, r2
 8008946:	690a      	ldr	r2, [r1, #16]
 8008948:	6923      	ldr	r3, [r4, #16]
 800894a:	429a      	cmp	r2, r3
 800894c:	bfb8      	it	lt
 800894e:	460b      	movlt	r3, r1
 8008950:	460d      	mov	r5, r1
 8008952:	bfbc      	itt	lt
 8008954:	4625      	movlt	r5, r4
 8008956:	461c      	movlt	r4, r3
 8008958:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800895c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008960:	68ab      	ldr	r3, [r5, #8]
 8008962:	6869      	ldr	r1, [r5, #4]
 8008964:	eb0a 0709 	add.w	r7, sl, r9
 8008968:	42bb      	cmp	r3, r7
 800896a:	b085      	sub	sp, #20
 800896c:	bfb8      	it	lt
 800896e:	3101      	addlt	r1, #1
 8008970:	f7ff fe8a 	bl	8008688 <_Balloc>
 8008974:	b930      	cbnz	r0, 8008984 <__multiply+0x44>
 8008976:	4602      	mov	r2, r0
 8008978:	4b42      	ldr	r3, [pc, #264]	; (8008a84 <__multiply+0x144>)
 800897a:	4843      	ldr	r0, [pc, #268]	; (8008a88 <__multiply+0x148>)
 800897c:	f240 115d 	movw	r1, #349	; 0x15d
 8008980:	f000 fd8a 	bl	8009498 <__assert_func>
 8008984:	f100 0614 	add.w	r6, r0, #20
 8008988:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800898c:	4633      	mov	r3, r6
 800898e:	2200      	movs	r2, #0
 8008990:	4543      	cmp	r3, r8
 8008992:	d31e      	bcc.n	80089d2 <__multiply+0x92>
 8008994:	f105 0c14 	add.w	ip, r5, #20
 8008998:	f104 0314 	add.w	r3, r4, #20
 800899c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80089a0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80089a4:	9202      	str	r2, [sp, #8]
 80089a6:	ebac 0205 	sub.w	r2, ip, r5
 80089aa:	3a15      	subs	r2, #21
 80089ac:	f022 0203 	bic.w	r2, r2, #3
 80089b0:	3204      	adds	r2, #4
 80089b2:	f105 0115 	add.w	r1, r5, #21
 80089b6:	458c      	cmp	ip, r1
 80089b8:	bf38      	it	cc
 80089ba:	2204      	movcc	r2, #4
 80089bc:	9201      	str	r2, [sp, #4]
 80089be:	9a02      	ldr	r2, [sp, #8]
 80089c0:	9303      	str	r3, [sp, #12]
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d808      	bhi.n	80089d8 <__multiply+0x98>
 80089c6:	2f00      	cmp	r7, #0
 80089c8:	dc55      	bgt.n	8008a76 <__multiply+0x136>
 80089ca:	6107      	str	r7, [r0, #16]
 80089cc:	b005      	add	sp, #20
 80089ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089d2:	f843 2b04 	str.w	r2, [r3], #4
 80089d6:	e7db      	b.n	8008990 <__multiply+0x50>
 80089d8:	f8b3 a000 	ldrh.w	sl, [r3]
 80089dc:	f1ba 0f00 	cmp.w	sl, #0
 80089e0:	d020      	beq.n	8008a24 <__multiply+0xe4>
 80089e2:	f105 0e14 	add.w	lr, r5, #20
 80089e6:	46b1      	mov	r9, r6
 80089e8:	2200      	movs	r2, #0
 80089ea:	f85e 4b04 	ldr.w	r4, [lr], #4
 80089ee:	f8d9 b000 	ldr.w	fp, [r9]
 80089f2:	b2a1      	uxth	r1, r4
 80089f4:	fa1f fb8b 	uxth.w	fp, fp
 80089f8:	fb0a b101 	mla	r1, sl, r1, fp
 80089fc:	4411      	add	r1, r2
 80089fe:	f8d9 2000 	ldr.w	r2, [r9]
 8008a02:	0c24      	lsrs	r4, r4, #16
 8008a04:	0c12      	lsrs	r2, r2, #16
 8008a06:	fb0a 2404 	mla	r4, sl, r4, r2
 8008a0a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008a0e:	b289      	uxth	r1, r1
 8008a10:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008a14:	45f4      	cmp	ip, lr
 8008a16:	f849 1b04 	str.w	r1, [r9], #4
 8008a1a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008a1e:	d8e4      	bhi.n	80089ea <__multiply+0xaa>
 8008a20:	9901      	ldr	r1, [sp, #4]
 8008a22:	5072      	str	r2, [r6, r1]
 8008a24:	9a03      	ldr	r2, [sp, #12]
 8008a26:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008a2a:	3304      	adds	r3, #4
 8008a2c:	f1b9 0f00 	cmp.w	r9, #0
 8008a30:	d01f      	beq.n	8008a72 <__multiply+0x132>
 8008a32:	6834      	ldr	r4, [r6, #0]
 8008a34:	f105 0114 	add.w	r1, r5, #20
 8008a38:	46b6      	mov	lr, r6
 8008a3a:	f04f 0a00 	mov.w	sl, #0
 8008a3e:	880a      	ldrh	r2, [r1, #0]
 8008a40:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008a44:	fb09 b202 	mla	r2, r9, r2, fp
 8008a48:	4492      	add	sl, r2
 8008a4a:	b2a4      	uxth	r4, r4
 8008a4c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008a50:	f84e 4b04 	str.w	r4, [lr], #4
 8008a54:	f851 4b04 	ldr.w	r4, [r1], #4
 8008a58:	f8be 2000 	ldrh.w	r2, [lr]
 8008a5c:	0c24      	lsrs	r4, r4, #16
 8008a5e:	fb09 2404 	mla	r4, r9, r4, r2
 8008a62:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008a66:	458c      	cmp	ip, r1
 8008a68:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008a6c:	d8e7      	bhi.n	8008a3e <__multiply+0xfe>
 8008a6e:	9a01      	ldr	r2, [sp, #4]
 8008a70:	50b4      	str	r4, [r6, r2]
 8008a72:	3604      	adds	r6, #4
 8008a74:	e7a3      	b.n	80089be <__multiply+0x7e>
 8008a76:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d1a5      	bne.n	80089ca <__multiply+0x8a>
 8008a7e:	3f01      	subs	r7, #1
 8008a80:	e7a1      	b.n	80089c6 <__multiply+0x86>
 8008a82:	bf00      	nop
 8008a84:	0800a24c 	.word	0x0800a24c
 8008a88:	0800a2dc 	.word	0x0800a2dc

08008a8c <__pow5mult>:
 8008a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a90:	4615      	mov	r5, r2
 8008a92:	f012 0203 	ands.w	r2, r2, #3
 8008a96:	4606      	mov	r6, r0
 8008a98:	460f      	mov	r7, r1
 8008a9a:	d007      	beq.n	8008aac <__pow5mult+0x20>
 8008a9c:	4c25      	ldr	r4, [pc, #148]	; (8008b34 <__pow5mult+0xa8>)
 8008a9e:	3a01      	subs	r2, #1
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008aa6:	f7ff fe51 	bl	800874c <__multadd>
 8008aaa:	4607      	mov	r7, r0
 8008aac:	10ad      	asrs	r5, r5, #2
 8008aae:	d03d      	beq.n	8008b2c <__pow5mult+0xa0>
 8008ab0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008ab2:	b97c      	cbnz	r4, 8008ad4 <__pow5mult+0x48>
 8008ab4:	2010      	movs	r0, #16
 8008ab6:	f7ff fdbf 	bl	8008638 <malloc>
 8008aba:	4602      	mov	r2, r0
 8008abc:	6270      	str	r0, [r6, #36]	; 0x24
 8008abe:	b928      	cbnz	r0, 8008acc <__pow5mult+0x40>
 8008ac0:	4b1d      	ldr	r3, [pc, #116]	; (8008b38 <__pow5mult+0xac>)
 8008ac2:	481e      	ldr	r0, [pc, #120]	; (8008b3c <__pow5mult+0xb0>)
 8008ac4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008ac8:	f000 fce6 	bl	8009498 <__assert_func>
 8008acc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ad0:	6004      	str	r4, [r0, #0]
 8008ad2:	60c4      	str	r4, [r0, #12]
 8008ad4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008ad8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008adc:	b94c      	cbnz	r4, 8008af2 <__pow5mult+0x66>
 8008ade:	f240 2171 	movw	r1, #625	; 0x271
 8008ae2:	4630      	mov	r0, r6
 8008ae4:	f7ff ff16 	bl	8008914 <__i2b>
 8008ae8:	2300      	movs	r3, #0
 8008aea:	f8c8 0008 	str.w	r0, [r8, #8]
 8008aee:	4604      	mov	r4, r0
 8008af0:	6003      	str	r3, [r0, #0]
 8008af2:	f04f 0900 	mov.w	r9, #0
 8008af6:	07eb      	lsls	r3, r5, #31
 8008af8:	d50a      	bpl.n	8008b10 <__pow5mult+0x84>
 8008afa:	4639      	mov	r1, r7
 8008afc:	4622      	mov	r2, r4
 8008afe:	4630      	mov	r0, r6
 8008b00:	f7ff ff1e 	bl	8008940 <__multiply>
 8008b04:	4639      	mov	r1, r7
 8008b06:	4680      	mov	r8, r0
 8008b08:	4630      	mov	r0, r6
 8008b0a:	f7ff fdfd 	bl	8008708 <_Bfree>
 8008b0e:	4647      	mov	r7, r8
 8008b10:	106d      	asrs	r5, r5, #1
 8008b12:	d00b      	beq.n	8008b2c <__pow5mult+0xa0>
 8008b14:	6820      	ldr	r0, [r4, #0]
 8008b16:	b938      	cbnz	r0, 8008b28 <__pow5mult+0x9c>
 8008b18:	4622      	mov	r2, r4
 8008b1a:	4621      	mov	r1, r4
 8008b1c:	4630      	mov	r0, r6
 8008b1e:	f7ff ff0f 	bl	8008940 <__multiply>
 8008b22:	6020      	str	r0, [r4, #0]
 8008b24:	f8c0 9000 	str.w	r9, [r0]
 8008b28:	4604      	mov	r4, r0
 8008b2a:	e7e4      	b.n	8008af6 <__pow5mult+0x6a>
 8008b2c:	4638      	mov	r0, r7
 8008b2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b32:	bf00      	nop
 8008b34:	0800a430 	.word	0x0800a430
 8008b38:	0800a1d6 	.word	0x0800a1d6
 8008b3c:	0800a2dc 	.word	0x0800a2dc

08008b40 <__lshift>:
 8008b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b44:	460c      	mov	r4, r1
 8008b46:	6849      	ldr	r1, [r1, #4]
 8008b48:	6923      	ldr	r3, [r4, #16]
 8008b4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008b4e:	68a3      	ldr	r3, [r4, #8]
 8008b50:	4607      	mov	r7, r0
 8008b52:	4691      	mov	r9, r2
 8008b54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008b58:	f108 0601 	add.w	r6, r8, #1
 8008b5c:	42b3      	cmp	r3, r6
 8008b5e:	db0b      	blt.n	8008b78 <__lshift+0x38>
 8008b60:	4638      	mov	r0, r7
 8008b62:	f7ff fd91 	bl	8008688 <_Balloc>
 8008b66:	4605      	mov	r5, r0
 8008b68:	b948      	cbnz	r0, 8008b7e <__lshift+0x3e>
 8008b6a:	4602      	mov	r2, r0
 8008b6c:	4b28      	ldr	r3, [pc, #160]	; (8008c10 <__lshift+0xd0>)
 8008b6e:	4829      	ldr	r0, [pc, #164]	; (8008c14 <__lshift+0xd4>)
 8008b70:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008b74:	f000 fc90 	bl	8009498 <__assert_func>
 8008b78:	3101      	adds	r1, #1
 8008b7a:	005b      	lsls	r3, r3, #1
 8008b7c:	e7ee      	b.n	8008b5c <__lshift+0x1c>
 8008b7e:	2300      	movs	r3, #0
 8008b80:	f100 0114 	add.w	r1, r0, #20
 8008b84:	f100 0210 	add.w	r2, r0, #16
 8008b88:	4618      	mov	r0, r3
 8008b8a:	4553      	cmp	r3, sl
 8008b8c:	db33      	blt.n	8008bf6 <__lshift+0xb6>
 8008b8e:	6920      	ldr	r0, [r4, #16]
 8008b90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b94:	f104 0314 	add.w	r3, r4, #20
 8008b98:	f019 091f 	ands.w	r9, r9, #31
 8008b9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ba0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ba4:	d02b      	beq.n	8008bfe <__lshift+0xbe>
 8008ba6:	f1c9 0e20 	rsb	lr, r9, #32
 8008baa:	468a      	mov	sl, r1
 8008bac:	2200      	movs	r2, #0
 8008bae:	6818      	ldr	r0, [r3, #0]
 8008bb0:	fa00 f009 	lsl.w	r0, r0, r9
 8008bb4:	4302      	orrs	r2, r0
 8008bb6:	f84a 2b04 	str.w	r2, [sl], #4
 8008bba:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bbe:	459c      	cmp	ip, r3
 8008bc0:	fa22 f20e 	lsr.w	r2, r2, lr
 8008bc4:	d8f3      	bhi.n	8008bae <__lshift+0x6e>
 8008bc6:	ebac 0304 	sub.w	r3, ip, r4
 8008bca:	3b15      	subs	r3, #21
 8008bcc:	f023 0303 	bic.w	r3, r3, #3
 8008bd0:	3304      	adds	r3, #4
 8008bd2:	f104 0015 	add.w	r0, r4, #21
 8008bd6:	4584      	cmp	ip, r0
 8008bd8:	bf38      	it	cc
 8008bda:	2304      	movcc	r3, #4
 8008bdc:	50ca      	str	r2, [r1, r3]
 8008bde:	b10a      	cbz	r2, 8008be4 <__lshift+0xa4>
 8008be0:	f108 0602 	add.w	r6, r8, #2
 8008be4:	3e01      	subs	r6, #1
 8008be6:	4638      	mov	r0, r7
 8008be8:	612e      	str	r6, [r5, #16]
 8008bea:	4621      	mov	r1, r4
 8008bec:	f7ff fd8c 	bl	8008708 <_Bfree>
 8008bf0:	4628      	mov	r0, r5
 8008bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bf6:	f842 0f04 	str.w	r0, [r2, #4]!
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	e7c5      	b.n	8008b8a <__lshift+0x4a>
 8008bfe:	3904      	subs	r1, #4
 8008c00:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c04:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c08:	459c      	cmp	ip, r3
 8008c0a:	d8f9      	bhi.n	8008c00 <__lshift+0xc0>
 8008c0c:	e7ea      	b.n	8008be4 <__lshift+0xa4>
 8008c0e:	bf00      	nop
 8008c10:	0800a24c 	.word	0x0800a24c
 8008c14:	0800a2dc 	.word	0x0800a2dc

08008c18 <__mcmp>:
 8008c18:	b530      	push	{r4, r5, lr}
 8008c1a:	6902      	ldr	r2, [r0, #16]
 8008c1c:	690c      	ldr	r4, [r1, #16]
 8008c1e:	1b12      	subs	r2, r2, r4
 8008c20:	d10e      	bne.n	8008c40 <__mcmp+0x28>
 8008c22:	f100 0314 	add.w	r3, r0, #20
 8008c26:	3114      	adds	r1, #20
 8008c28:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008c2c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008c30:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008c34:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008c38:	42a5      	cmp	r5, r4
 8008c3a:	d003      	beq.n	8008c44 <__mcmp+0x2c>
 8008c3c:	d305      	bcc.n	8008c4a <__mcmp+0x32>
 8008c3e:	2201      	movs	r2, #1
 8008c40:	4610      	mov	r0, r2
 8008c42:	bd30      	pop	{r4, r5, pc}
 8008c44:	4283      	cmp	r3, r0
 8008c46:	d3f3      	bcc.n	8008c30 <__mcmp+0x18>
 8008c48:	e7fa      	b.n	8008c40 <__mcmp+0x28>
 8008c4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008c4e:	e7f7      	b.n	8008c40 <__mcmp+0x28>

08008c50 <__mdiff>:
 8008c50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c54:	460c      	mov	r4, r1
 8008c56:	4606      	mov	r6, r0
 8008c58:	4611      	mov	r1, r2
 8008c5a:	4620      	mov	r0, r4
 8008c5c:	4617      	mov	r7, r2
 8008c5e:	f7ff ffdb 	bl	8008c18 <__mcmp>
 8008c62:	1e05      	subs	r5, r0, #0
 8008c64:	d110      	bne.n	8008c88 <__mdiff+0x38>
 8008c66:	4629      	mov	r1, r5
 8008c68:	4630      	mov	r0, r6
 8008c6a:	f7ff fd0d 	bl	8008688 <_Balloc>
 8008c6e:	b930      	cbnz	r0, 8008c7e <__mdiff+0x2e>
 8008c70:	4b39      	ldr	r3, [pc, #228]	; (8008d58 <__mdiff+0x108>)
 8008c72:	4602      	mov	r2, r0
 8008c74:	f240 2132 	movw	r1, #562	; 0x232
 8008c78:	4838      	ldr	r0, [pc, #224]	; (8008d5c <__mdiff+0x10c>)
 8008c7a:	f000 fc0d 	bl	8009498 <__assert_func>
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008c84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c88:	bfa4      	itt	ge
 8008c8a:	463b      	movge	r3, r7
 8008c8c:	4627      	movge	r7, r4
 8008c8e:	4630      	mov	r0, r6
 8008c90:	6879      	ldr	r1, [r7, #4]
 8008c92:	bfa6      	itte	ge
 8008c94:	461c      	movge	r4, r3
 8008c96:	2500      	movge	r5, #0
 8008c98:	2501      	movlt	r5, #1
 8008c9a:	f7ff fcf5 	bl	8008688 <_Balloc>
 8008c9e:	b920      	cbnz	r0, 8008caa <__mdiff+0x5a>
 8008ca0:	4b2d      	ldr	r3, [pc, #180]	; (8008d58 <__mdiff+0x108>)
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008ca8:	e7e6      	b.n	8008c78 <__mdiff+0x28>
 8008caa:	693e      	ldr	r6, [r7, #16]
 8008cac:	60c5      	str	r5, [r0, #12]
 8008cae:	6925      	ldr	r5, [r4, #16]
 8008cb0:	f107 0114 	add.w	r1, r7, #20
 8008cb4:	f104 0914 	add.w	r9, r4, #20
 8008cb8:	f100 0e14 	add.w	lr, r0, #20
 8008cbc:	f107 0210 	add.w	r2, r7, #16
 8008cc0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008cc4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008cc8:	46f2      	mov	sl, lr
 8008cca:	2700      	movs	r7, #0
 8008ccc:	f859 3b04 	ldr.w	r3, [r9], #4
 8008cd0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008cd4:	fa1f f883 	uxth.w	r8, r3
 8008cd8:	fa17 f78b 	uxtah	r7, r7, fp
 8008cdc:	0c1b      	lsrs	r3, r3, #16
 8008cde:	eba7 0808 	sub.w	r8, r7, r8
 8008ce2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008ce6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008cea:	fa1f f888 	uxth.w	r8, r8
 8008cee:	141f      	asrs	r7, r3, #16
 8008cf0:	454d      	cmp	r5, r9
 8008cf2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008cf6:	f84a 3b04 	str.w	r3, [sl], #4
 8008cfa:	d8e7      	bhi.n	8008ccc <__mdiff+0x7c>
 8008cfc:	1b2b      	subs	r3, r5, r4
 8008cfe:	3b15      	subs	r3, #21
 8008d00:	f023 0303 	bic.w	r3, r3, #3
 8008d04:	3304      	adds	r3, #4
 8008d06:	3415      	adds	r4, #21
 8008d08:	42a5      	cmp	r5, r4
 8008d0a:	bf38      	it	cc
 8008d0c:	2304      	movcc	r3, #4
 8008d0e:	4419      	add	r1, r3
 8008d10:	4473      	add	r3, lr
 8008d12:	469e      	mov	lr, r3
 8008d14:	460d      	mov	r5, r1
 8008d16:	4565      	cmp	r5, ip
 8008d18:	d30e      	bcc.n	8008d38 <__mdiff+0xe8>
 8008d1a:	f10c 0203 	add.w	r2, ip, #3
 8008d1e:	1a52      	subs	r2, r2, r1
 8008d20:	f022 0203 	bic.w	r2, r2, #3
 8008d24:	3903      	subs	r1, #3
 8008d26:	458c      	cmp	ip, r1
 8008d28:	bf38      	it	cc
 8008d2a:	2200      	movcc	r2, #0
 8008d2c:	441a      	add	r2, r3
 8008d2e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008d32:	b17b      	cbz	r3, 8008d54 <__mdiff+0x104>
 8008d34:	6106      	str	r6, [r0, #16]
 8008d36:	e7a5      	b.n	8008c84 <__mdiff+0x34>
 8008d38:	f855 8b04 	ldr.w	r8, [r5], #4
 8008d3c:	fa17 f488 	uxtah	r4, r7, r8
 8008d40:	1422      	asrs	r2, r4, #16
 8008d42:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008d46:	b2a4      	uxth	r4, r4
 8008d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008d4c:	f84e 4b04 	str.w	r4, [lr], #4
 8008d50:	1417      	asrs	r7, r2, #16
 8008d52:	e7e0      	b.n	8008d16 <__mdiff+0xc6>
 8008d54:	3e01      	subs	r6, #1
 8008d56:	e7ea      	b.n	8008d2e <__mdiff+0xde>
 8008d58:	0800a24c 	.word	0x0800a24c
 8008d5c:	0800a2dc 	.word	0x0800a2dc

08008d60 <__ulp>:
 8008d60:	b082      	sub	sp, #8
 8008d62:	ed8d 0b00 	vstr	d0, [sp]
 8008d66:	9b01      	ldr	r3, [sp, #4]
 8008d68:	4912      	ldr	r1, [pc, #72]	; (8008db4 <__ulp+0x54>)
 8008d6a:	4019      	ands	r1, r3
 8008d6c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008d70:	2900      	cmp	r1, #0
 8008d72:	dd05      	ble.n	8008d80 <__ulp+0x20>
 8008d74:	2200      	movs	r2, #0
 8008d76:	460b      	mov	r3, r1
 8008d78:	ec43 2b10 	vmov	d0, r2, r3
 8008d7c:	b002      	add	sp, #8
 8008d7e:	4770      	bx	lr
 8008d80:	4249      	negs	r1, r1
 8008d82:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008d86:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008d8a:	f04f 0200 	mov.w	r2, #0
 8008d8e:	f04f 0300 	mov.w	r3, #0
 8008d92:	da04      	bge.n	8008d9e <__ulp+0x3e>
 8008d94:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008d98:	fa41 f300 	asr.w	r3, r1, r0
 8008d9c:	e7ec      	b.n	8008d78 <__ulp+0x18>
 8008d9e:	f1a0 0114 	sub.w	r1, r0, #20
 8008da2:	291e      	cmp	r1, #30
 8008da4:	bfda      	itte	le
 8008da6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008daa:	fa20 f101 	lsrle.w	r1, r0, r1
 8008dae:	2101      	movgt	r1, #1
 8008db0:	460a      	mov	r2, r1
 8008db2:	e7e1      	b.n	8008d78 <__ulp+0x18>
 8008db4:	7ff00000 	.word	0x7ff00000

08008db8 <__b2d>:
 8008db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dba:	6905      	ldr	r5, [r0, #16]
 8008dbc:	f100 0714 	add.w	r7, r0, #20
 8008dc0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008dc4:	1f2e      	subs	r6, r5, #4
 8008dc6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008dca:	4620      	mov	r0, r4
 8008dcc:	f7ff fd52 	bl	8008874 <__hi0bits>
 8008dd0:	f1c0 0320 	rsb	r3, r0, #32
 8008dd4:	280a      	cmp	r0, #10
 8008dd6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008e54 <__b2d+0x9c>
 8008dda:	600b      	str	r3, [r1, #0]
 8008ddc:	dc14      	bgt.n	8008e08 <__b2d+0x50>
 8008dde:	f1c0 0e0b 	rsb	lr, r0, #11
 8008de2:	fa24 f10e 	lsr.w	r1, r4, lr
 8008de6:	42b7      	cmp	r7, r6
 8008de8:	ea41 030c 	orr.w	r3, r1, ip
 8008dec:	bf34      	ite	cc
 8008dee:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008df2:	2100      	movcs	r1, #0
 8008df4:	3015      	adds	r0, #21
 8008df6:	fa04 f000 	lsl.w	r0, r4, r0
 8008dfa:	fa21 f10e 	lsr.w	r1, r1, lr
 8008dfe:	ea40 0201 	orr.w	r2, r0, r1
 8008e02:	ec43 2b10 	vmov	d0, r2, r3
 8008e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e08:	42b7      	cmp	r7, r6
 8008e0a:	bf3a      	itte	cc
 8008e0c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008e10:	f1a5 0608 	subcc.w	r6, r5, #8
 8008e14:	2100      	movcs	r1, #0
 8008e16:	380b      	subs	r0, #11
 8008e18:	d017      	beq.n	8008e4a <__b2d+0x92>
 8008e1a:	f1c0 0c20 	rsb	ip, r0, #32
 8008e1e:	fa04 f500 	lsl.w	r5, r4, r0
 8008e22:	42be      	cmp	r6, r7
 8008e24:	fa21 f40c 	lsr.w	r4, r1, ip
 8008e28:	ea45 0504 	orr.w	r5, r5, r4
 8008e2c:	bf8c      	ite	hi
 8008e2e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008e32:	2400      	movls	r4, #0
 8008e34:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008e38:	fa01 f000 	lsl.w	r0, r1, r0
 8008e3c:	fa24 f40c 	lsr.w	r4, r4, ip
 8008e40:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008e44:	ea40 0204 	orr.w	r2, r0, r4
 8008e48:	e7db      	b.n	8008e02 <__b2d+0x4a>
 8008e4a:	ea44 030c 	orr.w	r3, r4, ip
 8008e4e:	460a      	mov	r2, r1
 8008e50:	e7d7      	b.n	8008e02 <__b2d+0x4a>
 8008e52:	bf00      	nop
 8008e54:	3ff00000 	.word	0x3ff00000

08008e58 <__d2b>:
 8008e58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e5c:	4689      	mov	r9, r1
 8008e5e:	2101      	movs	r1, #1
 8008e60:	ec57 6b10 	vmov	r6, r7, d0
 8008e64:	4690      	mov	r8, r2
 8008e66:	f7ff fc0f 	bl	8008688 <_Balloc>
 8008e6a:	4604      	mov	r4, r0
 8008e6c:	b930      	cbnz	r0, 8008e7c <__d2b+0x24>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	4b25      	ldr	r3, [pc, #148]	; (8008f08 <__d2b+0xb0>)
 8008e72:	4826      	ldr	r0, [pc, #152]	; (8008f0c <__d2b+0xb4>)
 8008e74:	f240 310a 	movw	r1, #778	; 0x30a
 8008e78:	f000 fb0e 	bl	8009498 <__assert_func>
 8008e7c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008e80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008e84:	bb35      	cbnz	r5, 8008ed4 <__d2b+0x7c>
 8008e86:	2e00      	cmp	r6, #0
 8008e88:	9301      	str	r3, [sp, #4]
 8008e8a:	d028      	beq.n	8008ede <__d2b+0x86>
 8008e8c:	4668      	mov	r0, sp
 8008e8e:	9600      	str	r6, [sp, #0]
 8008e90:	f7ff fd10 	bl	80088b4 <__lo0bits>
 8008e94:	9900      	ldr	r1, [sp, #0]
 8008e96:	b300      	cbz	r0, 8008eda <__d2b+0x82>
 8008e98:	9a01      	ldr	r2, [sp, #4]
 8008e9a:	f1c0 0320 	rsb	r3, r0, #32
 8008e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea2:	430b      	orrs	r3, r1
 8008ea4:	40c2      	lsrs	r2, r0
 8008ea6:	6163      	str	r3, [r4, #20]
 8008ea8:	9201      	str	r2, [sp, #4]
 8008eaa:	9b01      	ldr	r3, [sp, #4]
 8008eac:	61a3      	str	r3, [r4, #24]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	bf14      	ite	ne
 8008eb2:	2202      	movne	r2, #2
 8008eb4:	2201      	moveq	r2, #1
 8008eb6:	6122      	str	r2, [r4, #16]
 8008eb8:	b1d5      	cbz	r5, 8008ef0 <__d2b+0x98>
 8008eba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008ebe:	4405      	add	r5, r0
 8008ec0:	f8c9 5000 	str.w	r5, [r9]
 8008ec4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008ec8:	f8c8 0000 	str.w	r0, [r8]
 8008ecc:	4620      	mov	r0, r4
 8008ece:	b003      	add	sp, #12
 8008ed0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ed4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ed8:	e7d5      	b.n	8008e86 <__d2b+0x2e>
 8008eda:	6161      	str	r1, [r4, #20]
 8008edc:	e7e5      	b.n	8008eaa <__d2b+0x52>
 8008ede:	a801      	add	r0, sp, #4
 8008ee0:	f7ff fce8 	bl	80088b4 <__lo0bits>
 8008ee4:	9b01      	ldr	r3, [sp, #4]
 8008ee6:	6163      	str	r3, [r4, #20]
 8008ee8:	2201      	movs	r2, #1
 8008eea:	6122      	str	r2, [r4, #16]
 8008eec:	3020      	adds	r0, #32
 8008eee:	e7e3      	b.n	8008eb8 <__d2b+0x60>
 8008ef0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ef4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008ef8:	f8c9 0000 	str.w	r0, [r9]
 8008efc:	6918      	ldr	r0, [r3, #16]
 8008efe:	f7ff fcb9 	bl	8008874 <__hi0bits>
 8008f02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f06:	e7df      	b.n	8008ec8 <__d2b+0x70>
 8008f08:	0800a24c 	.word	0x0800a24c
 8008f0c:	0800a2dc 	.word	0x0800a2dc

08008f10 <__ratio>:
 8008f10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f14:	4688      	mov	r8, r1
 8008f16:	4669      	mov	r1, sp
 8008f18:	4681      	mov	r9, r0
 8008f1a:	f7ff ff4d 	bl	8008db8 <__b2d>
 8008f1e:	a901      	add	r1, sp, #4
 8008f20:	4640      	mov	r0, r8
 8008f22:	ec55 4b10 	vmov	r4, r5, d0
 8008f26:	f7ff ff47 	bl	8008db8 <__b2d>
 8008f2a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008f2e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008f32:	eba3 0c02 	sub.w	ip, r3, r2
 8008f36:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008f3a:	1a9b      	subs	r3, r3, r2
 8008f3c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008f40:	ec51 0b10 	vmov	r0, r1, d0
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	bfd6      	itet	le
 8008f48:	460a      	movle	r2, r1
 8008f4a:	462a      	movgt	r2, r5
 8008f4c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008f50:	468b      	mov	fp, r1
 8008f52:	462f      	mov	r7, r5
 8008f54:	bfd4      	ite	le
 8008f56:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008f5a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008f5e:	4620      	mov	r0, r4
 8008f60:	ee10 2a10 	vmov	r2, s0
 8008f64:	465b      	mov	r3, fp
 8008f66:	4639      	mov	r1, r7
 8008f68:	f7f7 fc78 	bl	800085c <__aeabi_ddiv>
 8008f6c:	ec41 0b10 	vmov	d0, r0, r1
 8008f70:	b003      	add	sp, #12
 8008f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008f76 <__copybits>:
 8008f76:	3901      	subs	r1, #1
 8008f78:	b570      	push	{r4, r5, r6, lr}
 8008f7a:	1149      	asrs	r1, r1, #5
 8008f7c:	6914      	ldr	r4, [r2, #16]
 8008f7e:	3101      	adds	r1, #1
 8008f80:	f102 0314 	add.w	r3, r2, #20
 8008f84:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008f88:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008f8c:	1f05      	subs	r5, r0, #4
 8008f8e:	42a3      	cmp	r3, r4
 8008f90:	d30c      	bcc.n	8008fac <__copybits+0x36>
 8008f92:	1aa3      	subs	r3, r4, r2
 8008f94:	3b11      	subs	r3, #17
 8008f96:	f023 0303 	bic.w	r3, r3, #3
 8008f9a:	3211      	adds	r2, #17
 8008f9c:	42a2      	cmp	r2, r4
 8008f9e:	bf88      	it	hi
 8008fa0:	2300      	movhi	r3, #0
 8008fa2:	4418      	add	r0, r3
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	4288      	cmp	r0, r1
 8008fa8:	d305      	bcc.n	8008fb6 <__copybits+0x40>
 8008faa:	bd70      	pop	{r4, r5, r6, pc}
 8008fac:	f853 6b04 	ldr.w	r6, [r3], #4
 8008fb0:	f845 6f04 	str.w	r6, [r5, #4]!
 8008fb4:	e7eb      	b.n	8008f8e <__copybits+0x18>
 8008fb6:	f840 3b04 	str.w	r3, [r0], #4
 8008fba:	e7f4      	b.n	8008fa6 <__copybits+0x30>

08008fbc <__any_on>:
 8008fbc:	f100 0214 	add.w	r2, r0, #20
 8008fc0:	6900      	ldr	r0, [r0, #16]
 8008fc2:	114b      	asrs	r3, r1, #5
 8008fc4:	4298      	cmp	r0, r3
 8008fc6:	b510      	push	{r4, lr}
 8008fc8:	db11      	blt.n	8008fee <__any_on+0x32>
 8008fca:	dd0a      	ble.n	8008fe2 <__any_on+0x26>
 8008fcc:	f011 011f 	ands.w	r1, r1, #31
 8008fd0:	d007      	beq.n	8008fe2 <__any_on+0x26>
 8008fd2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008fd6:	fa24 f001 	lsr.w	r0, r4, r1
 8008fda:	fa00 f101 	lsl.w	r1, r0, r1
 8008fde:	428c      	cmp	r4, r1
 8008fe0:	d10b      	bne.n	8008ffa <__any_on+0x3e>
 8008fe2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d803      	bhi.n	8008ff2 <__any_on+0x36>
 8008fea:	2000      	movs	r0, #0
 8008fec:	bd10      	pop	{r4, pc}
 8008fee:	4603      	mov	r3, r0
 8008ff0:	e7f7      	b.n	8008fe2 <__any_on+0x26>
 8008ff2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008ff6:	2900      	cmp	r1, #0
 8008ff8:	d0f5      	beq.n	8008fe6 <__any_on+0x2a>
 8008ffa:	2001      	movs	r0, #1
 8008ffc:	e7f6      	b.n	8008fec <__any_on+0x30>

08008ffe <_calloc_r>:
 8008ffe:	b513      	push	{r0, r1, r4, lr}
 8009000:	434a      	muls	r2, r1
 8009002:	4611      	mov	r1, r2
 8009004:	9201      	str	r2, [sp, #4]
 8009006:	f000 f859 	bl	80090bc <_malloc_r>
 800900a:	4604      	mov	r4, r0
 800900c:	b118      	cbz	r0, 8009016 <_calloc_r+0x18>
 800900e:	9a01      	ldr	r2, [sp, #4]
 8009010:	2100      	movs	r1, #0
 8009012:	f7fc fb93 	bl	800573c <memset>
 8009016:	4620      	mov	r0, r4
 8009018:	b002      	add	sp, #8
 800901a:	bd10      	pop	{r4, pc}

0800901c <_free_r>:
 800901c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800901e:	2900      	cmp	r1, #0
 8009020:	d048      	beq.n	80090b4 <_free_r+0x98>
 8009022:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009026:	9001      	str	r0, [sp, #4]
 8009028:	2b00      	cmp	r3, #0
 800902a:	f1a1 0404 	sub.w	r4, r1, #4
 800902e:	bfb8      	it	lt
 8009030:	18e4      	addlt	r4, r4, r3
 8009032:	f000 fa7b 	bl	800952c <__malloc_lock>
 8009036:	4a20      	ldr	r2, [pc, #128]	; (80090b8 <_free_r+0x9c>)
 8009038:	9801      	ldr	r0, [sp, #4]
 800903a:	6813      	ldr	r3, [r2, #0]
 800903c:	4615      	mov	r5, r2
 800903e:	b933      	cbnz	r3, 800904e <_free_r+0x32>
 8009040:	6063      	str	r3, [r4, #4]
 8009042:	6014      	str	r4, [r2, #0]
 8009044:	b003      	add	sp, #12
 8009046:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800904a:	f000 ba75 	b.w	8009538 <__malloc_unlock>
 800904e:	42a3      	cmp	r3, r4
 8009050:	d90b      	bls.n	800906a <_free_r+0x4e>
 8009052:	6821      	ldr	r1, [r4, #0]
 8009054:	1862      	adds	r2, r4, r1
 8009056:	4293      	cmp	r3, r2
 8009058:	bf04      	itt	eq
 800905a:	681a      	ldreq	r2, [r3, #0]
 800905c:	685b      	ldreq	r3, [r3, #4]
 800905e:	6063      	str	r3, [r4, #4]
 8009060:	bf04      	itt	eq
 8009062:	1852      	addeq	r2, r2, r1
 8009064:	6022      	streq	r2, [r4, #0]
 8009066:	602c      	str	r4, [r5, #0]
 8009068:	e7ec      	b.n	8009044 <_free_r+0x28>
 800906a:	461a      	mov	r2, r3
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	b10b      	cbz	r3, 8009074 <_free_r+0x58>
 8009070:	42a3      	cmp	r3, r4
 8009072:	d9fa      	bls.n	800906a <_free_r+0x4e>
 8009074:	6811      	ldr	r1, [r2, #0]
 8009076:	1855      	adds	r5, r2, r1
 8009078:	42a5      	cmp	r5, r4
 800907a:	d10b      	bne.n	8009094 <_free_r+0x78>
 800907c:	6824      	ldr	r4, [r4, #0]
 800907e:	4421      	add	r1, r4
 8009080:	1854      	adds	r4, r2, r1
 8009082:	42a3      	cmp	r3, r4
 8009084:	6011      	str	r1, [r2, #0]
 8009086:	d1dd      	bne.n	8009044 <_free_r+0x28>
 8009088:	681c      	ldr	r4, [r3, #0]
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	6053      	str	r3, [r2, #4]
 800908e:	4421      	add	r1, r4
 8009090:	6011      	str	r1, [r2, #0]
 8009092:	e7d7      	b.n	8009044 <_free_r+0x28>
 8009094:	d902      	bls.n	800909c <_free_r+0x80>
 8009096:	230c      	movs	r3, #12
 8009098:	6003      	str	r3, [r0, #0]
 800909a:	e7d3      	b.n	8009044 <_free_r+0x28>
 800909c:	6825      	ldr	r5, [r4, #0]
 800909e:	1961      	adds	r1, r4, r5
 80090a0:	428b      	cmp	r3, r1
 80090a2:	bf04      	itt	eq
 80090a4:	6819      	ldreq	r1, [r3, #0]
 80090a6:	685b      	ldreq	r3, [r3, #4]
 80090a8:	6063      	str	r3, [r4, #4]
 80090aa:	bf04      	itt	eq
 80090ac:	1949      	addeq	r1, r1, r5
 80090ae:	6021      	streq	r1, [r4, #0]
 80090b0:	6054      	str	r4, [r2, #4]
 80090b2:	e7c7      	b.n	8009044 <_free_r+0x28>
 80090b4:	b003      	add	sp, #12
 80090b6:	bd30      	pop	{r4, r5, pc}
 80090b8:	20000300 	.word	0x20000300

080090bc <_malloc_r>:
 80090bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090be:	1ccd      	adds	r5, r1, #3
 80090c0:	f025 0503 	bic.w	r5, r5, #3
 80090c4:	3508      	adds	r5, #8
 80090c6:	2d0c      	cmp	r5, #12
 80090c8:	bf38      	it	cc
 80090ca:	250c      	movcc	r5, #12
 80090cc:	2d00      	cmp	r5, #0
 80090ce:	4606      	mov	r6, r0
 80090d0:	db01      	blt.n	80090d6 <_malloc_r+0x1a>
 80090d2:	42a9      	cmp	r1, r5
 80090d4:	d903      	bls.n	80090de <_malloc_r+0x22>
 80090d6:	230c      	movs	r3, #12
 80090d8:	6033      	str	r3, [r6, #0]
 80090da:	2000      	movs	r0, #0
 80090dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090de:	f000 fa25 	bl	800952c <__malloc_lock>
 80090e2:	4921      	ldr	r1, [pc, #132]	; (8009168 <_malloc_r+0xac>)
 80090e4:	680a      	ldr	r2, [r1, #0]
 80090e6:	4614      	mov	r4, r2
 80090e8:	b99c      	cbnz	r4, 8009112 <_malloc_r+0x56>
 80090ea:	4f20      	ldr	r7, [pc, #128]	; (800916c <_malloc_r+0xb0>)
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	b923      	cbnz	r3, 80090fa <_malloc_r+0x3e>
 80090f0:	4621      	mov	r1, r4
 80090f2:	4630      	mov	r0, r6
 80090f4:	f000 f9a0 	bl	8009438 <_sbrk_r>
 80090f8:	6038      	str	r0, [r7, #0]
 80090fa:	4629      	mov	r1, r5
 80090fc:	4630      	mov	r0, r6
 80090fe:	f000 f99b 	bl	8009438 <_sbrk_r>
 8009102:	1c43      	adds	r3, r0, #1
 8009104:	d123      	bne.n	800914e <_malloc_r+0x92>
 8009106:	230c      	movs	r3, #12
 8009108:	6033      	str	r3, [r6, #0]
 800910a:	4630      	mov	r0, r6
 800910c:	f000 fa14 	bl	8009538 <__malloc_unlock>
 8009110:	e7e3      	b.n	80090da <_malloc_r+0x1e>
 8009112:	6823      	ldr	r3, [r4, #0]
 8009114:	1b5b      	subs	r3, r3, r5
 8009116:	d417      	bmi.n	8009148 <_malloc_r+0x8c>
 8009118:	2b0b      	cmp	r3, #11
 800911a:	d903      	bls.n	8009124 <_malloc_r+0x68>
 800911c:	6023      	str	r3, [r4, #0]
 800911e:	441c      	add	r4, r3
 8009120:	6025      	str	r5, [r4, #0]
 8009122:	e004      	b.n	800912e <_malloc_r+0x72>
 8009124:	6863      	ldr	r3, [r4, #4]
 8009126:	42a2      	cmp	r2, r4
 8009128:	bf0c      	ite	eq
 800912a:	600b      	streq	r3, [r1, #0]
 800912c:	6053      	strne	r3, [r2, #4]
 800912e:	4630      	mov	r0, r6
 8009130:	f000 fa02 	bl	8009538 <__malloc_unlock>
 8009134:	f104 000b 	add.w	r0, r4, #11
 8009138:	1d23      	adds	r3, r4, #4
 800913a:	f020 0007 	bic.w	r0, r0, #7
 800913e:	1ac2      	subs	r2, r0, r3
 8009140:	d0cc      	beq.n	80090dc <_malloc_r+0x20>
 8009142:	1a1b      	subs	r3, r3, r0
 8009144:	50a3      	str	r3, [r4, r2]
 8009146:	e7c9      	b.n	80090dc <_malloc_r+0x20>
 8009148:	4622      	mov	r2, r4
 800914a:	6864      	ldr	r4, [r4, #4]
 800914c:	e7cc      	b.n	80090e8 <_malloc_r+0x2c>
 800914e:	1cc4      	adds	r4, r0, #3
 8009150:	f024 0403 	bic.w	r4, r4, #3
 8009154:	42a0      	cmp	r0, r4
 8009156:	d0e3      	beq.n	8009120 <_malloc_r+0x64>
 8009158:	1a21      	subs	r1, r4, r0
 800915a:	4630      	mov	r0, r6
 800915c:	f000 f96c 	bl	8009438 <_sbrk_r>
 8009160:	3001      	adds	r0, #1
 8009162:	d1dd      	bne.n	8009120 <_malloc_r+0x64>
 8009164:	e7cf      	b.n	8009106 <_malloc_r+0x4a>
 8009166:	bf00      	nop
 8009168:	20000300 	.word	0x20000300
 800916c:	20000304 	.word	0x20000304

08009170 <__ssputs_r>:
 8009170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009174:	688e      	ldr	r6, [r1, #8]
 8009176:	429e      	cmp	r6, r3
 8009178:	4682      	mov	sl, r0
 800917a:	460c      	mov	r4, r1
 800917c:	4690      	mov	r8, r2
 800917e:	461f      	mov	r7, r3
 8009180:	d838      	bhi.n	80091f4 <__ssputs_r+0x84>
 8009182:	898a      	ldrh	r2, [r1, #12]
 8009184:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009188:	d032      	beq.n	80091f0 <__ssputs_r+0x80>
 800918a:	6825      	ldr	r5, [r4, #0]
 800918c:	6909      	ldr	r1, [r1, #16]
 800918e:	eba5 0901 	sub.w	r9, r5, r1
 8009192:	6965      	ldr	r5, [r4, #20]
 8009194:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009198:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800919c:	3301      	adds	r3, #1
 800919e:	444b      	add	r3, r9
 80091a0:	106d      	asrs	r5, r5, #1
 80091a2:	429d      	cmp	r5, r3
 80091a4:	bf38      	it	cc
 80091a6:	461d      	movcc	r5, r3
 80091a8:	0553      	lsls	r3, r2, #21
 80091aa:	d531      	bpl.n	8009210 <__ssputs_r+0xa0>
 80091ac:	4629      	mov	r1, r5
 80091ae:	f7ff ff85 	bl	80090bc <_malloc_r>
 80091b2:	4606      	mov	r6, r0
 80091b4:	b950      	cbnz	r0, 80091cc <__ssputs_r+0x5c>
 80091b6:	230c      	movs	r3, #12
 80091b8:	f8ca 3000 	str.w	r3, [sl]
 80091bc:	89a3      	ldrh	r3, [r4, #12]
 80091be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091c2:	81a3      	strh	r3, [r4, #12]
 80091c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80091c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091cc:	6921      	ldr	r1, [r4, #16]
 80091ce:	464a      	mov	r2, r9
 80091d0:	f7ff fa4c 	bl	800866c <memcpy>
 80091d4:	89a3      	ldrh	r3, [r4, #12]
 80091d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80091da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091de:	81a3      	strh	r3, [r4, #12]
 80091e0:	6126      	str	r6, [r4, #16]
 80091e2:	6165      	str	r5, [r4, #20]
 80091e4:	444e      	add	r6, r9
 80091e6:	eba5 0509 	sub.w	r5, r5, r9
 80091ea:	6026      	str	r6, [r4, #0]
 80091ec:	60a5      	str	r5, [r4, #8]
 80091ee:	463e      	mov	r6, r7
 80091f0:	42be      	cmp	r6, r7
 80091f2:	d900      	bls.n	80091f6 <__ssputs_r+0x86>
 80091f4:	463e      	mov	r6, r7
 80091f6:	4632      	mov	r2, r6
 80091f8:	6820      	ldr	r0, [r4, #0]
 80091fa:	4641      	mov	r1, r8
 80091fc:	f000 f97c 	bl	80094f8 <memmove>
 8009200:	68a3      	ldr	r3, [r4, #8]
 8009202:	6822      	ldr	r2, [r4, #0]
 8009204:	1b9b      	subs	r3, r3, r6
 8009206:	4432      	add	r2, r6
 8009208:	60a3      	str	r3, [r4, #8]
 800920a:	6022      	str	r2, [r4, #0]
 800920c:	2000      	movs	r0, #0
 800920e:	e7db      	b.n	80091c8 <__ssputs_r+0x58>
 8009210:	462a      	mov	r2, r5
 8009212:	f000 f997 	bl	8009544 <_realloc_r>
 8009216:	4606      	mov	r6, r0
 8009218:	2800      	cmp	r0, #0
 800921a:	d1e1      	bne.n	80091e0 <__ssputs_r+0x70>
 800921c:	6921      	ldr	r1, [r4, #16]
 800921e:	4650      	mov	r0, sl
 8009220:	f7ff fefc 	bl	800901c <_free_r>
 8009224:	e7c7      	b.n	80091b6 <__ssputs_r+0x46>
	...

08009228 <_svfiprintf_r>:
 8009228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800922c:	4698      	mov	r8, r3
 800922e:	898b      	ldrh	r3, [r1, #12]
 8009230:	061b      	lsls	r3, r3, #24
 8009232:	b09d      	sub	sp, #116	; 0x74
 8009234:	4607      	mov	r7, r0
 8009236:	460d      	mov	r5, r1
 8009238:	4614      	mov	r4, r2
 800923a:	d50e      	bpl.n	800925a <_svfiprintf_r+0x32>
 800923c:	690b      	ldr	r3, [r1, #16]
 800923e:	b963      	cbnz	r3, 800925a <_svfiprintf_r+0x32>
 8009240:	2140      	movs	r1, #64	; 0x40
 8009242:	f7ff ff3b 	bl	80090bc <_malloc_r>
 8009246:	6028      	str	r0, [r5, #0]
 8009248:	6128      	str	r0, [r5, #16]
 800924a:	b920      	cbnz	r0, 8009256 <_svfiprintf_r+0x2e>
 800924c:	230c      	movs	r3, #12
 800924e:	603b      	str	r3, [r7, #0]
 8009250:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009254:	e0d1      	b.n	80093fa <_svfiprintf_r+0x1d2>
 8009256:	2340      	movs	r3, #64	; 0x40
 8009258:	616b      	str	r3, [r5, #20]
 800925a:	2300      	movs	r3, #0
 800925c:	9309      	str	r3, [sp, #36]	; 0x24
 800925e:	2320      	movs	r3, #32
 8009260:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009264:	f8cd 800c 	str.w	r8, [sp, #12]
 8009268:	2330      	movs	r3, #48	; 0x30
 800926a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009414 <_svfiprintf_r+0x1ec>
 800926e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009272:	f04f 0901 	mov.w	r9, #1
 8009276:	4623      	mov	r3, r4
 8009278:	469a      	mov	sl, r3
 800927a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800927e:	b10a      	cbz	r2, 8009284 <_svfiprintf_r+0x5c>
 8009280:	2a25      	cmp	r2, #37	; 0x25
 8009282:	d1f9      	bne.n	8009278 <_svfiprintf_r+0x50>
 8009284:	ebba 0b04 	subs.w	fp, sl, r4
 8009288:	d00b      	beq.n	80092a2 <_svfiprintf_r+0x7a>
 800928a:	465b      	mov	r3, fp
 800928c:	4622      	mov	r2, r4
 800928e:	4629      	mov	r1, r5
 8009290:	4638      	mov	r0, r7
 8009292:	f7ff ff6d 	bl	8009170 <__ssputs_r>
 8009296:	3001      	adds	r0, #1
 8009298:	f000 80aa 	beq.w	80093f0 <_svfiprintf_r+0x1c8>
 800929c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800929e:	445a      	add	r2, fp
 80092a0:	9209      	str	r2, [sp, #36]	; 0x24
 80092a2:	f89a 3000 	ldrb.w	r3, [sl]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	f000 80a2 	beq.w	80093f0 <_svfiprintf_r+0x1c8>
 80092ac:	2300      	movs	r3, #0
 80092ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80092b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092b6:	f10a 0a01 	add.w	sl, sl, #1
 80092ba:	9304      	str	r3, [sp, #16]
 80092bc:	9307      	str	r3, [sp, #28]
 80092be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80092c2:	931a      	str	r3, [sp, #104]	; 0x68
 80092c4:	4654      	mov	r4, sl
 80092c6:	2205      	movs	r2, #5
 80092c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092cc:	4851      	ldr	r0, [pc, #324]	; (8009414 <_svfiprintf_r+0x1ec>)
 80092ce:	f7f6 ff8f 	bl	80001f0 <memchr>
 80092d2:	9a04      	ldr	r2, [sp, #16]
 80092d4:	b9d8      	cbnz	r0, 800930e <_svfiprintf_r+0xe6>
 80092d6:	06d0      	lsls	r0, r2, #27
 80092d8:	bf44      	itt	mi
 80092da:	2320      	movmi	r3, #32
 80092dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092e0:	0711      	lsls	r1, r2, #28
 80092e2:	bf44      	itt	mi
 80092e4:	232b      	movmi	r3, #43	; 0x2b
 80092e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092ea:	f89a 3000 	ldrb.w	r3, [sl]
 80092ee:	2b2a      	cmp	r3, #42	; 0x2a
 80092f0:	d015      	beq.n	800931e <_svfiprintf_r+0xf6>
 80092f2:	9a07      	ldr	r2, [sp, #28]
 80092f4:	4654      	mov	r4, sl
 80092f6:	2000      	movs	r0, #0
 80092f8:	f04f 0c0a 	mov.w	ip, #10
 80092fc:	4621      	mov	r1, r4
 80092fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009302:	3b30      	subs	r3, #48	; 0x30
 8009304:	2b09      	cmp	r3, #9
 8009306:	d94e      	bls.n	80093a6 <_svfiprintf_r+0x17e>
 8009308:	b1b0      	cbz	r0, 8009338 <_svfiprintf_r+0x110>
 800930a:	9207      	str	r2, [sp, #28]
 800930c:	e014      	b.n	8009338 <_svfiprintf_r+0x110>
 800930e:	eba0 0308 	sub.w	r3, r0, r8
 8009312:	fa09 f303 	lsl.w	r3, r9, r3
 8009316:	4313      	orrs	r3, r2
 8009318:	9304      	str	r3, [sp, #16]
 800931a:	46a2      	mov	sl, r4
 800931c:	e7d2      	b.n	80092c4 <_svfiprintf_r+0x9c>
 800931e:	9b03      	ldr	r3, [sp, #12]
 8009320:	1d19      	adds	r1, r3, #4
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	9103      	str	r1, [sp, #12]
 8009326:	2b00      	cmp	r3, #0
 8009328:	bfbb      	ittet	lt
 800932a:	425b      	neglt	r3, r3
 800932c:	f042 0202 	orrlt.w	r2, r2, #2
 8009330:	9307      	strge	r3, [sp, #28]
 8009332:	9307      	strlt	r3, [sp, #28]
 8009334:	bfb8      	it	lt
 8009336:	9204      	strlt	r2, [sp, #16]
 8009338:	7823      	ldrb	r3, [r4, #0]
 800933a:	2b2e      	cmp	r3, #46	; 0x2e
 800933c:	d10c      	bne.n	8009358 <_svfiprintf_r+0x130>
 800933e:	7863      	ldrb	r3, [r4, #1]
 8009340:	2b2a      	cmp	r3, #42	; 0x2a
 8009342:	d135      	bne.n	80093b0 <_svfiprintf_r+0x188>
 8009344:	9b03      	ldr	r3, [sp, #12]
 8009346:	1d1a      	adds	r2, r3, #4
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	9203      	str	r2, [sp, #12]
 800934c:	2b00      	cmp	r3, #0
 800934e:	bfb8      	it	lt
 8009350:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009354:	3402      	adds	r4, #2
 8009356:	9305      	str	r3, [sp, #20]
 8009358:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009424 <_svfiprintf_r+0x1fc>
 800935c:	7821      	ldrb	r1, [r4, #0]
 800935e:	2203      	movs	r2, #3
 8009360:	4650      	mov	r0, sl
 8009362:	f7f6 ff45 	bl	80001f0 <memchr>
 8009366:	b140      	cbz	r0, 800937a <_svfiprintf_r+0x152>
 8009368:	2340      	movs	r3, #64	; 0x40
 800936a:	eba0 000a 	sub.w	r0, r0, sl
 800936e:	fa03 f000 	lsl.w	r0, r3, r0
 8009372:	9b04      	ldr	r3, [sp, #16]
 8009374:	4303      	orrs	r3, r0
 8009376:	3401      	adds	r4, #1
 8009378:	9304      	str	r3, [sp, #16]
 800937a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800937e:	4826      	ldr	r0, [pc, #152]	; (8009418 <_svfiprintf_r+0x1f0>)
 8009380:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009384:	2206      	movs	r2, #6
 8009386:	f7f6 ff33 	bl	80001f0 <memchr>
 800938a:	2800      	cmp	r0, #0
 800938c:	d038      	beq.n	8009400 <_svfiprintf_r+0x1d8>
 800938e:	4b23      	ldr	r3, [pc, #140]	; (800941c <_svfiprintf_r+0x1f4>)
 8009390:	bb1b      	cbnz	r3, 80093da <_svfiprintf_r+0x1b2>
 8009392:	9b03      	ldr	r3, [sp, #12]
 8009394:	3307      	adds	r3, #7
 8009396:	f023 0307 	bic.w	r3, r3, #7
 800939a:	3308      	adds	r3, #8
 800939c:	9303      	str	r3, [sp, #12]
 800939e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093a0:	4433      	add	r3, r6
 80093a2:	9309      	str	r3, [sp, #36]	; 0x24
 80093a4:	e767      	b.n	8009276 <_svfiprintf_r+0x4e>
 80093a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80093aa:	460c      	mov	r4, r1
 80093ac:	2001      	movs	r0, #1
 80093ae:	e7a5      	b.n	80092fc <_svfiprintf_r+0xd4>
 80093b0:	2300      	movs	r3, #0
 80093b2:	3401      	adds	r4, #1
 80093b4:	9305      	str	r3, [sp, #20]
 80093b6:	4619      	mov	r1, r3
 80093b8:	f04f 0c0a 	mov.w	ip, #10
 80093bc:	4620      	mov	r0, r4
 80093be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093c2:	3a30      	subs	r2, #48	; 0x30
 80093c4:	2a09      	cmp	r2, #9
 80093c6:	d903      	bls.n	80093d0 <_svfiprintf_r+0x1a8>
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d0c5      	beq.n	8009358 <_svfiprintf_r+0x130>
 80093cc:	9105      	str	r1, [sp, #20]
 80093ce:	e7c3      	b.n	8009358 <_svfiprintf_r+0x130>
 80093d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80093d4:	4604      	mov	r4, r0
 80093d6:	2301      	movs	r3, #1
 80093d8:	e7f0      	b.n	80093bc <_svfiprintf_r+0x194>
 80093da:	ab03      	add	r3, sp, #12
 80093dc:	9300      	str	r3, [sp, #0]
 80093de:	462a      	mov	r2, r5
 80093e0:	4b0f      	ldr	r3, [pc, #60]	; (8009420 <_svfiprintf_r+0x1f8>)
 80093e2:	a904      	add	r1, sp, #16
 80093e4:	4638      	mov	r0, r7
 80093e6:	f7fc fa51 	bl	800588c <_printf_float>
 80093ea:	1c42      	adds	r2, r0, #1
 80093ec:	4606      	mov	r6, r0
 80093ee:	d1d6      	bne.n	800939e <_svfiprintf_r+0x176>
 80093f0:	89ab      	ldrh	r3, [r5, #12]
 80093f2:	065b      	lsls	r3, r3, #25
 80093f4:	f53f af2c 	bmi.w	8009250 <_svfiprintf_r+0x28>
 80093f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80093fa:	b01d      	add	sp, #116	; 0x74
 80093fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009400:	ab03      	add	r3, sp, #12
 8009402:	9300      	str	r3, [sp, #0]
 8009404:	462a      	mov	r2, r5
 8009406:	4b06      	ldr	r3, [pc, #24]	; (8009420 <_svfiprintf_r+0x1f8>)
 8009408:	a904      	add	r1, sp, #16
 800940a:	4638      	mov	r0, r7
 800940c:	f7fc fce2 	bl	8005dd4 <_printf_i>
 8009410:	e7eb      	b.n	80093ea <_svfiprintf_r+0x1c2>
 8009412:	bf00      	nop
 8009414:	0800a43c 	.word	0x0800a43c
 8009418:	0800a446 	.word	0x0800a446
 800941c:	0800588d 	.word	0x0800588d
 8009420:	08009171 	.word	0x08009171
 8009424:	0800a442 	.word	0x0800a442

08009428 <nan>:
 8009428:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009430 <nan+0x8>
 800942c:	4770      	bx	lr
 800942e:	bf00      	nop
 8009430:	00000000 	.word	0x00000000
 8009434:	7ff80000 	.word	0x7ff80000

08009438 <_sbrk_r>:
 8009438:	b538      	push	{r3, r4, r5, lr}
 800943a:	4d06      	ldr	r5, [pc, #24]	; (8009454 <_sbrk_r+0x1c>)
 800943c:	2300      	movs	r3, #0
 800943e:	4604      	mov	r4, r0
 8009440:	4608      	mov	r0, r1
 8009442:	602b      	str	r3, [r5, #0]
 8009444:	f7f8 ffc2 	bl	80023cc <_sbrk>
 8009448:	1c43      	adds	r3, r0, #1
 800944a:	d102      	bne.n	8009452 <_sbrk_r+0x1a>
 800944c:	682b      	ldr	r3, [r5, #0]
 800944e:	b103      	cbz	r3, 8009452 <_sbrk_r+0x1a>
 8009450:	6023      	str	r3, [r4, #0]
 8009452:	bd38      	pop	{r3, r4, r5, pc}
 8009454:	200004e0 	.word	0x200004e0

08009458 <strncmp>:
 8009458:	b510      	push	{r4, lr}
 800945a:	b16a      	cbz	r2, 8009478 <strncmp+0x20>
 800945c:	3901      	subs	r1, #1
 800945e:	1884      	adds	r4, r0, r2
 8009460:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009464:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009468:	4293      	cmp	r3, r2
 800946a:	d103      	bne.n	8009474 <strncmp+0x1c>
 800946c:	42a0      	cmp	r0, r4
 800946e:	d001      	beq.n	8009474 <strncmp+0x1c>
 8009470:	2b00      	cmp	r3, #0
 8009472:	d1f5      	bne.n	8009460 <strncmp+0x8>
 8009474:	1a98      	subs	r0, r3, r2
 8009476:	bd10      	pop	{r4, pc}
 8009478:	4610      	mov	r0, r2
 800947a:	e7fc      	b.n	8009476 <strncmp+0x1e>

0800947c <__ascii_wctomb>:
 800947c:	b149      	cbz	r1, 8009492 <__ascii_wctomb+0x16>
 800947e:	2aff      	cmp	r2, #255	; 0xff
 8009480:	bf85      	ittet	hi
 8009482:	238a      	movhi	r3, #138	; 0x8a
 8009484:	6003      	strhi	r3, [r0, #0]
 8009486:	700a      	strbls	r2, [r1, #0]
 8009488:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800948c:	bf98      	it	ls
 800948e:	2001      	movls	r0, #1
 8009490:	4770      	bx	lr
 8009492:	4608      	mov	r0, r1
 8009494:	4770      	bx	lr
	...

08009498 <__assert_func>:
 8009498:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800949a:	4614      	mov	r4, r2
 800949c:	461a      	mov	r2, r3
 800949e:	4b09      	ldr	r3, [pc, #36]	; (80094c4 <__assert_func+0x2c>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4605      	mov	r5, r0
 80094a4:	68d8      	ldr	r0, [r3, #12]
 80094a6:	b14c      	cbz	r4, 80094bc <__assert_func+0x24>
 80094a8:	4b07      	ldr	r3, [pc, #28]	; (80094c8 <__assert_func+0x30>)
 80094aa:	9100      	str	r1, [sp, #0]
 80094ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80094b0:	4906      	ldr	r1, [pc, #24]	; (80094cc <__assert_func+0x34>)
 80094b2:	462b      	mov	r3, r5
 80094b4:	f000 f80e 	bl	80094d4 <fiprintf>
 80094b8:	f000 fa84 	bl	80099c4 <abort>
 80094bc:	4b04      	ldr	r3, [pc, #16]	; (80094d0 <__assert_func+0x38>)
 80094be:	461c      	mov	r4, r3
 80094c0:	e7f3      	b.n	80094aa <__assert_func+0x12>
 80094c2:	bf00      	nop
 80094c4:	20000108 	.word	0x20000108
 80094c8:	0800a44d 	.word	0x0800a44d
 80094cc:	0800a45a 	.word	0x0800a45a
 80094d0:	0800a488 	.word	0x0800a488

080094d4 <fiprintf>:
 80094d4:	b40e      	push	{r1, r2, r3}
 80094d6:	b503      	push	{r0, r1, lr}
 80094d8:	4601      	mov	r1, r0
 80094da:	ab03      	add	r3, sp, #12
 80094dc:	4805      	ldr	r0, [pc, #20]	; (80094f4 <fiprintf+0x20>)
 80094de:	f853 2b04 	ldr.w	r2, [r3], #4
 80094e2:	6800      	ldr	r0, [r0, #0]
 80094e4:	9301      	str	r3, [sp, #4]
 80094e6:	f000 f87d 	bl	80095e4 <_vfiprintf_r>
 80094ea:	b002      	add	sp, #8
 80094ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80094f0:	b003      	add	sp, #12
 80094f2:	4770      	bx	lr
 80094f4:	20000108 	.word	0x20000108

080094f8 <memmove>:
 80094f8:	4288      	cmp	r0, r1
 80094fa:	b510      	push	{r4, lr}
 80094fc:	eb01 0402 	add.w	r4, r1, r2
 8009500:	d902      	bls.n	8009508 <memmove+0x10>
 8009502:	4284      	cmp	r4, r0
 8009504:	4623      	mov	r3, r4
 8009506:	d807      	bhi.n	8009518 <memmove+0x20>
 8009508:	1e43      	subs	r3, r0, #1
 800950a:	42a1      	cmp	r1, r4
 800950c:	d008      	beq.n	8009520 <memmove+0x28>
 800950e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009512:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009516:	e7f8      	b.n	800950a <memmove+0x12>
 8009518:	4402      	add	r2, r0
 800951a:	4601      	mov	r1, r0
 800951c:	428a      	cmp	r2, r1
 800951e:	d100      	bne.n	8009522 <memmove+0x2a>
 8009520:	bd10      	pop	{r4, pc}
 8009522:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009526:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800952a:	e7f7      	b.n	800951c <memmove+0x24>

0800952c <__malloc_lock>:
 800952c:	4801      	ldr	r0, [pc, #4]	; (8009534 <__malloc_lock+0x8>)
 800952e:	f000 bc09 	b.w	8009d44 <__retarget_lock_acquire_recursive>
 8009532:	bf00      	nop
 8009534:	200004e8 	.word	0x200004e8

08009538 <__malloc_unlock>:
 8009538:	4801      	ldr	r0, [pc, #4]	; (8009540 <__malloc_unlock+0x8>)
 800953a:	f000 bc04 	b.w	8009d46 <__retarget_lock_release_recursive>
 800953e:	bf00      	nop
 8009540:	200004e8 	.word	0x200004e8

08009544 <_realloc_r>:
 8009544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009546:	4607      	mov	r7, r0
 8009548:	4614      	mov	r4, r2
 800954a:	460e      	mov	r6, r1
 800954c:	b921      	cbnz	r1, 8009558 <_realloc_r+0x14>
 800954e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009552:	4611      	mov	r1, r2
 8009554:	f7ff bdb2 	b.w	80090bc <_malloc_r>
 8009558:	b922      	cbnz	r2, 8009564 <_realloc_r+0x20>
 800955a:	f7ff fd5f 	bl	800901c <_free_r>
 800955e:	4625      	mov	r5, r4
 8009560:	4628      	mov	r0, r5
 8009562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009564:	f000 fc54 	bl	8009e10 <_malloc_usable_size_r>
 8009568:	42a0      	cmp	r0, r4
 800956a:	d20f      	bcs.n	800958c <_realloc_r+0x48>
 800956c:	4621      	mov	r1, r4
 800956e:	4638      	mov	r0, r7
 8009570:	f7ff fda4 	bl	80090bc <_malloc_r>
 8009574:	4605      	mov	r5, r0
 8009576:	2800      	cmp	r0, #0
 8009578:	d0f2      	beq.n	8009560 <_realloc_r+0x1c>
 800957a:	4631      	mov	r1, r6
 800957c:	4622      	mov	r2, r4
 800957e:	f7ff f875 	bl	800866c <memcpy>
 8009582:	4631      	mov	r1, r6
 8009584:	4638      	mov	r0, r7
 8009586:	f7ff fd49 	bl	800901c <_free_r>
 800958a:	e7e9      	b.n	8009560 <_realloc_r+0x1c>
 800958c:	4635      	mov	r5, r6
 800958e:	e7e7      	b.n	8009560 <_realloc_r+0x1c>

08009590 <__sfputc_r>:
 8009590:	6893      	ldr	r3, [r2, #8]
 8009592:	3b01      	subs	r3, #1
 8009594:	2b00      	cmp	r3, #0
 8009596:	b410      	push	{r4}
 8009598:	6093      	str	r3, [r2, #8]
 800959a:	da08      	bge.n	80095ae <__sfputc_r+0x1e>
 800959c:	6994      	ldr	r4, [r2, #24]
 800959e:	42a3      	cmp	r3, r4
 80095a0:	db01      	blt.n	80095a6 <__sfputc_r+0x16>
 80095a2:	290a      	cmp	r1, #10
 80095a4:	d103      	bne.n	80095ae <__sfputc_r+0x1e>
 80095a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095aa:	f000 b94b 	b.w	8009844 <__swbuf_r>
 80095ae:	6813      	ldr	r3, [r2, #0]
 80095b0:	1c58      	adds	r0, r3, #1
 80095b2:	6010      	str	r0, [r2, #0]
 80095b4:	7019      	strb	r1, [r3, #0]
 80095b6:	4608      	mov	r0, r1
 80095b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095bc:	4770      	bx	lr

080095be <__sfputs_r>:
 80095be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095c0:	4606      	mov	r6, r0
 80095c2:	460f      	mov	r7, r1
 80095c4:	4614      	mov	r4, r2
 80095c6:	18d5      	adds	r5, r2, r3
 80095c8:	42ac      	cmp	r4, r5
 80095ca:	d101      	bne.n	80095d0 <__sfputs_r+0x12>
 80095cc:	2000      	movs	r0, #0
 80095ce:	e007      	b.n	80095e0 <__sfputs_r+0x22>
 80095d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095d4:	463a      	mov	r2, r7
 80095d6:	4630      	mov	r0, r6
 80095d8:	f7ff ffda 	bl	8009590 <__sfputc_r>
 80095dc:	1c43      	adds	r3, r0, #1
 80095de:	d1f3      	bne.n	80095c8 <__sfputs_r+0xa>
 80095e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080095e4 <_vfiprintf_r>:
 80095e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095e8:	460d      	mov	r5, r1
 80095ea:	b09d      	sub	sp, #116	; 0x74
 80095ec:	4614      	mov	r4, r2
 80095ee:	4698      	mov	r8, r3
 80095f0:	4606      	mov	r6, r0
 80095f2:	b118      	cbz	r0, 80095fc <_vfiprintf_r+0x18>
 80095f4:	6983      	ldr	r3, [r0, #24]
 80095f6:	b90b      	cbnz	r3, 80095fc <_vfiprintf_r+0x18>
 80095f8:	f000 fb06 	bl	8009c08 <__sinit>
 80095fc:	4b89      	ldr	r3, [pc, #548]	; (8009824 <_vfiprintf_r+0x240>)
 80095fe:	429d      	cmp	r5, r3
 8009600:	d11b      	bne.n	800963a <_vfiprintf_r+0x56>
 8009602:	6875      	ldr	r5, [r6, #4]
 8009604:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009606:	07d9      	lsls	r1, r3, #31
 8009608:	d405      	bmi.n	8009616 <_vfiprintf_r+0x32>
 800960a:	89ab      	ldrh	r3, [r5, #12]
 800960c:	059a      	lsls	r2, r3, #22
 800960e:	d402      	bmi.n	8009616 <_vfiprintf_r+0x32>
 8009610:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009612:	f000 fb97 	bl	8009d44 <__retarget_lock_acquire_recursive>
 8009616:	89ab      	ldrh	r3, [r5, #12]
 8009618:	071b      	lsls	r3, r3, #28
 800961a:	d501      	bpl.n	8009620 <_vfiprintf_r+0x3c>
 800961c:	692b      	ldr	r3, [r5, #16]
 800961e:	b9eb      	cbnz	r3, 800965c <_vfiprintf_r+0x78>
 8009620:	4629      	mov	r1, r5
 8009622:	4630      	mov	r0, r6
 8009624:	f000 f960 	bl	80098e8 <__swsetup_r>
 8009628:	b1c0      	cbz	r0, 800965c <_vfiprintf_r+0x78>
 800962a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800962c:	07dc      	lsls	r4, r3, #31
 800962e:	d50e      	bpl.n	800964e <_vfiprintf_r+0x6a>
 8009630:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009634:	b01d      	add	sp, #116	; 0x74
 8009636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800963a:	4b7b      	ldr	r3, [pc, #492]	; (8009828 <_vfiprintf_r+0x244>)
 800963c:	429d      	cmp	r5, r3
 800963e:	d101      	bne.n	8009644 <_vfiprintf_r+0x60>
 8009640:	68b5      	ldr	r5, [r6, #8]
 8009642:	e7df      	b.n	8009604 <_vfiprintf_r+0x20>
 8009644:	4b79      	ldr	r3, [pc, #484]	; (800982c <_vfiprintf_r+0x248>)
 8009646:	429d      	cmp	r5, r3
 8009648:	bf08      	it	eq
 800964a:	68f5      	ldreq	r5, [r6, #12]
 800964c:	e7da      	b.n	8009604 <_vfiprintf_r+0x20>
 800964e:	89ab      	ldrh	r3, [r5, #12]
 8009650:	0598      	lsls	r0, r3, #22
 8009652:	d4ed      	bmi.n	8009630 <_vfiprintf_r+0x4c>
 8009654:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009656:	f000 fb76 	bl	8009d46 <__retarget_lock_release_recursive>
 800965a:	e7e9      	b.n	8009630 <_vfiprintf_r+0x4c>
 800965c:	2300      	movs	r3, #0
 800965e:	9309      	str	r3, [sp, #36]	; 0x24
 8009660:	2320      	movs	r3, #32
 8009662:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009666:	f8cd 800c 	str.w	r8, [sp, #12]
 800966a:	2330      	movs	r3, #48	; 0x30
 800966c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009830 <_vfiprintf_r+0x24c>
 8009670:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009674:	f04f 0901 	mov.w	r9, #1
 8009678:	4623      	mov	r3, r4
 800967a:	469a      	mov	sl, r3
 800967c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009680:	b10a      	cbz	r2, 8009686 <_vfiprintf_r+0xa2>
 8009682:	2a25      	cmp	r2, #37	; 0x25
 8009684:	d1f9      	bne.n	800967a <_vfiprintf_r+0x96>
 8009686:	ebba 0b04 	subs.w	fp, sl, r4
 800968a:	d00b      	beq.n	80096a4 <_vfiprintf_r+0xc0>
 800968c:	465b      	mov	r3, fp
 800968e:	4622      	mov	r2, r4
 8009690:	4629      	mov	r1, r5
 8009692:	4630      	mov	r0, r6
 8009694:	f7ff ff93 	bl	80095be <__sfputs_r>
 8009698:	3001      	adds	r0, #1
 800969a:	f000 80aa 	beq.w	80097f2 <_vfiprintf_r+0x20e>
 800969e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096a0:	445a      	add	r2, fp
 80096a2:	9209      	str	r2, [sp, #36]	; 0x24
 80096a4:	f89a 3000 	ldrb.w	r3, [sl]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	f000 80a2 	beq.w	80097f2 <_vfiprintf_r+0x20e>
 80096ae:	2300      	movs	r3, #0
 80096b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80096b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096b8:	f10a 0a01 	add.w	sl, sl, #1
 80096bc:	9304      	str	r3, [sp, #16]
 80096be:	9307      	str	r3, [sp, #28]
 80096c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096c4:	931a      	str	r3, [sp, #104]	; 0x68
 80096c6:	4654      	mov	r4, sl
 80096c8:	2205      	movs	r2, #5
 80096ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096ce:	4858      	ldr	r0, [pc, #352]	; (8009830 <_vfiprintf_r+0x24c>)
 80096d0:	f7f6 fd8e 	bl	80001f0 <memchr>
 80096d4:	9a04      	ldr	r2, [sp, #16]
 80096d6:	b9d8      	cbnz	r0, 8009710 <_vfiprintf_r+0x12c>
 80096d8:	06d1      	lsls	r1, r2, #27
 80096da:	bf44      	itt	mi
 80096dc:	2320      	movmi	r3, #32
 80096de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096e2:	0713      	lsls	r3, r2, #28
 80096e4:	bf44      	itt	mi
 80096e6:	232b      	movmi	r3, #43	; 0x2b
 80096e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096ec:	f89a 3000 	ldrb.w	r3, [sl]
 80096f0:	2b2a      	cmp	r3, #42	; 0x2a
 80096f2:	d015      	beq.n	8009720 <_vfiprintf_r+0x13c>
 80096f4:	9a07      	ldr	r2, [sp, #28]
 80096f6:	4654      	mov	r4, sl
 80096f8:	2000      	movs	r0, #0
 80096fa:	f04f 0c0a 	mov.w	ip, #10
 80096fe:	4621      	mov	r1, r4
 8009700:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009704:	3b30      	subs	r3, #48	; 0x30
 8009706:	2b09      	cmp	r3, #9
 8009708:	d94e      	bls.n	80097a8 <_vfiprintf_r+0x1c4>
 800970a:	b1b0      	cbz	r0, 800973a <_vfiprintf_r+0x156>
 800970c:	9207      	str	r2, [sp, #28]
 800970e:	e014      	b.n	800973a <_vfiprintf_r+0x156>
 8009710:	eba0 0308 	sub.w	r3, r0, r8
 8009714:	fa09 f303 	lsl.w	r3, r9, r3
 8009718:	4313      	orrs	r3, r2
 800971a:	9304      	str	r3, [sp, #16]
 800971c:	46a2      	mov	sl, r4
 800971e:	e7d2      	b.n	80096c6 <_vfiprintf_r+0xe2>
 8009720:	9b03      	ldr	r3, [sp, #12]
 8009722:	1d19      	adds	r1, r3, #4
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	9103      	str	r1, [sp, #12]
 8009728:	2b00      	cmp	r3, #0
 800972a:	bfbb      	ittet	lt
 800972c:	425b      	neglt	r3, r3
 800972e:	f042 0202 	orrlt.w	r2, r2, #2
 8009732:	9307      	strge	r3, [sp, #28]
 8009734:	9307      	strlt	r3, [sp, #28]
 8009736:	bfb8      	it	lt
 8009738:	9204      	strlt	r2, [sp, #16]
 800973a:	7823      	ldrb	r3, [r4, #0]
 800973c:	2b2e      	cmp	r3, #46	; 0x2e
 800973e:	d10c      	bne.n	800975a <_vfiprintf_r+0x176>
 8009740:	7863      	ldrb	r3, [r4, #1]
 8009742:	2b2a      	cmp	r3, #42	; 0x2a
 8009744:	d135      	bne.n	80097b2 <_vfiprintf_r+0x1ce>
 8009746:	9b03      	ldr	r3, [sp, #12]
 8009748:	1d1a      	adds	r2, r3, #4
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	9203      	str	r2, [sp, #12]
 800974e:	2b00      	cmp	r3, #0
 8009750:	bfb8      	it	lt
 8009752:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009756:	3402      	adds	r4, #2
 8009758:	9305      	str	r3, [sp, #20]
 800975a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009840 <_vfiprintf_r+0x25c>
 800975e:	7821      	ldrb	r1, [r4, #0]
 8009760:	2203      	movs	r2, #3
 8009762:	4650      	mov	r0, sl
 8009764:	f7f6 fd44 	bl	80001f0 <memchr>
 8009768:	b140      	cbz	r0, 800977c <_vfiprintf_r+0x198>
 800976a:	2340      	movs	r3, #64	; 0x40
 800976c:	eba0 000a 	sub.w	r0, r0, sl
 8009770:	fa03 f000 	lsl.w	r0, r3, r0
 8009774:	9b04      	ldr	r3, [sp, #16]
 8009776:	4303      	orrs	r3, r0
 8009778:	3401      	adds	r4, #1
 800977a:	9304      	str	r3, [sp, #16]
 800977c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009780:	482c      	ldr	r0, [pc, #176]	; (8009834 <_vfiprintf_r+0x250>)
 8009782:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009786:	2206      	movs	r2, #6
 8009788:	f7f6 fd32 	bl	80001f0 <memchr>
 800978c:	2800      	cmp	r0, #0
 800978e:	d03f      	beq.n	8009810 <_vfiprintf_r+0x22c>
 8009790:	4b29      	ldr	r3, [pc, #164]	; (8009838 <_vfiprintf_r+0x254>)
 8009792:	bb1b      	cbnz	r3, 80097dc <_vfiprintf_r+0x1f8>
 8009794:	9b03      	ldr	r3, [sp, #12]
 8009796:	3307      	adds	r3, #7
 8009798:	f023 0307 	bic.w	r3, r3, #7
 800979c:	3308      	adds	r3, #8
 800979e:	9303      	str	r3, [sp, #12]
 80097a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097a2:	443b      	add	r3, r7
 80097a4:	9309      	str	r3, [sp, #36]	; 0x24
 80097a6:	e767      	b.n	8009678 <_vfiprintf_r+0x94>
 80097a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80097ac:	460c      	mov	r4, r1
 80097ae:	2001      	movs	r0, #1
 80097b0:	e7a5      	b.n	80096fe <_vfiprintf_r+0x11a>
 80097b2:	2300      	movs	r3, #0
 80097b4:	3401      	adds	r4, #1
 80097b6:	9305      	str	r3, [sp, #20]
 80097b8:	4619      	mov	r1, r3
 80097ba:	f04f 0c0a 	mov.w	ip, #10
 80097be:	4620      	mov	r0, r4
 80097c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097c4:	3a30      	subs	r2, #48	; 0x30
 80097c6:	2a09      	cmp	r2, #9
 80097c8:	d903      	bls.n	80097d2 <_vfiprintf_r+0x1ee>
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d0c5      	beq.n	800975a <_vfiprintf_r+0x176>
 80097ce:	9105      	str	r1, [sp, #20]
 80097d0:	e7c3      	b.n	800975a <_vfiprintf_r+0x176>
 80097d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80097d6:	4604      	mov	r4, r0
 80097d8:	2301      	movs	r3, #1
 80097da:	e7f0      	b.n	80097be <_vfiprintf_r+0x1da>
 80097dc:	ab03      	add	r3, sp, #12
 80097de:	9300      	str	r3, [sp, #0]
 80097e0:	462a      	mov	r2, r5
 80097e2:	4b16      	ldr	r3, [pc, #88]	; (800983c <_vfiprintf_r+0x258>)
 80097e4:	a904      	add	r1, sp, #16
 80097e6:	4630      	mov	r0, r6
 80097e8:	f7fc f850 	bl	800588c <_printf_float>
 80097ec:	4607      	mov	r7, r0
 80097ee:	1c78      	adds	r0, r7, #1
 80097f0:	d1d6      	bne.n	80097a0 <_vfiprintf_r+0x1bc>
 80097f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097f4:	07d9      	lsls	r1, r3, #31
 80097f6:	d405      	bmi.n	8009804 <_vfiprintf_r+0x220>
 80097f8:	89ab      	ldrh	r3, [r5, #12]
 80097fa:	059a      	lsls	r2, r3, #22
 80097fc:	d402      	bmi.n	8009804 <_vfiprintf_r+0x220>
 80097fe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009800:	f000 faa1 	bl	8009d46 <__retarget_lock_release_recursive>
 8009804:	89ab      	ldrh	r3, [r5, #12]
 8009806:	065b      	lsls	r3, r3, #25
 8009808:	f53f af12 	bmi.w	8009630 <_vfiprintf_r+0x4c>
 800980c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800980e:	e711      	b.n	8009634 <_vfiprintf_r+0x50>
 8009810:	ab03      	add	r3, sp, #12
 8009812:	9300      	str	r3, [sp, #0]
 8009814:	462a      	mov	r2, r5
 8009816:	4b09      	ldr	r3, [pc, #36]	; (800983c <_vfiprintf_r+0x258>)
 8009818:	a904      	add	r1, sp, #16
 800981a:	4630      	mov	r0, r6
 800981c:	f7fc fada 	bl	8005dd4 <_printf_i>
 8009820:	e7e4      	b.n	80097ec <_vfiprintf_r+0x208>
 8009822:	bf00      	nop
 8009824:	0800a4ac 	.word	0x0800a4ac
 8009828:	0800a4cc 	.word	0x0800a4cc
 800982c:	0800a48c 	.word	0x0800a48c
 8009830:	0800a43c 	.word	0x0800a43c
 8009834:	0800a446 	.word	0x0800a446
 8009838:	0800588d 	.word	0x0800588d
 800983c:	080095bf 	.word	0x080095bf
 8009840:	0800a442 	.word	0x0800a442

08009844 <__swbuf_r>:
 8009844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009846:	460e      	mov	r6, r1
 8009848:	4614      	mov	r4, r2
 800984a:	4605      	mov	r5, r0
 800984c:	b118      	cbz	r0, 8009856 <__swbuf_r+0x12>
 800984e:	6983      	ldr	r3, [r0, #24]
 8009850:	b90b      	cbnz	r3, 8009856 <__swbuf_r+0x12>
 8009852:	f000 f9d9 	bl	8009c08 <__sinit>
 8009856:	4b21      	ldr	r3, [pc, #132]	; (80098dc <__swbuf_r+0x98>)
 8009858:	429c      	cmp	r4, r3
 800985a:	d12b      	bne.n	80098b4 <__swbuf_r+0x70>
 800985c:	686c      	ldr	r4, [r5, #4]
 800985e:	69a3      	ldr	r3, [r4, #24]
 8009860:	60a3      	str	r3, [r4, #8]
 8009862:	89a3      	ldrh	r3, [r4, #12]
 8009864:	071a      	lsls	r2, r3, #28
 8009866:	d52f      	bpl.n	80098c8 <__swbuf_r+0x84>
 8009868:	6923      	ldr	r3, [r4, #16]
 800986a:	b36b      	cbz	r3, 80098c8 <__swbuf_r+0x84>
 800986c:	6923      	ldr	r3, [r4, #16]
 800986e:	6820      	ldr	r0, [r4, #0]
 8009870:	1ac0      	subs	r0, r0, r3
 8009872:	6963      	ldr	r3, [r4, #20]
 8009874:	b2f6      	uxtb	r6, r6
 8009876:	4283      	cmp	r3, r0
 8009878:	4637      	mov	r7, r6
 800987a:	dc04      	bgt.n	8009886 <__swbuf_r+0x42>
 800987c:	4621      	mov	r1, r4
 800987e:	4628      	mov	r0, r5
 8009880:	f000 f92e 	bl	8009ae0 <_fflush_r>
 8009884:	bb30      	cbnz	r0, 80098d4 <__swbuf_r+0x90>
 8009886:	68a3      	ldr	r3, [r4, #8]
 8009888:	3b01      	subs	r3, #1
 800988a:	60a3      	str	r3, [r4, #8]
 800988c:	6823      	ldr	r3, [r4, #0]
 800988e:	1c5a      	adds	r2, r3, #1
 8009890:	6022      	str	r2, [r4, #0]
 8009892:	701e      	strb	r6, [r3, #0]
 8009894:	6963      	ldr	r3, [r4, #20]
 8009896:	3001      	adds	r0, #1
 8009898:	4283      	cmp	r3, r0
 800989a:	d004      	beq.n	80098a6 <__swbuf_r+0x62>
 800989c:	89a3      	ldrh	r3, [r4, #12]
 800989e:	07db      	lsls	r3, r3, #31
 80098a0:	d506      	bpl.n	80098b0 <__swbuf_r+0x6c>
 80098a2:	2e0a      	cmp	r6, #10
 80098a4:	d104      	bne.n	80098b0 <__swbuf_r+0x6c>
 80098a6:	4621      	mov	r1, r4
 80098a8:	4628      	mov	r0, r5
 80098aa:	f000 f919 	bl	8009ae0 <_fflush_r>
 80098ae:	b988      	cbnz	r0, 80098d4 <__swbuf_r+0x90>
 80098b0:	4638      	mov	r0, r7
 80098b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098b4:	4b0a      	ldr	r3, [pc, #40]	; (80098e0 <__swbuf_r+0x9c>)
 80098b6:	429c      	cmp	r4, r3
 80098b8:	d101      	bne.n	80098be <__swbuf_r+0x7a>
 80098ba:	68ac      	ldr	r4, [r5, #8]
 80098bc:	e7cf      	b.n	800985e <__swbuf_r+0x1a>
 80098be:	4b09      	ldr	r3, [pc, #36]	; (80098e4 <__swbuf_r+0xa0>)
 80098c0:	429c      	cmp	r4, r3
 80098c2:	bf08      	it	eq
 80098c4:	68ec      	ldreq	r4, [r5, #12]
 80098c6:	e7ca      	b.n	800985e <__swbuf_r+0x1a>
 80098c8:	4621      	mov	r1, r4
 80098ca:	4628      	mov	r0, r5
 80098cc:	f000 f80c 	bl	80098e8 <__swsetup_r>
 80098d0:	2800      	cmp	r0, #0
 80098d2:	d0cb      	beq.n	800986c <__swbuf_r+0x28>
 80098d4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80098d8:	e7ea      	b.n	80098b0 <__swbuf_r+0x6c>
 80098da:	bf00      	nop
 80098dc:	0800a4ac 	.word	0x0800a4ac
 80098e0:	0800a4cc 	.word	0x0800a4cc
 80098e4:	0800a48c 	.word	0x0800a48c

080098e8 <__swsetup_r>:
 80098e8:	4b32      	ldr	r3, [pc, #200]	; (80099b4 <__swsetup_r+0xcc>)
 80098ea:	b570      	push	{r4, r5, r6, lr}
 80098ec:	681d      	ldr	r5, [r3, #0]
 80098ee:	4606      	mov	r6, r0
 80098f0:	460c      	mov	r4, r1
 80098f2:	b125      	cbz	r5, 80098fe <__swsetup_r+0x16>
 80098f4:	69ab      	ldr	r3, [r5, #24]
 80098f6:	b913      	cbnz	r3, 80098fe <__swsetup_r+0x16>
 80098f8:	4628      	mov	r0, r5
 80098fa:	f000 f985 	bl	8009c08 <__sinit>
 80098fe:	4b2e      	ldr	r3, [pc, #184]	; (80099b8 <__swsetup_r+0xd0>)
 8009900:	429c      	cmp	r4, r3
 8009902:	d10f      	bne.n	8009924 <__swsetup_r+0x3c>
 8009904:	686c      	ldr	r4, [r5, #4]
 8009906:	89a3      	ldrh	r3, [r4, #12]
 8009908:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800990c:	0719      	lsls	r1, r3, #28
 800990e:	d42c      	bmi.n	800996a <__swsetup_r+0x82>
 8009910:	06dd      	lsls	r5, r3, #27
 8009912:	d411      	bmi.n	8009938 <__swsetup_r+0x50>
 8009914:	2309      	movs	r3, #9
 8009916:	6033      	str	r3, [r6, #0]
 8009918:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800991c:	81a3      	strh	r3, [r4, #12]
 800991e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009922:	e03e      	b.n	80099a2 <__swsetup_r+0xba>
 8009924:	4b25      	ldr	r3, [pc, #148]	; (80099bc <__swsetup_r+0xd4>)
 8009926:	429c      	cmp	r4, r3
 8009928:	d101      	bne.n	800992e <__swsetup_r+0x46>
 800992a:	68ac      	ldr	r4, [r5, #8]
 800992c:	e7eb      	b.n	8009906 <__swsetup_r+0x1e>
 800992e:	4b24      	ldr	r3, [pc, #144]	; (80099c0 <__swsetup_r+0xd8>)
 8009930:	429c      	cmp	r4, r3
 8009932:	bf08      	it	eq
 8009934:	68ec      	ldreq	r4, [r5, #12]
 8009936:	e7e6      	b.n	8009906 <__swsetup_r+0x1e>
 8009938:	0758      	lsls	r0, r3, #29
 800993a:	d512      	bpl.n	8009962 <__swsetup_r+0x7a>
 800993c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800993e:	b141      	cbz	r1, 8009952 <__swsetup_r+0x6a>
 8009940:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009944:	4299      	cmp	r1, r3
 8009946:	d002      	beq.n	800994e <__swsetup_r+0x66>
 8009948:	4630      	mov	r0, r6
 800994a:	f7ff fb67 	bl	800901c <_free_r>
 800994e:	2300      	movs	r3, #0
 8009950:	6363      	str	r3, [r4, #52]	; 0x34
 8009952:	89a3      	ldrh	r3, [r4, #12]
 8009954:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009958:	81a3      	strh	r3, [r4, #12]
 800995a:	2300      	movs	r3, #0
 800995c:	6063      	str	r3, [r4, #4]
 800995e:	6923      	ldr	r3, [r4, #16]
 8009960:	6023      	str	r3, [r4, #0]
 8009962:	89a3      	ldrh	r3, [r4, #12]
 8009964:	f043 0308 	orr.w	r3, r3, #8
 8009968:	81a3      	strh	r3, [r4, #12]
 800996a:	6923      	ldr	r3, [r4, #16]
 800996c:	b94b      	cbnz	r3, 8009982 <__swsetup_r+0x9a>
 800996e:	89a3      	ldrh	r3, [r4, #12]
 8009970:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009974:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009978:	d003      	beq.n	8009982 <__swsetup_r+0x9a>
 800997a:	4621      	mov	r1, r4
 800997c:	4630      	mov	r0, r6
 800997e:	f000 fa07 	bl	8009d90 <__smakebuf_r>
 8009982:	89a0      	ldrh	r0, [r4, #12]
 8009984:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009988:	f010 0301 	ands.w	r3, r0, #1
 800998c:	d00a      	beq.n	80099a4 <__swsetup_r+0xbc>
 800998e:	2300      	movs	r3, #0
 8009990:	60a3      	str	r3, [r4, #8]
 8009992:	6963      	ldr	r3, [r4, #20]
 8009994:	425b      	negs	r3, r3
 8009996:	61a3      	str	r3, [r4, #24]
 8009998:	6923      	ldr	r3, [r4, #16]
 800999a:	b943      	cbnz	r3, 80099ae <__swsetup_r+0xc6>
 800999c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80099a0:	d1ba      	bne.n	8009918 <__swsetup_r+0x30>
 80099a2:	bd70      	pop	{r4, r5, r6, pc}
 80099a4:	0781      	lsls	r1, r0, #30
 80099a6:	bf58      	it	pl
 80099a8:	6963      	ldrpl	r3, [r4, #20]
 80099aa:	60a3      	str	r3, [r4, #8]
 80099ac:	e7f4      	b.n	8009998 <__swsetup_r+0xb0>
 80099ae:	2000      	movs	r0, #0
 80099b0:	e7f7      	b.n	80099a2 <__swsetup_r+0xba>
 80099b2:	bf00      	nop
 80099b4:	20000108 	.word	0x20000108
 80099b8:	0800a4ac 	.word	0x0800a4ac
 80099bc:	0800a4cc 	.word	0x0800a4cc
 80099c0:	0800a48c 	.word	0x0800a48c

080099c4 <abort>:
 80099c4:	b508      	push	{r3, lr}
 80099c6:	2006      	movs	r0, #6
 80099c8:	f000 fa52 	bl	8009e70 <raise>
 80099cc:	2001      	movs	r0, #1
 80099ce:	f7f8 fc85 	bl	80022dc <_exit>
	...

080099d4 <__sflush_r>:
 80099d4:	898a      	ldrh	r2, [r1, #12]
 80099d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099da:	4605      	mov	r5, r0
 80099dc:	0710      	lsls	r0, r2, #28
 80099de:	460c      	mov	r4, r1
 80099e0:	d458      	bmi.n	8009a94 <__sflush_r+0xc0>
 80099e2:	684b      	ldr	r3, [r1, #4]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	dc05      	bgt.n	80099f4 <__sflush_r+0x20>
 80099e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	dc02      	bgt.n	80099f4 <__sflush_r+0x20>
 80099ee:	2000      	movs	r0, #0
 80099f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80099f6:	2e00      	cmp	r6, #0
 80099f8:	d0f9      	beq.n	80099ee <__sflush_r+0x1a>
 80099fa:	2300      	movs	r3, #0
 80099fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009a00:	682f      	ldr	r7, [r5, #0]
 8009a02:	602b      	str	r3, [r5, #0]
 8009a04:	d032      	beq.n	8009a6c <__sflush_r+0x98>
 8009a06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009a08:	89a3      	ldrh	r3, [r4, #12]
 8009a0a:	075a      	lsls	r2, r3, #29
 8009a0c:	d505      	bpl.n	8009a1a <__sflush_r+0x46>
 8009a0e:	6863      	ldr	r3, [r4, #4]
 8009a10:	1ac0      	subs	r0, r0, r3
 8009a12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009a14:	b10b      	cbz	r3, 8009a1a <__sflush_r+0x46>
 8009a16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009a18:	1ac0      	subs	r0, r0, r3
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	4602      	mov	r2, r0
 8009a1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009a20:	6a21      	ldr	r1, [r4, #32]
 8009a22:	4628      	mov	r0, r5
 8009a24:	47b0      	blx	r6
 8009a26:	1c43      	adds	r3, r0, #1
 8009a28:	89a3      	ldrh	r3, [r4, #12]
 8009a2a:	d106      	bne.n	8009a3a <__sflush_r+0x66>
 8009a2c:	6829      	ldr	r1, [r5, #0]
 8009a2e:	291d      	cmp	r1, #29
 8009a30:	d82c      	bhi.n	8009a8c <__sflush_r+0xb8>
 8009a32:	4a2a      	ldr	r2, [pc, #168]	; (8009adc <__sflush_r+0x108>)
 8009a34:	40ca      	lsrs	r2, r1
 8009a36:	07d6      	lsls	r6, r2, #31
 8009a38:	d528      	bpl.n	8009a8c <__sflush_r+0xb8>
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	6062      	str	r2, [r4, #4]
 8009a3e:	04d9      	lsls	r1, r3, #19
 8009a40:	6922      	ldr	r2, [r4, #16]
 8009a42:	6022      	str	r2, [r4, #0]
 8009a44:	d504      	bpl.n	8009a50 <__sflush_r+0x7c>
 8009a46:	1c42      	adds	r2, r0, #1
 8009a48:	d101      	bne.n	8009a4e <__sflush_r+0x7a>
 8009a4a:	682b      	ldr	r3, [r5, #0]
 8009a4c:	b903      	cbnz	r3, 8009a50 <__sflush_r+0x7c>
 8009a4e:	6560      	str	r0, [r4, #84]	; 0x54
 8009a50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a52:	602f      	str	r7, [r5, #0]
 8009a54:	2900      	cmp	r1, #0
 8009a56:	d0ca      	beq.n	80099ee <__sflush_r+0x1a>
 8009a58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a5c:	4299      	cmp	r1, r3
 8009a5e:	d002      	beq.n	8009a66 <__sflush_r+0x92>
 8009a60:	4628      	mov	r0, r5
 8009a62:	f7ff fadb 	bl	800901c <_free_r>
 8009a66:	2000      	movs	r0, #0
 8009a68:	6360      	str	r0, [r4, #52]	; 0x34
 8009a6a:	e7c1      	b.n	80099f0 <__sflush_r+0x1c>
 8009a6c:	6a21      	ldr	r1, [r4, #32]
 8009a6e:	2301      	movs	r3, #1
 8009a70:	4628      	mov	r0, r5
 8009a72:	47b0      	blx	r6
 8009a74:	1c41      	adds	r1, r0, #1
 8009a76:	d1c7      	bne.n	8009a08 <__sflush_r+0x34>
 8009a78:	682b      	ldr	r3, [r5, #0]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d0c4      	beq.n	8009a08 <__sflush_r+0x34>
 8009a7e:	2b1d      	cmp	r3, #29
 8009a80:	d001      	beq.n	8009a86 <__sflush_r+0xb2>
 8009a82:	2b16      	cmp	r3, #22
 8009a84:	d101      	bne.n	8009a8a <__sflush_r+0xb6>
 8009a86:	602f      	str	r7, [r5, #0]
 8009a88:	e7b1      	b.n	80099ee <__sflush_r+0x1a>
 8009a8a:	89a3      	ldrh	r3, [r4, #12]
 8009a8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a90:	81a3      	strh	r3, [r4, #12]
 8009a92:	e7ad      	b.n	80099f0 <__sflush_r+0x1c>
 8009a94:	690f      	ldr	r7, [r1, #16]
 8009a96:	2f00      	cmp	r7, #0
 8009a98:	d0a9      	beq.n	80099ee <__sflush_r+0x1a>
 8009a9a:	0793      	lsls	r3, r2, #30
 8009a9c:	680e      	ldr	r6, [r1, #0]
 8009a9e:	bf08      	it	eq
 8009aa0:	694b      	ldreq	r3, [r1, #20]
 8009aa2:	600f      	str	r7, [r1, #0]
 8009aa4:	bf18      	it	ne
 8009aa6:	2300      	movne	r3, #0
 8009aa8:	eba6 0807 	sub.w	r8, r6, r7
 8009aac:	608b      	str	r3, [r1, #8]
 8009aae:	f1b8 0f00 	cmp.w	r8, #0
 8009ab2:	dd9c      	ble.n	80099ee <__sflush_r+0x1a>
 8009ab4:	6a21      	ldr	r1, [r4, #32]
 8009ab6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009ab8:	4643      	mov	r3, r8
 8009aba:	463a      	mov	r2, r7
 8009abc:	4628      	mov	r0, r5
 8009abe:	47b0      	blx	r6
 8009ac0:	2800      	cmp	r0, #0
 8009ac2:	dc06      	bgt.n	8009ad2 <__sflush_r+0xfe>
 8009ac4:	89a3      	ldrh	r3, [r4, #12]
 8009ac6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009aca:	81a3      	strh	r3, [r4, #12]
 8009acc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ad0:	e78e      	b.n	80099f0 <__sflush_r+0x1c>
 8009ad2:	4407      	add	r7, r0
 8009ad4:	eba8 0800 	sub.w	r8, r8, r0
 8009ad8:	e7e9      	b.n	8009aae <__sflush_r+0xda>
 8009ada:	bf00      	nop
 8009adc:	20400001 	.word	0x20400001

08009ae0 <_fflush_r>:
 8009ae0:	b538      	push	{r3, r4, r5, lr}
 8009ae2:	690b      	ldr	r3, [r1, #16]
 8009ae4:	4605      	mov	r5, r0
 8009ae6:	460c      	mov	r4, r1
 8009ae8:	b913      	cbnz	r3, 8009af0 <_fflush_r+0x10>
 8009aea:	2500      	movs	r5, #0
 8009aec:	4628      	mov	r0, r5
 8009aee:	bd38      	pop	{r3, r4, r5, pc}
 8009af0:	b118      	cbz	r0, 8009afa <_fflush_r+0x1a>
 8009af2:	6983      	ldr	r3, [r0, #24]
 8009af4:	b90b      	cbnz	r3, 8009afa <_fflush_r+0x1a>
 8009af6:	f000 f887 	bl	8009c08 <__sinit>
 8009afa:	4b14      	ldr	r3, [pc, #80]	; (8009b4c <_fflush_r+0x6c>)
 8009afc:	429c      	cmp	r4, r3
 8009afe:	d11b      	bne.n	8009b38 <_fflush_r+0x58>
 8009b00:	686c      	ldr	r4, [r5, #4]
 8009b02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d0ef      	beq.n	8009aea <_fflush_r+0xa>
 8009b0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009b0c:	07d0      	lsls	r0, r2, #31
 8009b0e:	d404      	bmi.n	8009b1a <_fflush_r+0x3a>
 8009b10:	0599      	lsls	r1, r3, #22
 8009b12:	d402      	bmi.n	8009b1a <_fflush_r+0x3a>
 8009b14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009b16:	f000 f915 	bl	8009d44 <__retarget_lock_acquire_recursive>
 8009b1a:	4628      	mov	r0, r5
 8009b1c:	4621      	mov	r1, r4
 8009b1e:	f7ff ff59 	bl	80099d4 <__sflush_r>
 8009b22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009b24:	07da      	lsls	r2, r3, #31
 8009b26:	4605      	mov	r5, r0
 8009b28:	d4e0      	bmi.n	8009aec <_fflush_r+0xc>
 8009b2a:	89a3      	ldrh	r3, [r4, #12]
 8009b2c:	059b      	lsls	r3, r3, #22
 8009b2e:	d4dd      	bmi.n	8009aec <_fflush_r+0xc>
 8009b30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009b32:	f000 f908 	bl	8009d46 <__retarget_lock_release_recursive>
 8009b36:	e7d9      	b.n	8009aec <_fflush_r+0xc>
 8009b38:	4b05      	ldr	r3, [pc, #20]	; (8009b50 <_fflush_r+0x70>)
 8009b3a:	429c      	cmp	r4, r3
 8009b3c:	d101      	bne.n	8009b42 <_fflush_r+0x62>
 8009b3e:	68ac      	ldr	r4, [r5, #8]
 8009b40:	e7df      	b.n	8009b02 <_fflush_r+0x22>
 8009b42:	4b04      	ldr	r3, [pc, #16]	; (8009b54 <_fflush_r+0x74>)
 8009b44:	429c      	cmp	r4, r3
 8009b46:	bf08      	it	eq
 8009b48:	68ec      	ldreq	r4, [r5, #12]
 8009b4a:	e7da      	b.n	8009b02 <_fflush_r+0x22>
 8009b4c:	0800a4ac 	.word	0x0800a4ac
 8009b50:	0800a4cc 	.word	0x0800a4cc
 8009b54:	0800a48c 	.word	0x0800a48c

08009b58 <std>:
 8009b58:	2300      	movs	r3, #0
 8009b5a:	b510      	push	{r4, lr}
 8009b5c:	4604      	mov	r4, r0
 8009b5e:	e9c0 3300 	strd	r3, r3, [r0]
 8009b62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009b66:	6083      	str	r3, [r0, #8]
 8009b68:	8181      	strh	r1, [r0, #12]
 8009b6a:	6643      	str	r3, [r0, #100]	; 0x64
 8009b6c:	81c2      	strh	r2, [r0, #14]
 8009b6e:	6183      	str	r3, [r0, #24]
 8009b70:	4619      	mov	r1, r3
 8009b72:	2208      	movs	r2, #8
 8009b74:	305c      	adds	r0, #92	; 0x5c
 8009b76:	f7fb fde1 	bl	800573c <memset>
 8009b7a:	4b05      	ldr	r3, [pc, #20]	; (8009b90 <std+0x38>)
 8009b7c:	6263      	str	r3, [r4, #36]	; 0x24
 8009b7e:	4b05      	ldr	r3, [pc, #20]	; (8009b94 <std+0x3c>)
 8009b80:	62a3      	str	r3, [r4, #40]	; 0x28
 8009b82:	4b05      	ldr	r3, [pc, #20]	; (8009b98 <std+0x40>)
 8009b84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009b86:	4b05      	ldr	r3, [pc, #20]	; (8009b9c <std+0x44>)
 8009b88:	6224      	str	r4, [r4, #32]
 8009b8a:	6323      	str	r3, [r4, #48]	; 0x30
 8009b8c:	bd10      	pop	{r4, pc}
 8009b8e:	bf00      	nop
 8009b90:	08009ea9 	.word	0x08009ea9
 8009b94:	08009ecb 	.word	0x08009ecb
 8009b98:	08009f03 	.word	0x08009f03
 8009b9c:	08009f27 	.word	0x08009f27

08009ba0 <_cleanup_r>:
 8009ba0:	4901      	ldr	r1, [pc, #4]	; (8009ba8 <_cleanup_r+0x8>)
 8009ba2:	f000 b8af 	b.w	8009d04 <_fwalk_reent>
 8009ba6:	bf00      	nop
 8009ba8:	08009ae1 	.word	0x08009ae1

08009bac <__sfmoreglue>:
 8009bac:	b570      	push	{r4, r5, r6, lr}
 8009bae:	1e4a      	subs	r2, r1, #1
 8009bb0:	2568      	movs	r5, #104	; 0x68
 8009bb2:	4355      	muls	r5, r2
 8009bb4:	460e      	mov	r6, r1
 8009bb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009bba:	f7ff fa7f 	bl	80090bc <_malloc_r>
 8009bbe:	4604      	mov	r4, r0
 8009bc0:	b140      	cbz	r0, 8009bd4 <__sfmoreglue+0x28>
 8009bc2:	2100      	movs	r1, #0
 8009bc4:	e9c0 1600 	strd	r1, r6, [r0]
 8009bc8:	300c      	adds	r0, #12
 8009bca:	60a0      	str	r0, [r4, #8]
 8009bcc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009bd0:	f7fb fdb4 	bl	800573c <memset>
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	bd70      	pop	{r4, r5, r6, pc}

08009bd8 <__sfp_lock_acquire>:
 8009bd8:	4801      	ldr	r0, [pc, #4]	; (8009be0 <__sfp_lock_acquire+0x8>)
 8009bda:	f000 b8b3 	b.w	8009d44 <__retarget_lock_acquire_recursive>
 8009bde:	bf00      	nop
 8009be0:	200004ec 	.word	0x200004ec

08009be4 <__sfp_lock_release>:
 8009be4:	4801      	ldr	r0, [pc, #4]	; (8009bec <__sfp_lock_release+0x8>)
 8009be6:	f000 b8ae 	b.w	8009d46 <__retarget_lock_release_recursive>
 8009bea:	bf00      	nop
 8009bec:	200004ec 	.word	0x200004ec

08009bf0 <__sinit_lock_acquire>:
 8009bf0:	4801      	ldr	r0, [pc, #4]	; (8009bf8 <__sinit_lock_acquire+0x8>)
 8009bf2:	f000 b8a7 	b.w	8009d44 <__retarget_lock_acquire_recursive>
 8009bf6:	bf00      	nop
 8009bf8:	200004e7 	.word	0x200004e7

08009bfc <__sinit_lock_release>:
 8009bfc:	4801      	ldr	r0, [pc, #4]	; (8009c04 <__sinit_lock_release+0x8>)
 8009bfe:	f000 b8a2 	b.w	8009d46 <__retarget_lock_release_recursive>
 8009c02:	bf00      	nop
 8009c04:	200004e7 	.word	0x200004e7

08009c08 <__sinit>:
 8009c08:	b510      	push	{r4, lr}
 8009c0a:	4604      	mov	r4, r0
 8009c0c:	f7ff fff0 	bl	8009bf0 <__sinit_lock_acquire>
 8009c10:	69a3      	ldr	r3, [r4, #24]
 8009c12:	b11b      	cbz	r3, 8009c1c <__sinit+0x14>
 8009c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c18:	f7ff bff0 	b.w	8009bfc <__sinit_lock_release>
 8009c1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009c20:	6523      	str	r3, [r4, #80]	; 0x50
 8009c22:	4b13      	ldr	r3, [pc, #76]	; (8009c70 <__sinit+0x68>)
 8009c24:	4a13      	ldr	r2, [pc, #76]	; (8009c74 <__sinit+0x6c>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	62a2      	str	r2, [r4, #40]	; 0x28
 8009c2a:	42a3      	cmp	r3, r4
 8009c2c:	bf04      	itt	eq
 8009c2e:	2301      	moveq	r3, #1
 8009c30:	61a3      	streq	r3, [r4, #24]
 8009c32:	4620      	mov	r0, r4
 8009c34:	f000 f820 	bl	8009c78 <__sfp>
 8009c38:	6060      	str	r0, [r4, #4]
 8009c3a:	4620      	mov	r0, r4
 8009c3c:	f000 f81c 	bl	8009c78 <__sfp>
 8009c40:	60a0      	str	r0, [r4, #8]
 8009c42:	4620      	mov	r0, r4
 8009c44:	f000 f818 	bl	8009c78 <__sfp>
 8009c48:	2200      	movs	r2, #0
 8009c4a:	60e0      	str	r0, [r4, #12]
 8009c4c:	2104      	movs	r1, #4
 8009c4e:	6860      	ldr	r0, [r4, #4]
 8009c50:	f7ff ff82 	bl	8009b58 <std>
 8009c54:	68a0      	ldr	r0, [r4, #8]
 8009c56:	2201      	movs	r2, #1
 8009c58:	2109      	movs	r1, #9
 8009c5a:	f7ff ff7d 	bl	8009b58 <std>
 8009c5e:	68e0      	ldr	r0, [r4, #12]
 8009c60:	2202      	movs	r2, #2
 8009c62:	2112      	movs	r1, #18
 8009c64:	f7ff ff78 	bl	8009b58 <std>
 8009c68:	2301      	movs	r3, #1
 8009c6a:	61a3      	str	r3, [r4, #24]
 8009c6c:	e7d2      	b.n	8009c14 <__sinit+0xc>
 8009c6e:	bf00      	nop
 8009c70:	0800a038 	.word	0x0800a038
 8009c74:	08009ba1 	.word	0x08009ba1

08009c78 <__sfp>:
 8009c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c7a:	4607      	mov	r7, r0
 8009c7c:	f7ff ffac 	bl	8009bd8 <__sfp_lock_acquire>
 8009c80:	4b1e      	ldr	r3, [pc, #120]	; (8009cfc <__sfp+0x84>)
 8009c82:	681e      	ldr	r6, [r3, #0]
 8009c84:	69b3      	ldr	r3, [r6, #24]
 8009c86:	b913      	cbnz	r3, 8009c8e <__sfp+0x16>
 8009c88:	4630      	mov	r0, r6
 8009c8a:	f7ff ffbd 	bl	8009c08 <__sinit>
 8009c8e:	3648      	adds	r6, #72	; 0x48
 8009c90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009c94:	3b01      	subs	r3, #1
 8009c96:	d503      	bpl.n	8009ca0 <__sfp+0x28>
 8009c98:	6833      	ldr	r3, [r6, #0]
 8009c9a:	b30b      	cbz	r3, 8009ce0 <__sfp+0x68>
 8009c9c:	6836      	ldr	r6, [r6, #0]
 8009c9e:	e7f7      	b.n	8009c90 <__sfp+0x18>
 8009ca0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009ca4:	b9d5      	cbnz	r5, 8009cdc <__sfp+0x64>
 8009ca6:	4b16      	ldr	r3, [pc, #88]	; (8009d00 <__sfp+0x88>)
 8009ca8:	60e3      	str	r3, [r4, #12]
 8009caa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009cae:	6665      	str	r5, [r4, #100]	; 0x64
 8009cb0:	f000 f847 	bl	8009d42 <__retarget_lock_init_recursive>
 8009cb4:	f7ff ff96 	bl	8009be4 <__sfp_lock_release>
 8009cb8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009cbc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009cc0:	6025      	str	r5, [r4, #0]
 8009cc2:	61a5      	str	r5, [r4, #24]
 8009cc4:	2208      	movs	r2, #8
 8009cc6:	4629      	mov	r1, r5
 8009cc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009ccc:	f7fb fd36 	bl	800573c <memset>
 8009cd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009cd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009cd8:	4620      	mov	r0, r4
 8009cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cdc:	3468      	adds	r4, #104	; 0x68
 8009cde:	e7d9      	b.n	8009c94 <__sfp+0x1c>
 8009ce0:	2104      	movs	r1, #4
 8009ce2:	4638      	mov	r0, r7
 8009ce4:	f7ff ff62 	bl	8009bac <__sfmoreglue>
 8009ce8:	4604      	mov	r4, r0
 8009cea:	6030      	str	r0, [r6, #0]
 8009cec:	2800      	cmp	r0, #0
 8009cee:	d1d5      	bne.n	8009c9c <__sfp+0x24>
 8009cf0:	f7ff ff78 	bl	8009be4 <__sfp_lock_release>
 8009cf4:	230c      	movs	r3, #12
 8009cf6:	603b      	str	r3, [r7, #0]
 8009cf8:	e7ee      	b.n	8009cd8 <__sfp+0x60>
 8009cfa:	bf00      	nop
 8009cfc:	0800a038 	.word	0x0800a038
 8009d00:	ffff0001 	.word	0xffff0001

08009d04 <_fwalk_reent>:
 8009d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d08:	4606      	mov	r6, r0
 8009d0a:	4688      	mov	r8, r1
 8009d0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009d10:	2700      	movs	r7, #0
 8009d12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d16:	f1b9 0901 	subs.w	r9, r9, #1
 8009d1a:	d505      	bpl.n	8009d28 <_fwalk_reent+0x24>
 8009d1c:	6824      	ldr	r4, [r4, #0]
 8009d1e:	2c00      	cmp	r4, #0
 8009d20:	d1f7      	bne.n	8009d12 <_fwalk_reent+0xe>
 8009d22:	4638      	mov	r0, r7
 8009d24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d28:	89ab      	ldrh	r3, [r5, #12]
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d907      	bls.n	8009d3e <_fwalk_reent+0x3a>
 8009d2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d32:	3301      	adds	r3, #1
 8009d34:	d003      	beq.n	8009d3e <_fwalk_reent+0x3a>
 8009d36:	4629      	mov	r1, r5
 8009d38:	4630      	mov	r0, r6
 8009d3a:	47c0      	blx	r8
 8009d3c:	4307      	orrs	r7, r0
 8009d3e:	3568      	adds	r5, #104	; 0x68
 8009d40:	e7e9      	b.n	8009d16 <_fwalk_reent+0x12>

08009d42 <__retarget_lock_init_recursive>:
 8009d42:	4770      	bx	lr

08009d44 <__retarget_lock_acquire_recursive>:
 8009d44:	4770      	bx	lr

08009d46 <__retarget_lock_release_recursive>:
 8009d46:	4770      	bx	lr

08009d48 <__swhatbuf_r>:
 8009d48:	b570      	push	{r4, r5, r6, lr}
 8009d4a:	460e      	mov	r6, r1
 8009d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d50:	2900      	cmp	r1, #0
 8009d52:	b096      	sub	sp, #88	; 0x58
 8009d54:	4614      	mov	r4, r2
 8009d56:	461d      	mov	r5, r3
 8009d58:	da07      	bge.n	8009d6a <__swhatbuf_r+0x22>
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	602b      	str	r3, [r5, #0]
 8009d5e:	89b3      	ldrh	r3, [r6, #12]
 8009d60:	061a      	lsls	r2, r3, #24
 8009d62:	d410      	bmi.n	8009d86 <__swhatbuf_r+0x3e>
 8009d64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d68:	e00e      	b.n	8009d88 <__swhatbuf_r+0x40>
 8009d6a:	466a      	mov	r2, sp
 8009d6c:	f000 f902 	bl	8009f74 <_fstat_r>
 8009d70:	2800      	cmp	r0, #0
 8009d72:	dbf2      	blt.n	8009d5a <__swhatbuf_r+0x12>
 8009d74:	9a01      	ldr	r2, [sp, #4]
 8009d76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009d7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009d7e:	425a      	negs	r2, r3
 8009d80:	415a      	adcs	r2, r3
 8009d82:	602a      	str	r2, [r5, #0]
 8009d84:	e7ee      	b.n	8009d64 <__swhatbuf_r+0x1c>
 8009d86:	2340      	movs	r3, #64	; 0x40
 8009d88:	2000      	movs	r0, #0
 8009d8a:	6023      	str	r3, [r4, #0]
 8009d8c:	b016      	add	sp, #88	; 0x58
 8009d8e:	bd70      	pop	{r4, r5, r6, pc}

08009d90 <__smakebuf_r>:
 8009d90:	898b      	ldrh	r3, [r1, #12]
 8009d92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009d94:	079d      	lsls	r5, r3, #30
 8009d96:	4606      	mov	r6, r0
 8009d98:	460c      	mov	r4, r1
 8009d9a:	d507      	bpl.n	8009dac <__smakebuf_r+0x1c>
 8009d9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009da0:	6023      	str	r3, [r4, #0]
 8009da2:	6123      	str	r3, [r4, #16]
 8009da4:	2301      	movs	r3, #1
 8009da6:	6163      	str	r3, [r4, #20]
 8009da8:	b002      	add	sp, #8
 8009daa:	bd70      	pop	{r4, r5, r6, pc}
 8009dac:	ab01      	add	r3, sp, #4
 8009dae:	466a      	mov	r2, sp
 8009db0:	f7ff ffca 	bl	8009d48 <__swhatbuf_r>
 8009db4:	9900      	ldr	r1, [sp, #0]
 8009db6:	4605      	mov	r5, r0
 8009db8:	4630      	mov	r0, r6
 8009dba:	f7ff f97f 	bl	80090bc <_malloc_r>
 8009dbe:	b948      	cbnz	r0, 8009dd4 <__smakebuf_r+0x44>
 8009dc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dc4:	059a      	lsls	r2, r3, #22
 8009dc6:	d4ef      	bmi.n	8009da8 <__smakebuf_r+0x18>
 8009dc8:	f023 0303 	bic.w	r3, r3, #3
 8009dcc:	f043 0302 	orr.w	r3, r3, #2
 8009dd0:	81a3      	strh	r3, [r4, #12]
 8009dd2:	e7e3      	b.n	8009d9c <__smakebuf_r+0xc>
 8009dd4:	4b0d      	ldr	r3, [pc, #52]	; (8009e0c <__smakebuf_r+0x7c>)
 8009dd6:	62b3      	str	r3, [r6, #40]	; 0x28
 8009dd8:	89a3      	ldrh	r3, [r4, #12]
 8009dda:	6020      	str	r0, [r4, #0]
 8009ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009de0:	81a3      	strh	r3, [r4, #12]
 8009de2:	9b00      	ldr	r3, [sp, #0]
 8009de4:	6163      	str	r3, [r4, #20]
 8009de6:	9b01      	ldr	r3, [sp, #4]
 8009de8:	6120      	str	r0, [r4, #16]
 8009dea:	b15b      	cbz	r3, 8009e04 <__smakebuf_r+0x74>
 8009dec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009df0:	4630      	mov	r0, r6
 8009df2:	f000 f8d1 	bl	8009f98 <_isatty_r>
 8009df6:	b128      	cbz	r0, 8009e04 <__smakebuf_r+0x74>
 8009df8:	89a3      	ldrh	r3, [r4, #12]
 8009dfa:	f023 0303 	bic.w	r3, r3, #3
 8009dfe:	f043 0301 	orr.w	r3, r3, #1
 8009e02:	81a3      	strh	r3, [r4, #12]
 8009e04:	89a0      	ldrh	r0, [r4, #12]
 8009e06:	4305      	orrs	r5, r0
 8009e08:	81a5      	strh	r5, [r4, #12]
 8009e0a:	e7cd      	b.n	8009da8 <__smakebuf_r+0x18>
 8009e0c:	08009ba1 	.word	0x08009ba1

08009e10 <_malloc_usable_size_r>:
 8009e10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e14:	1f18      	subs	r0, r3, #4
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	bfbc      	itt	lt
 8009e1a:	580b      	ldrlt	r3, [r1, r0]
 8009e1c:	18c0      	addlt	r0, r0, r3
 8009e1e:	4770      	bx	lr

08009e20 <_raise_r>:
 8009e20:	291f      	cmp	r1, #31
 8009e22:	b538      	push	{r3, r4, r5, lr}
 8009e24:	4604      	mov	r4, r0
 8009e26:	460d      	mov	r5, r1
 8009e28:	d904      	bls.n	8009e34 <_raise_r+0x14>
 8009e2a:	2316      	movs	r3, #22
 8009e2c:	6003      	str	r3, [r0, #0]
 8009e2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e32:	bd38      	pop	{r3, r4, r5, pc}
 8009e34:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009e36:	b112      	cbz	r2, 8009e3e <_raise_r+0x1e>
 8009e38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e3c:	b94b      	cbnz	r3, 8009e52 <_raise_r+0x32>
 8009e3e:	4620      	mov	r0, r4
 8009e40:	f000 f830 	bl	8009ea4 <_getpid_r>
 8009e44:	462a      	mov	r2, r5
 8009e46:	4601      	mov	r1, r0
 8009e48:	4620      	mov	r0, r4
 8009e4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e4e:	f000 b817 	b.w	8009e80 <_kill_r>
 8009e52:	2b01      	cmp	r3, #1
 8009e54:	d00a      	beq.n	8009e6c <_raise_r+0x4c>
 8009e56:	1c59      	adds	r1, r3, #1
 8009e58:	d103      	bne.n	8009e62 <_raise_r+0x42>
 8009e5a:	2316      	movs	r3, #22
 8009e5c:	6003      	str	r3, [r0, #0]
 8009e5e:	2001      	movs	r0, #1
 8009e60:	e7e7      	b.n	8009e32 <_raise_r+0x12>
 8009e62:	2400      	movs	r4, #0
 8009e64:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009e68:	4628      	mov	r0, r5
 8009e6a:	4798      	blx	r3
 8009e6c:	2000      	movs	r0, #0
 8009e6e:	e7e0      	b.n	8009e32 <_raise_r+0x12>

08009e70 <raise>:
 8009e70:	4b02      	ldr	r3, [pc, #8]	; (8009e7c <raise+0xc>)
 8009e72:	4601      	mov	r1, r0
 8009e74:	6818      	ldr	r0, [r3, #0]
 8009e76:	f7ff bfd3 	b.w	8009e20 <_raise_r>
 8009e7a:	bf00      	nop
 8009e7c:	20000108 	.word	0x20000108

08009e80 <_kill_r>:
 8009e80:	b538      	push	{r3, r4, r5, lr}
 8009e82:	4d07      	ldr	r5, [pc, #28]	; (8009ea0 <_kill_r+0x20>)
 8009e84:	2300      	movs	r3, #0
 8009e86:	4604      	mov	r4, r0
 8009e88:	4608      	mov	r0, r1
 8009e8a:	4611      	mov	r1, r2
 8009e8c:	602b      	str	r3, [r5, #0]
 8009e8e:	f7f8 fa15 	bl	80022bc <_kill>
 8009e92:	1c43      	adds	r3, r0, #1
 8009e94:	d102      	bne.n	8009e9c <_kill_r+0x1c>
 8009e96:	682b      	ldr	r3, [r5, #0]
 8009e98:	b103      	cbz	r3, 8009e9c <_kill_r+0x1c>
 8009e9a:	6023      	str	r3, [r4, #0]
 8009e9c:	bd38      	pop	{r3, r4, r5, pc}
 8009e9e:	bf00      	nop
 8009ea0:	200004e0 	.word	0x200004e0

08009ea4 <_getpid_r>:
 8009ea4:	f7f8 ba02 	b.w	80022ac <_getpid>

08009ea8 <__sread>:
 8009ea8:	b510      	push	{r4, lr}
 8009eaa:	460c      	mov	r4, r1
 8009eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eb0:	f000 f894 	bl	8009fdc <_read_r>
 8009eb4:	2800      	cmp	r0, #0
 8009eb6:	bfab      	itete	ge
 8009eb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009eba:	89a3      	ldrhlt	r3, [r4, #12]
 8009ebc:	181b      	addge	r3, r3, r0
 8009ebe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009ec2:	bfac      	ite	ge
 8009ec4:	6563      	strge	r3, [r4, #84]	; 0x54
 8009ec6:	81a3      	strhlt	r3, [r4, #12]
 8009ec8:	bd10      	pop	{r4, pc}

08009eca <__swrite>:
 8009eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ece:	461f      	mov	r7, r3
 8009ed0:	898b      	ldrh	r3, [r1, #12]
 8009ed2:	05db      	lsls	r3, r3, #23
 8009ed4:	4605      	mov	r5, r0
 8009ed6:	460c      	mov	r4, r1
 8009ed8:	4616      	mov	r6, r2
 8009eda:	d505      	bpl.n	8009ee8 <__swrite+0x1e>
 8009edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ee0:	2302      	movs	r3, #2
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	f000 f868 	bl	8009fb8 <_lseek_r>
 8009ee8:	89a3      	ldrh	r3, [r4, #12]
 8009eea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009eee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ef2:	81a3      	strh	r3, [r4, #12]
 8009ef4:	4632      	mov	r2, r6
 8009ef6:	463b      	mov	r3, r7
 8009ef8:	4628      	mov	r0, r5
 8009efa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009efe:	f000 b817 	b.w	8009f30 <_write_r>

08009f02 <__sseek>:
 8009f02:	b510      	push	{r4, lr}
 8009f04:	460c      	mov	r4, r1
 8009f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f0a:	f000 f855 	bl	8009fb8 <_lseek_r>
 8009f0e:	1c43      	adds	r3, r0, #1
 8009f10:	89a3      	ldrh	r3, [r4, #12]
 8009f12:	bf15      	itete	ne
 8009f14:	6560      	strne	r0, [r4, #84]	; 0x54
 8009f16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009f1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009f1e:	81a3      	strheq	r3, [r4, #12]
 8009f20:	bf18      	it	ne
 8009f22:	81a3      	strhne	r3, [r4, #12]
 8009f24:	bd10      	pop	{r4, pc}

08009f26 <__sclose>:
 8009f26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f2a:	f000 b813 	b.w	8009f54 <_close_r>
	...

08009f30 <_write_r>:
 8009f30:	b538      	push	{r3, r4, r5, lr}
 8009f32:	4d07      	ldr	r5, [pc, #28]	; (8009f50 <_write_r+0x20>)
 8009f34:	4604      	mov	r4, r0
 8009f36:	4608      	mov	r0, r1
 8009f38:	4611      	mov	r1, r2
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	602a      	str	r2, [r5, #0]
 8009f3e:	461a      	mov	r2, r3
 8009f40:	f7f8 f9f3 	bl	800232a <_write>
 8009f44:	1c43      	adds	r3, r0, #1
 8009f46:	d102      	bne.n	8009f4e <_write_r+0x1e>
 8009f48:	682b      	ldr	r3, [r5, #0]
 8009f4a:	b103      	cbz	r3, 8009f4e <_write_r+0x1e>
 8009f4c:	6023      	str	r3, [r4, #0]
 8009f4e:	bd38      	pop	{r3, r4, r5, pc}
 8009f50:	200004e0 	.word	0x200004e0

08009f54 <_close_r>:
 8009f54:	b538      	push	{r3, r4, r5, lr}
 8009f56:	4d06      	ldr	r5, [pc, #24]	; (8009f70 <_close_r+0x1c>)
 8009f58:	2300      	movs	r3, #0
 8009f5a:	4604      	mov	r4, r0
 8009f5c:	4608      	mov	r0, r1
 8009f5e:	602b      	str	r3, [r5, #0]
 8009f60:	f7f8 f9ff 	bl	8002362 <_close>
 8009f64:	1c43      	adds	r3, r0, #1
 8009f66:	d102      	bne.n	8009f6e <_close_r+0x1a>
 8009f68:	682b      	ldr	r3, [r5, #0]
 8009f6a:	b103      	cbz	r3, 8009f6e <_close_r+0x1a>
 8009f6c:	6023      	str	r3, [r4, #0]
 8009f6e:	bd38      	pop	{r3, r4, r5, pc}
 8009f70:	200004e0 	.word	0x200004e0

08009f74 <_fstat_r>:
 8009f74:	b538      	push	{r3, r4, r5, lr}
 8009f76:	4d07      	ldr	r5, [pc, #28]	; (8009f94 <_fstat_r+0x20>)
 8009f78:	2300      	movs	r3, #0
 8009f7a:	4604      	mov	r4, r0
 8009f7c:	4608      	mov	r0, r1
 8009f7e:	4611      	mov	r1, r2
 8009f80:	602b      	str	r3, [r5, #0]
 8009f82:	f7f8 f9fa 	bl	800237a <_fstat>
 8009f86:	1c43      	adds	r3, r0, #1
 8009f88:	d102      	bne.n	8009f90 <_fstat_r+0x1c>
 8009f8a:	682b      	ldr	r3, [r5, #0]
 8009f8c:	b103      	cbz	r3, 8009f90 <_fstat_r+0x1c>
 8009f8e:	6023      	str	r3, [r4, #0]
 8009f90:	bd38      	pop	{r3, r4, r5, pc}
 8009f92:	bf00      	nop
 8009f94:	200004e0 	.word	0x200004e0

08009f98 <_isatty_r>:
 8009f98:	b538      	push	{r3, r4, r5, lr}
 8009f9a:	4d06      	ldr	r5, [pc, #24]	; (8009fb4 <_isatty_r+0x1c>)
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	4604      	mov	r4, r0
 8009fa0:	4608      	mov	r0, r1
 8009fa2:	602b      	str	r3, [r5, #0]
 8009fa4:	f7f8 f9f9 	bl	800239a <_isatty>
 8009fa8:	1c43      	adds	r3, r0, #1
 8009faa:	d102      	bne.n	8009fb2 <_isatty_r+0x1a>
 8009fac:	682b      	ldr	r3, [r5, #0]
 8009fae:	b103      	cbz	r3, 8009fb2 <_isatty_r+0x1a>
 8009fb0:	6023      	str	r3, [r4, #0]
 8009fb2:	bd38      	pop	{r3, r4, r5, pc}
 8009fb4:	200004e0 	.word	0x200004e0

08009fb8 <_lseek_r>:
 8009fb8:	b538      	push	{r3, r4, r5, lr}
 8009fba:	4d07      	ldr	r5, [pc, #28]	; (8009fd8 <_lseek_r+0x20>)
 8009fbc:	4604      	mov	r4, r0
 8009fbe:	4608      	mov	r0, r1
 8009fc0:	4611      	mov	r1, r2
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	602a      	str	r2, [r5, #0]
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	f7f8 f9f2 	bl	80023b0 <_lseek>
 8009fcc:	1c43      	adds	r3, r0, #1
 8009fce:	d102      	bne.n	8009fd6 <_lseek_r+0x1e>
 8009fd0:	682b      	ldr	r3, [r5, #0]
 8009fd2:	b103      	cbz	r3, 8009fd6 <_lseek_r+0x1e>
 8009fd4:	6023      	str	r3, [r4, #0]
 8009fd6:	bd38      	pop	{r3, r4, r5, pc}
 8009fd8:	200004e0 	.word	0x200004e0

08009fdc <_read_r>:
 8009fdc:	b538      	push	{r3, r4, r5, lr}
 8009fde:	4d07      	ldr	r5, [pc, #28]	; (8009ffc <_read_r+0x20>)
 8009fe0:	4604      	mov	r4, r0
 8009fe2:	4608      	mov	r0, r1
 8009fe4:	4611      	mov	r1, r2
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	602a      	str	r2, [r5, #0]
 8009fea:	461a      	mov	r2, r3
 8009fec:	f7f8 f980 	bl	80022f0 <_read>
 8009ff0:	1c43      	adds	r3, r0, #1
 8009ff2:	d102      	bne.n	8009ffa <_read_r+0x1e>
 8009ff4:	682b      	ldr	r3, [r5, #0]
 8009ff6:	b103      	cbz	r3, 8009ffa <_read_r+0x1e>
 8009ff8:	6023      	str	r3, [r4, #0]
 8009ffa:	bd38      	pop	{r3, r4, r5, pc}
 8009ffc:	200004e0 	.word	0x200004e0

0800a000 <_init>:
 800a000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a002:	bf00      	nop
 800a004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a006:	bc08      	pop	{r3}
 800a008:	469e      	mov	lr, r3
 800a00a:	4770      	bx	lr

0800a00c <_fini>:
 800a00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a00e:	bf00      	nop
 800a010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a012:	bc08      	pop	{r3}
 800a014:	469e      	mov	lr, r3
 800a016:	4770      	bx	lr
