Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 07:50:16 2024
| Host         : DESKTOP-HEPM84F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    40          
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (10)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: uart/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.953        0.000                      0                18368        0.078        0.000                      0                18368        3.750        0.000                       0                  2605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.953        0.000                      0                18304        0.078        0.000                      0                18304        3.750        0.000                       0                  2605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.391        0.000                      0                   64        0.510        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/data_out_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 0.919ns (10.191%)  route 8.098ns (89.809%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  y_reg[1]/Q
                         net (fo=856, routed)         8.098    13.634    rom/mem_reg_0_255_146_146/A1
    SLICE_X8Y16          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.758 r  rom/mem_reg_0_255_146_146/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.758    rom/mem_reg_0_255_146_146/OD
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.241    13.999 r  rom/mem_reg_0_255_146_146/F7.B/O
                         net (fo=1, routed)           0.000    13.999    rom/mem_reg_0_255_146_146/O0
    SLICE_X8Y16          MUXF8 (Prop_muxf8_I0_O)      0.098    14.097 r  rom/mem_reg_0_255_146_146/F8/O
                         net (fo=1, routed)           0.000    14.097    rom/data_out0[146]
    SLICE_X8Y16          FDRE                                         r  rom/data_out_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.443    14.784    rom/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  rom/data_out_reg[146]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.113    15.050    rom/data_out_reg[146]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -14.097    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/data_out_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.919ns (10.196%)  route 8.094ns (89.804%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  y_reg[1]/Q
                         net (fo=856, routed)         8.094    13.630    rom/mem_reg_0_255_115_115/A1
    SLICE_X10Y17         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.754 r  rom/mem_reg_0_255_115_115/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.754    rom/mem_reg_0_255_115_115/OD
    SLICE_X10Y17         MUXF7 (Prop_muxf7_I0_O)      0.241    13.995 r  rom/mem_reg_0_255_115_115/F7.B/O
                         net (fo=1, routed)           0.000    13.995    rom/mem_reg_0_255_115_115/O0
    SLICE_X10Y17         MUXF8 (Prop_muxf8_I0_O)      0.098    14.093 r  rom/mem_reg_0_255_115_115/F8/O
                         net (fo=1, routed)           0.000    14.093    rom/data_out0[115]
    SLICE_X10Y17         FDRE                                         r  rom/data_out_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.443    14.784    rom/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  rom/data_out_reg[115]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X10Y17         FDRE (Setup_fdre_C_D)        0.113    15.050    rom/data_out_reg[115]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/data_out_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 1.666ns (18.723%)  route 7.233ns (81.277%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  y_reg[1]/Q
                         net (fo=856, routed)         7.233    12.768    rom/mem_reg_0_255_151_151/A1
    SLICE_X2Y20          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.908    13.677 r  rom/mem_reg_0_255_151_151/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.677    rom/mem_reg_0_255_151_151/OA
    SLICE_X2Y20          MUXF7 (Prop_muxf7_I1_O)      0.214    13.891 r  rom/mem_reg_0_255_151_151/F7.A/O
                         net (fo=1, routed)           0.000    13.891    rom/mem_reg_0_255_151_151/O1
    SLICE_X2Y20          MUXF8 (Prop_muxf8_I1_O)      0.088    13.979 r  rom/mem_reg_0_255_151_151/F8/O
                         net (fo=1, routed)           0.000    13.979    rom/data_out0[151]
    SLICE_X2Y20          FDRE                                         r  rom/data_out_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.508    14.849    rom/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  rom/data_out_reg[151]/C
                         clock pessimism              0.188    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.113    15.115    rom/data_out_reg[151]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/data_out_reg[161]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 2.153ns (24.530%)  route 6.623ns (75.470%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  y_reg[4]/Q
                         net (fo=853, routed)         6.623    12.159    rom/mem_reg_0_255_161_161/A4
    SLICE_X10Y27         RAMS64E (Prop_rams64e_ADR4_O)
                                                      1.400    13.558 r  rom/mem_reg_0_255_161_161/RAMS64E_B/O
                         net (fo=1, routed)           0.000    13.558    rom/mem_reg_0_255_161_161/OB
    SLICE_X10Y27         MUXF7 (Prop_muxf7_I0_O)      0.209    13.767 r  rom/mem_reg_0_255_161_161/F7.A/O
                         net (fo=1, routed)           0.000    13.767    rom/mem_reg_0_255_161_161/O1
    SLICE_X10Y27         MUXF8 (Prop_muxf8_I1_O)      0.088    13.855 r  rom/mem_reg_0_255_161_161/F8/O
                         net (fo=1, routed)           0.000    13.855    rom/data_out0[161]
    SLICE_X10Y27         FDRE                                         r  rom/data_out_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.437    14.778    rom/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  rom/data_out_reg[161]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)        0.113    15.044    rom/data_out_reg[161]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -13.855    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/data_out_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 2.110ns (24.091%)  route 6.648ns (75.909%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  y_reg[4]/Q
                         net (fo=853, routed)         6.648    12.183    rom/mem_reg_0_255_167_167/A4
    SLICE_X8Y27          RAMS64E (Prop_rams64e_ADR4_O)
                                                      1.357    13.540 r  rom/mem_reg_0_255_167_167/RAMS64E_B/O
                         net (fo=1, routed)           0.000    13.540    rom/mem_reg_0_255_167_167/OB
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I0_O)      0.209    13.749 r  rom/mem_reg_0_255_167_167/F7.A/O
                         net (fo=1, routed)           0.000    13.749    rom/mem_reg_0_255_167_167/O1
    SLICE_X8Y27          MUXF8 (Prop_muxf8_I1_O)      0.088    13.837 r  rom/mem_reg_0_255_167_167/F8/O
                         net (fo=1, routed)           0.000    13.837    rom/data_out0[167]
    SLICE_X8Y27          FDRE                                         r  rom/data_out_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.436    14.777    rom/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  rom/data_out_reg[167]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.113    15.043    rom/data_out_reg[167]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/data_out_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 1.075ns (12.215%)  route 7.725ns (87.785%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  y_reg[1]/Q
                         net (fo=856, routed)         7.725    13.261    rom/mem_reg_0_255_157_157/A1
    SLICE_X2Y21          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    13.578 r  rom/mem_reg_0_255_157_157/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.578    rom/mem_reg_0_255_157_157/OA
    SLICE_X2Y21          MUXF7 (Prop_muxf7_I1_O)      0.214    13.792 r  rom/mem_reg_0_255_157_157/F7.A/O
                         net (fo=1, routed)           0.000    13.792    rom/mem_reg_0_255_157_157/O1
    SLICE_X2Y21          MUXF8 (Prop_muxf8_I1_O)      0.088    13.880 r  rom/mem_reg_0_255_157_157/F8/O
                         net (fo=1, routed)           0.000    13.880    rom/data_out0[157]
    SLICE_X2Y21          FDRE                                         r  rom/data_out_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.507    14.848    rom/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  rom/data_out_reg[157]/C
                         clock pessimism              0.188    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.113    15.114    rom/data_out_reg[157]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/data_out_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 0.919ns (10.457%)  route 7.869ns (89.543%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  y_reg[1]/Q
                         net (fo=856, routed)         7.869    13.405    rom/mem_reg_0_255_153_153/A1
    SLICE_X6Y22          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.529 r  rom/mem_reg_0_255_153_153/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.529    rom/mem_reg_0_255_153_153/OD
    SLICE_X6Y22          MUXF7 (Prop_muxf7_I0_O)      0.241    13.770 r  rom/mem_reg_0_255_153_153/F7.B/O
                         net (fo=1, routed)           0.000    13.770    rom/mem_reg_0_255_153_153/O0
    SLICE_X6Y22          MUXF8 (Prop_muxf8_I0_O)      0.098    13.868 r  rom/mem_reg_0_255_153_153/F8/O
                         net (fo=1, routed)           0.000    13.868    rom/data_out0[153]
    SLICE_X6Y22          FDRE                                         r  rom/data_out_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.503    14.844    rom/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  rom/data_out_reg[153]/C
                         clock pessimism              0.188    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.113    15.110    rom/data_out_reg[153]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 tsg/cur_x_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_r1_1920_1983_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 1.455ns (17.629%)  route 6.798ns (82.371%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.551     5.072    tsg/clk_IBUF_BUFG
    SLICE_X53Y24         FDCE                                         r  tsg/cur_x_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  tsg/cur_x_reg_reg[1]_rep__0/Q
                         net (fo=114, routed)         1.945     7.473    tsg/dp_ram/ram_reg_r2_3968_4031_0_2/ADDRA1
    SLICE_X42Y36         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.597 r  tsg/dp_ram/ram_reg_r2_3968_4031_0_2/RAMA/O
                         net (fo=1, routed)           1.083     8.681    tsg/dp_ram/ram_reg_r2_3968_4031_0_2_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  tsg/dp_ram/ram_reg_r1_0_63_0_2_i_55/O
                         net (fo=1, routed)           0.000     8.805    tsg/dp_ram/ram_reg_r1_0_63_0_2_i_55_n_0
    SLICE_X43Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     9.022 r  tsg/dp_ram/ram_reg_r1_0_63_0_2_i_29/O
                         net (fo=1, routed)           0.000     9.022    tsg/dp_ram/ram_reg_r1_0_63_0_2_i_29_n_0
    SLICE_X43Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     9.116 r  tsg/dp_ram/ram_reg_r1_0_63_0_2_i_16/O
                         net (fo=1, routed)           1.129    10.245    tsg/dp_ram/ram_reg_r1_0_63_0_2_i_16_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.316    10.561 r  tsg/dp_ram/ram_reg_r1_0_63_0_2_i_11/O
                         net (fo=1, routed)           0.769    11.330    tsg/dp_ram/p_0_out[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I0_O)        0.124    11.454 r  tsg/dp_ram/ram_reg_r1_0_63_0_2_i_1/O
                         net (fo=128, routed)         1.872    13.326    tsg/dp_ram/ram_reg_r1_1920_1983_0_2/DIA
    SLICE_X34Y2          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_1920_1983_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.445    14.786    tsg/dp_ram/ram_reg_r1_1920_1983_0_2/WCLK
    SLICE_X34Y2          RAMD64E                                      r  tsg/dp_ram/ram_reg_r1_1920_1983_0_2/RAMA/CLK
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y2          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    14.612    tsg/dp_ram/ram_reg_r1_1920_1983_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/data_out_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 2.085ns (24.047%)  route 6.585ns (75.953%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  y_reg[0]/Q
                         net (fo=857, routed)         6.585    12.120    rom/mem_reg_0_255_220_220/A0
    SLICE_X12Y32         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.327    13.447 r  rom/mem_reg_0_255_220_220/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.447    rom/mem_reg_0_255_220_220/OA
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I1_O)      0.214    13.661 r  rom/mem_reg_0_255_220_220/F7.A/O
                         net (fo=1, routed)           0.000    13.661    rom/mem_reg_0_255_220_220/O1
    SLICE_X12Y32         MUXF8 (Prop_muxf8_I1_O)      0.088    13.749 r  rom/mem_reg_0_255_220_220/F8/O
                         net (fo=1, routed)           0.000    13.749    rom/data_out0[220]
    SLICE_X12Y32         FDRE                                         r  rom/data_out_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.442    14.783    rom/clk_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  rom/data_out_reg[220]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X12Y32         FDRE (Setup_fdre_C_D)        0.113    15.049    rom/data_out_reg[220]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -13.749    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/data_out_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.921ns (10.646%)  route 7.730ns (89.354%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  y_reg[4]/Q
                         net (fo=853, routed)         7.730    13.266    rom/mem_reg_0_255_170_170/A4
    SLICE_X8Y25          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    13.386 r  rom/mem_reg_0_255_170_170/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.386    rom/mem_reg_0_255_170_170/OC
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247    13.633 r  rom/mem_reg_0_255_170_170/F7.B/O
                         net (fo=1, routed)           0.000    13.633    rom/mem_reg_0_255_170_170/O0
    SLICE_X8Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    13.731 r  rom/mem_reg_0_255_170_170/F8/O
                         net (fo=1, routed)           0.000    13.731    rom/data_out0[170]
    SLICE_X8Y25          FDRE                                         r  rom/data_out_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.433    14.774    rom/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  rom/data_out_reg[170]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)        0.113    15.040    rom/data_out_reg[170]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  1.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/data_out_reg[177]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.250ns (52.873%)  route 0.223ns (47.127%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.559     1.442    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  y_reg[6]/Q
                         net (fo=1275, routed)        0.223     1.806    rom/mem_reg_0_255_177_177/A6
    SLICE_X34Y34         MUXF7 (Prop_muxf7_S_O)       0.090     1.896 r  rom/mem_reg_0_255_177_177/F7.A/O
                         net (fo=1, routed)           0.000     1.896    rom/mem_reg_0_255_177_177/O1
    SLICE_X34Y34         MUXF8 (Prop_muxf8_I1_O)      0.019     1.915 r  rom/mem_reg_0_255_177_177/F8/O
                         net (fo=1, routed)           0.000     1.915    rom/data_out0[177]
    SLICE_X34Y34         FDRE                                         r  rom/data_out_reg[177]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.825     1.952    rom/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  rom/data_out_reg[177]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.134     1.837    rom/data_out_reg[177]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.564     1.447    tsg/clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  tsg/pix_x1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  tsg/pix_x1_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.644    tsg/pix_x1_reg[3]
    SLICE_X15Y11         FDCE                                         r  tsg/pix_x2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.834     1.961    tsg/clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  tsg/pix_x2_reg_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y11         FDCE (Hold_fdce_C_D)         0.075     1.522    tsg/pix_x2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.564     1.447    tsg/clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  tsg/pix_x1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  tsg/pix_x1_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     1.644    tsg/pix_x1_reg[5]
    SLICE_X15Y11         FDCE                                         r  tsg/pix_x2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.834     1.961    tsg/clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  tsg/pix_x2_reg_reg[5]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y11         FDCE (Hold_fdce_C_D)         0.071     1.518    tsg/pix_x2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rom/data_out_reg[249]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/mem_reg_0_255_249_249/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.562     1.445    rom/clk_IBUF_BUFG
    SLICE_X54Y36         FDRE                                         r  rom/data_out_reg[249]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  rom/data_out_reg[249]/Q
                         net (fo=5, routed)           0.110     1.719    rom/mem_reg_0_255_249_249/D
    SLICE_X54Y36         RAMS64E                                      r  rom/mem_reg_0_255_249_249/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.832     1.959    rom/mem_reg_0_255_249_249/WCLK
    SLICE_X54Y36         RAMS64E                                      r  rom/mem_reg_0_255_249_249/RAMS64E_D/CLK
                         clock pessimism             -0.514     1.445    
    SLICE_X54Y36         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.589    rom/mem_reg_0_255_249_249/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rom/data_out_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/mem_reg_0_255_120_120/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.556     1.439    rom/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  rom/data_out_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  rom/data_out_reg[120]/Q
                         net (fo=5, routed)           0.110     1.713    rom/mem_reg_0_255_120_120/D
    SLICE_X12Y21         RAMS64E                                      r  rom/mem_reg_0_255_120_120/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.824     1.951    rom/mem_reg_0_255_120_120/WCLK
    SLICE_X12Y21         RAMS64E                                      r  rom/mem_reg_0_255_120_120/RAMS64E_D/CLK
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y21         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.583    rom/mem_reg_0_255_120_120/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rom/data_out_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/mem_reg_0_255_69_69/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.562     1.445    rom/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  rom/data_out_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  rom/data_out_reg[69]/Q
                         net (fo=5, routed)           0.110     1.719    rom/mem_reg_0_255_69_69/D
    SLICE_X42Y50         RAMS64E                                      r  rom/mem_reg_0_255_69_69/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.832     1.959    rom/mem_reg_0_255_69_69/WCLK
    SLICE_X42Y50         RAMS64E                                      r  rom/mem_reg_0_255_69_69/RAMS64E_D/CLK
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y50         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.589    rom/mem_reg_0_255_69_69/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rom/data_out_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/mem_reg_0_255_97_97/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.562     1.445    rom/clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  rom/data_out_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  rom/data_out_reg[97]/Q
                         net (fo=5, routed)           0.119     1.728    rom/mem_reg_0_255_97_97/D
    SLICE_X14Y36         RAMS64E                                      r  rom/mem_reg_0_255_97_97/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.831     1.958    rom/mem_reg_0_255_97_97/WCLK
    SLICE_X14Y36         RAMS64E                                      r  rom/mem_reg_0_255_97_97/RAMS64E_D/CLK
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y36         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.589    rom/mem_reg_0_255_97_97/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rom/data_out_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/mem_reg_0_255_147_147/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.556     1.439    rom/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  rom/data_out_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  rom/data_out_reg[147]/Q
                         net (fo=5, routed)           0.119     1.722    rom/mem_reg_0_255_147_147/D
    SLICE_X8Y21          RAMS64E                                      r  rom/mem_reg_0_255_147_147/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.824     1.951    rom/mem_reg_0_255_147_147/WCLK
    SLICE_X8Y21          RAMS64E                                      r  rom/mem_reg_0_255_147_147/RAMS64E_D/CLK
                         clock pessimism             -0.512     1.439    
    SLICE_X8Y21          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.583    rom/mem_reg_0_255_147_147/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rom/data_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/mem_reg_0_255_46_46/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.564     1.447    rom/clk_IBUF_BUFG
    SLICE_X50Y38         FDRE                                         r  rom/data_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  rom/data_out_reg[46]/Q
                         net (fo=5, routed)           0.119     1.730    rom/mem_reg_0_255_46_46/D
    SLICE_X50Y38         RAMS64E                                      r  rom/mem_reg_0_255_46_46/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.835     1.962    rom/mem_reg_0_255_46_46/WCLK
    SLICE_X50Y38         RAMS64E                                      r  rom/mem_reg_0_255_46_46/RAMS64E_D/CLK
                         clock pessimism             -0.515     1.447    
    SLICE_X50Y38         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.591    rom/mem_reg_0_255_46_46/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rom/data_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/mem_reg_0_255_60_60/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.561     1.444    rom/clk_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  rom/data_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  rom/data_out_reg[60]/Q
                         net (fo=5, routed)           0.119     1.727    rom/mem_reg_0_255_60_60/D
    SLICE_X52Y33         RAMS64E                                      r  rom/mem_reg_0_255_60_60/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.830     1.957    rom/mem_reg_0_255_60_60/WCLK
    SLICE_X52Y33         RAMS64E                                      r  rom/mem_reg_0_255_60_60/RAMS64E_D/CLK
                         clock pessimism             -0.513     1.444    
    SLICE_X52Y33         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.588    rom/mem_reg_0_255_60_60/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    tsg/a_rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y34   rgb_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y31   rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y34   rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y31   rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X33Y33   rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X33Y33   rgb_reg_reg[11]_lopt_replica_5/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y34   rgb_reg_reg[11]_lopt_replica_6/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y34   rgb_reg_reg[11]_lopt_replica_7/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y37   rom/mem_reg_0_255_101_101/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y37   rom/mem_reg_0_255_101_101/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y34   rom/mem_reg_0_255_100_100/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y37   rom/mem_reg_0_255_101_101/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y37   rom/mem_reg_0_255_101_101/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y1_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 0.456ns (7.592%)  route 5.550ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.617     5.138    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         5.550    11.144    tsg/rs
    SLICE_X11Y13         FDCE                                         f  tsg/pix_y1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.446    14.787    tsg/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  tsg/pix_y1_reg_reg[6]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X11Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.535    tsg/pix_y1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 0.456ns (7.592%)  route 5.550ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.617     5.138    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         5.550    11.144    tsg/rs
    SLICE_X11Y13         FDCE                                         f  tsg/pix_y2_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.446    14.787    tsg/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  tsg/pix_y2_reg_reg[6]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X11Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.535    tsg/pix_y2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.456ns (7.594%)  route 5.549ns (92.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.617     5.138    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         5.549    11.143    tsg/rs
    SLICE_X15Y14         FDCE                                         f  tsg/pix_x1_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.445    14.786    tsg/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  tsg/pix_x1_reg_reg[2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X15Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    tsg/pix_x1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.456ns (7.594%)  route 5.549ns (92.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.617     5.138    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         5.549    11.143    tsg/rs
    SLICE_X15Y14         FDCE                                         f  tsg/pix_x2_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.445    14.786    tsg/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  tsg/pix_x2_reg_reg[2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X15Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    tsg/pix_x2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.456ns (7.649%)  route 5.506ns (92.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.617     5.138    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         5.506    11.100    tsg/rs
    SLICE_X9Y9           FDCE                                         f  tsg/pix_x1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.448    14.789    tsg/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  tsg/pix_x1_reg_reg[1]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X9Y9           FDCE (Recov_fdce_C_CLR)     -0.405    14.537    tsg/pix_x1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.456ns (7.649%)  route 5.506ns (92.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.617     5.138    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         5.506    11.100    tsg/rs
    SLICE_X9Y9           FDCE                                         f  tsg/pix_x2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.448    14.789    tsg/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  tsg/pix_x2_reg_reg[0]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X9Y9           FDCE (Recov_fdce_C_CLR)     -0.405    14.537    tsg/pix_x2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.456ns (7.649%)  route 5.506ns (92.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.617     5.138    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         5.506    11.100    tsg/rs
    SLICE_X9Y9           FDCE                                         f  tsg/pix_x2_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.448    14.789    tsg/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  tsg/pix_x2_reg_reg[1]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X9Y9           FDCE (Recov_fdce_C_CLR)     -0.405    14.537    tsg/pix_x2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.456ns (7.715%)  route 5.455ns (92.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.617     5.138    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         5.455    11.049    tsg/rs
    SLICE_X13Y12         FDCE                                         f  tsg/pix_x1_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.446    14.787    tsg/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  tsg/pix_x1_reg_reg[7]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X13Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.535    tsg/pix_x1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.456ns (7.715%)  route 5.455ns (92.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.617     5.138    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         5.455    11.049    tsg/rs
    SLICE_X13Y12         FDCE                                         f  tsg/pix_x2_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.446    14.787    tsg/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  tsg/pix_x2_reg_reg[7]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X13Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.535    tsg/pix_x2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y1_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.456ns (8.051%)  route 5.208ns (91.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.617     5.138    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         5.208    10.802    tsg/rs
    SLICE_X13Y10         FDCE                                         f  tsg/pix_y1_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.448    14.789    tsg/clk_IBUF_BUFG
    SLICE_X13Y10         FDCE                                         r  tsg/pix_y1_reg_reg[4]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X13Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.537    tsg/pix_y1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  3.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.304%)  route 0.295ns (67.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.581     1.464    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         0.295     1.901    tsg/rs
    SLICE_X59Y20         FDCE                                         f  tsg/cur_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.853     1.980    tsg/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  tsg/cur_y_reg_reg[0]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    tsg/cur_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.304%)  route 0.295ns (67.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.581     1.464    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         0.295     1.901    tsg/rs
    SLICE_X59Y20         FDCE                                         f  tsg/cur_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.853     1.980    tsg/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  tsg/cur_y_reg_reg[1]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    tsg/cur_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.304%)  route 0.295ns (67.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.581     1.464    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         0.295     1.901    tsg/rs
    SLICE_X59Y20         FDCE                                         f  tsg/cur_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.853     1.980    tsg/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  tsg/cur_y_reg_reg[2]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    tsg/cur_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.304%)  route 0.295ns (67.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.581     1.464    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         0.295     1.901    tsg/rs
    SLICE_X59Y20         FDCE                                         f  tsg/cur_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.853     1.980    tsg/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  tsg/cur_y_reg_reg[4]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    tsg/cur_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.985%)  route 0.300ns (68.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.581     1.464    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         0.300     1.905    tsg/rs
    SLICE_X58Y20         FDCE                                         f  tsg/cur_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.853     1.980    tsg/clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  tsg/cur_x_reg_reg[5]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X58Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    tsg/cur_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.808%)  route 0.332ns (70.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.581     1.464    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         0.332     1.937    tsg/rs
    SLICE_X59Y19         FDCE                                         f  tsg/cur_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.854     1.981    tsg/clk_IBUF_BUFG
    SLICE_X59Y19         FDCE                                         r  tsg/cur_y_reg_reg[3]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X59Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.391    tsg/cur_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.569%)  route 0.320ns (69.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.581     1.464    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         0.320     1.925    tsg/rs
    SLICE_X57Y23         FDCE                                         f  tsg/cur_x_reg_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.822     1.949    tsg/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  tsg/cur_x_reg_reg[1]_rep__2/C
                         clock pessimism             -0.478     1.471    
    SLICE_X57Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    tsg/cur_x_reg_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[3]_rep/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.569%)  route 0.320ns (69.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.581     1.464    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         0.320     1.925    tsg/rs
    SLICE_X57Y23         FDCE                                         f  tsg/cur_x_reg_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.822     1.949    tsg/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  tsg/cur_x_reg_reg[3]_rep/C
                         clock pessimism             -0.478     1.471    
    SLICE_X57Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    tsg/cur_x_reg_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.569%)  route 0.320ns (69.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.581     1.464    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         0.320     1.925    tsg/rs
    SLICE_X57Y23         FDCE                                         f  tsg/cur_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.822     1.949    tsg/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  tsg/cur_x_reg_reg[4]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X57Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    tsg/cur_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 tsg/sp/sout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[0]_rep/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.266%)  route 0.376ns (72.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.581     1.464    tsg/sp/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  tsg/sp/sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  tsg/sp/sout_reg/Q
                         net (fo=138, routed)         0.376     1.981    tsg/rs
    SLICE_X57Y22         FDCE                                         f  tsg/cur_x_reg_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.824     1.951    tsg/clk_IBUF_BUFG
    SLICE_X57Y22         FDCE                                         r  tsg/cur_x_reg_reg[0]_rep/C
                         clock pessimism             -0.478     1.473    
    SLICE_X57Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    tsg/cur_x_reg_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.600    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.668ns  (logic 4.339ns (44.878%)  route 5.329ns (55.122%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.403     1.859    uart/q7seg/ps[0]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.124     1.983 r  uart/q7seg/g0_b0_i_4/O
                         net (fo=14, routed)          1.061     3.044    uart/q7seg/g0_b0_i_4_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.168 r  uart/q7seg/g0_b0/O
                         net (fo=1, routed)           0.670     3.838    uart/q7seg/g0_b0_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     3.962 r  uart/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.195     6.157    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.668 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.668    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.573ns  (logic 4.576ns (47.798%)  route 4.997ns (52.202%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.403     1.859    uart/q7seg/ps[0]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.150     2.009 r  uart/q7seg/g0_b0_i_5/O
                         net (fo=14, routed)          0.921     2.930    uart/q7seg/g0_b0_i_5_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I4_O)        0.326     3.256 r  uart/q7seg/g1_b4/O
                         net (fo=1, routed)           0.812     4.068    uart/q7seg/g1_b4_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.192 r  uart/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861     6.053    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.573 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.573    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.552ns  (logic 4.364ns (45.685%)  route 5.188ns (54.315%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.403     1.859    uart/q7seg/ps[0]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.124     1.983 r  uart/q7seg/g0_b0_i_4/O
                         net (fo=14, routed)          1.061     3.044    uart/q7seg/g0_b0_i_4_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.168 r  uart/q7seg/g0_b3/O
                         net (fo=1, routed)           0.670     3.838    uart/q7seg/g0_b3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.124     3.962 r  uart/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.054     6.016    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.552 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.552    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.501ns  (logic 4.585ns (48.261%)  route 4.916ns (51.739%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.403     1.859    uart/q7seg/ps[0]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.150     2.009 r  uart/q7seg/g0_b0_i_5/O
                         net (fo=14, routed)          0.648     2.656    uart/q7seg/g0_b0_i_5_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.326     2.982 r  uart/q7seg/g0_b1/O
                         net (fo=1, routed)           0.670     3.653    uart/q7seg/g0_b1_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.777 r  uart/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.195     5.972    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.501 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.501    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.470ns  (logic 4.363ns (46.073%)  route 5.107ns (53.927%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.403     1.859    uart/q7seg/ps[0]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.124     1.983 r  uart/q7seg/g0_b0_i_4/O
                         net (fo=14, routed)          1.219     3.201    uart/q7seg/g0_b0_i_4_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.325 r  uart/q7seg/g1_b2/O
                         net (fo=1, routed)           0.433     3.758    uart/q7seg/g1_b2_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124     3.882 r  uart/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.052     5.935    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.470 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.470    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.426ns  (logic 4.560ns (48.381%)  route 4.866ns (51.619%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.403     1.859    uart/q7seg/ps[0]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.150     2.009 r  uart/q7seg/g0_b0_i_5/O
                         net (fo=14, routed)          0.860     2.868    uart/q7seg/g0_b0_i_5_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I4_O)        0.326     3.194 r  uart/q7seg/g0_b5/O
                         net (fo=1, routed)           0.742     3.936    uart/q7seg/g0_b5_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.060 r  uart/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.861     5.922    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.426 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.426    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.313ns  (logic 4.587ns (49.261%)  route 4.725ns (50.739%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE                         0.000     0.000 r  uart/q7seg/ps_reg[0]/C
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/q7seg/ps_reg[0]/Q
                         net (fo=19, routed)          1.403     1.859    uart/q7seg/ps[0]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.150     2.009 r  uart/q7seg/g0_b0_i_5/O
                         net (fo=14, routed)          1.090     3.099    uart/q7seg/g0_b0_i_5_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I4_O)        0.326     3.425 r  uart/q7seg/g1_b6/O
                         net (fo=1, routed)           0.433     3.858    uart/q7seg/g1_b6_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124     3.982 r  uart/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.799     5.781    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.313 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.313    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 1.456ns (17.580%)  route 6.827ns (82.420%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=109, routed)         6.827     8.283    vga/reset_IBUF
    SLICE_X10Y11         FDCE                                         f  vga/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 1.456ns (17.580%)  route 6.827ns (82.420%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=109, routed)         6.827     8.283    vga/reset_IBUF
    SLICE_X10Y11         FDCE                                         f  vga/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.151ns  (logic 1.456ns (17.865%)  route 6.695ns (82.135%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=109, routed)         6.695     8.151    vga/reset_IBUF
    SLICE_X8Y11          FDCE                                         f  vga/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE                         0.000     0.000 r  uart/genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X59Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X59Y9          FDRE                                         r  uart/genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[11].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[11].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE                         0.000     0.000 r  uart/genblk1[11].fDiv/clkDiv_reg/C
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[11].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[11].fDiv/clkDiv_reg_0
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[11].fDiv/clkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[11].fDiv/clkDiv_i_1__10_n_0
    SLICE_X61Y9          FDRE                                         r  uart/genblk1[11].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE                         0.000     0.000 r  uart/genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X63Y8          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[14].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[14].fDiv/clkDiv_i_1__13_n_0
    SLICE_X63Y8          FDRE                                         r  uart/genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[15].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[15].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDRE                         0.000     0.000 r  uart/genblk1[15].fDiv/clkDiv_reg/C
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[15].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[15].fDiv/clkDiv_reg_0
    SLICE_X63Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[15].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[15].fDiv/clkDiv_i_1__14_n_0
    SLICE_X63Y7          FDRE                                         r  uart/genblk1[15].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[4].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[4].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE                         0.000     0.000 r  uart/genblk1[4].fDiv/clkDiv_reg/C
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[4].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[4].fDiv/clkDiv_reg_0
    SLICE_X65Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[4].fDiv/clkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[4].fDiv/clkDiv_i_1__3_n_0
    SLICE_X65Y9          FDRE                                         r  uart/genblk1[4].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE                         0.000     0.000 r  uart/genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X63Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[5].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[5].fDiv/clkDiv_i_1__4_n_0
    SLICE_X63Y10         FDRE                                         r  uart/genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[6].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[6].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE                         0.000     0.000 r  uart/genblk1[6].fDiv/clkDiv_reg/C
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[6].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[6].fDiv/clkDiv_reg_0
    SLICE_X63Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[6].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[6].fDiv/clkDiv_i_1__5_n_0
    SLICE_X63Y9          FDRE                                         r  uart/genblk1[6].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fdivTarget/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/fdivTarget/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE                         0.000     0.000 r  uart/fdivTarget/clkDiv_reg/C
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/fdivTarget/clkDiv_reg/Q
                         net (fo=3, routed)           0.168     0.309    uart/fdivTarget/CLK
    SLICE_X61Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/fdivTarget/clkDiv_i_1__17/O
                         net (fo=1, routed)           0.000     0.354    uart/fdivTarget/clkDiv_i_1__17_n_0
    SLICE_X61Y10         FDRE                                         r  uart/fdivTarget/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[16].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[16].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE                         0.000     0.000 r  uart/genblk1[16].fDiv/clkDiv_reg/C
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[16].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[16].fDiv/clkDiv_reg_0
    SLICE_X61Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[16].fDiv/clkDiv_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[16].fDiv/clkDiv_i_1__15_n_0
    SLICE_X61Y7          FDRE                                         r  uart/genblk1[16].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/genblk1[17].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/genblk1[17].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE                         0.000     0.000 r  uart/genblk1[17].fDiv/clkDiv_reg/C
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/genblk1[17].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/genblk1[17].fDiv/clkDiv_reg_0
    SLICE_X61Y8          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart/genblk1[17].fDiv/clkDiv_i_1__16/O
                         net (fo=1, routed)           0.000     0.354    uart/genblk1[17].fDiv/clkDiv_i_1__16_n_0
    SLICE_X61Y8          FDRE                                         r  uart/genblk1[17].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.183ns  (logic 4.569ns (49.752%)  route 4.614ns (50.248%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.632     5.153    uart/receiver/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  uart/receiver/r_Rx_Byte_reg[2]/Q
                         net (fo=4, routed)           0.833     6.442    uart/q7seg/g0_b0_2
    SLICE_X61Y12         LUT3 (Prop_lut3_I1_O)        0.152     6.594 r  uart/q7seg/g0_b0_i_3/O
                         net (fo=14, routed)          0.916     7.510    uart/q7seg/g0_b0_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I2_O)        0.326     7.836 r  uart/q7seg/g0_b0/O
                         net (fo=1, routed)           0.670     8.507    uart/q7seg/g0_b0_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.631 r  uart/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.195    10.826    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.336 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.336    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.153ns  (logic 4.578ns (50.017%)  route 4.575ns (49.983%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.632     5.153    uart/receiver/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  uart/receiver/r_Rx_Byte_reg[4]/Q
                         net (fo=5, routed)           0.980     6.589    uart/q7seg/g0_b0_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.152     6.741 r  uart/q7seg/g0_b0_i_5/O
                         net (fo=14, routed)          0.921     7.662    uart/q7seg/g0_b0_i_5_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I4_O)        0.326     7.988 r  uart/q7seg/g1_b4/O
                         net (fo=1, routed)           0.812     8.801    uart/q7seg/g1_b4_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.925 r  uart/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861    10.786    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.306 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.306    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.080ns  (logic 4.587ns (50.519%)  route 4.493ns (49.481%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.632     5.153    uart/receiver/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  uart/receiver/r_Rx_Byte_reg[4]/Q
                         net (fo=5, routed)           0.980     6.589    uart/q7seg/g0_b0_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.152     6.741 r  uart/q7seg/g0_b0_i_5/O
                         net (fo=14, routed)          0.648     7.389    uart/q7seg/g0_b0_i_5_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.326     7.715 r  uart/q7seg/g0_b1/O
                         net (fo=1, routed)           0.670     8.385    uart/q7seg/g0_b1_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  uart/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.195    10.704    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.233 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.233    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.005ns  (logic 4.562ns (50.663%)  route 4.443ns (49.337%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.632     5.153    uart/receiver/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  uart/receiver/r_Rx_Byte_reg[4]/Q
                         net (fo=5, routed)           0.980     6.589    uart/q7seg/g0_b0_4
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.152     6.741 r  uart/q7seg/g0_b0_i_5/O
                         net (fo=14, routed)          0.860     7.601    uart/q7seg/g0_b0_i_5_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I4_O)        0.326     7.927 r  uart/q7seg/g0_b5/O
                         net (fo=1, routed)           0.742     8.669    uart/q7seg/g0_b5_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  uart/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.861    10.654    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.159 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.159    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.925ns  (logic 4.364ns (48.890%)  route 4.562ns (51.110%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.632     5.153    uart/receiver/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  uart/receiver/r_Rx_Byte_reg[5]/Q
                         net (fo=5, routed)           0.610     6.219    uart/q7seg/g0_b0_5
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.124     6.343 r  uart/q7seg/g0_b0_i_6/O
                         net (fo=14, routed)          1.228     7.571    uart/q7seg/g0_b0_i_6_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.695 r  uart/q7seg/g0_b3/O
                         net (fo=1, routed)           0.670     8.365    uart/q7seg/g0_b3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.489 r  uart/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.054    10.543    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.079 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.079    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 4.589ns (51.526%)  route 4.318ns (48.474%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.632     5.153    uart/receiver/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  uart/receiver/r_Rx_Byte_reg[2]/Q
                         net (fo=4, routed)           0.833     6.442    uart/q7seg/g0_b0_2
    SLICE_X61Y12         LUT3 (Prop_lut3_I1_O)        0.152     6.594 r  uart/q7seg/g0_b0_i_3/O
                         net (fo=14, routed)          0.725     7.319    uart/q7seg/g0_b0_i_3_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I2_O)        0.326     7.645 r  uart/q7seg/g0_b6/O
                         net (fo=1, routed)           0.961     8.606    uart/q7seg/g0_b6_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  uart/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.799    10.529    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.060 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.060    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/r_Rx_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.750ns  (logic 4.363ns (49.867%)  route 4.386ns (50.133%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.635     5.156    uart/receiver/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  uart/receiver/r_Rx_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/receiver/r_Rx_Byte_reg[3]/Q
                         net (fo=4, routed)           0.682     6.294    uart/q7seg/g0_b0_3
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.418 r  uart/q7seg/g0_b0_i_4/O
                         net (fo=14, routed)          1.219     7.637    uart/q7seg/g0_b0_i_4_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.761 r  uart/q7seg/g1_b2/O
                         net (fo=1, routed)           0.433     8.194    uart/q7seg/g1_b2_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.318 r  uart/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.052    10.371    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.906 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.906    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 3.976ns (45.780%)  route 4.709ns (54.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.637     5.158    uart/transmitter/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  uart/transmitter/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  uart/transmitter/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           4.709    10.323    RsTx_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    13.843 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    13.843    RsTx
    A14                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.827ns  (logic 3.986ns (58.393%)  route 2.841ns (41.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.557     5.078    clk_IBUF_BUFG
    SLICE_X32Y33         FDSE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.841     8.375    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.905 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.905    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.716ns  (logic 3.980ns (59.262%)  route 2.736ns (40.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X32Y34         FDSE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456     5.535 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.736     8.271    rgb_reg_reg[11]_lopt_replica_7_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.795 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.795    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[7]/Q
                         net (fo=23, routed)          0.113     1.699    vga/v_count_reg_reg[8]_0[7]
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.744 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.744    vga/v_count_next[0]_i_1_n_0
    SLICE_X8Y13          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.839%)  route 0.115ns (38.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[7]/Q
                         net (fo=23, routed)          0.115     1.701    vga/v_count_reg_reg[8]_0[7]
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.746 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.746    vga/v_count_next[7]_i_1_n_0
    SLICE_X8Y13          FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga/v_count_reg_reg[8]/Q
                         net (fo=21, routed)          0.147     1.734    vga/v_count_reg_reg[8]_0[8]
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.779    vga/v_count_next[8]_i_1_n_0
    SLICE_X8Y12          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.530%)  route 0.161ns (46.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[9]/Q
                         net (fo=20, routed)          0.161     1.746    vga/h_count_reg_reg[9]_0[9]
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.791    vga/h_count_next[7]
    SLICE_X13Y16         FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (53.036%)  route 0.165ns (46.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[7]/Q
                         net (fo=26, routed)          0.165     1.751    vga/h_count_reg_reg[9]_0[7]
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    vga/h_count_next[1]
    SLICE_X13Y14         FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.530%)  route 0.168ns (47.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[8]/Q
                         net (fo=25, routed)          0.168     1.752    vga/h_count_reg_reg[9]_0[8]
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    vga/h_count_next[3]
    SLICE_X12Y17         FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.235%)  route 0.170ns (47.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[8]/Q
                         net (fo=25, routed)          0.170     1.754    vga/h_count_reg_reg[9]_0[8]
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga/h_count_next[2]
    SLICE_X12Y17         FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.791%)  route 0.187ns (47.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/v_count_reg_reg[9]/Q
                         net (fo=17, routed)          0.187     1.796    vga/w_y[9]
    SLICE_X10Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    vga/v_count_next[3]_i_1_n_0
    SLICE_X10Y13         FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.743%)  route 0.212ns (53.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[8]/Q
                         net (fo=25, routed)          0.212     1.796    vga/h_count_reg_reg[9]_0[8]
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.841    vga/h_count_next[4]
    SLICE_X13Y18         FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (47.004%)  route 0.210ns (52.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/v_count_reg_reg[6]/Q
                         net (fo=24, routed)          0.210     1.798    vga/v_count_reg_reg[8]_0[6]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.843    vga/v_count_next[6]_i_1_n_0
    SLICE_X8Y11          FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.626ns  (logic 1.704ns (16.038%)  route 8.922ns (83.962%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=109, routed)         6.458     7.914    vga/reset_IBUF
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  vga/x[8]_i_6/O
                         net (fo=3, routed)           1.793     9.831    vga/x[8]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  vga/x[8]_i_1/O
                         net (fo=17, routed)          0.671    10.626    vga_n_6
    SLICE_X36Y34         FDRE                                         r  y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.439     4.780    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  y_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.626ns  (logic 1.704ns (16.038%)  route 8.922ns (83.962%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=109, routed)         6.458     7.914    vga/reset_IBUF
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  vga/x[8]_i_6/O
                         net (fo=3, routed)           1.793     9.831    vga/x[8]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  vga/x[8]_i_1/O
                         net (fo=17, routed)          0.671    10.626    vga_n_6
    SLICE_X36Y34         FDRE                                         r  y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.439     4.780    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  y_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.622ns  (logic 1.704ns (16.044%)  route 8.918ns (83.956%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=109, routed)         6.458     7.914    vga/reset_IBUF
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  vga/x[8]_i_6/O
                         net (fo=3, routed)           1.793     9.831    vga/x[8]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  vga/x[8]_i_1/O
                         net (fo=17, routed)          0.667    10.622    vga_n_6
    SLICE_X37Y34         FDRE                                         r  y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.439     4.780    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  y_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.622ns  (logic 1.704ns (16.044%)  route 8.918ns (83.956%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=109, routed)         6.458     7.914    vga/reset_IBUF
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  vga/x[8]_i_6/O
                         net (fo=3, routed)           1.793     9.831    vga/x[8]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  vga/x[8]_i_1/O
                         net (fo=17, routed)          0.667    10.622    vga_n_6
    SLICE_X37Y34         FDRE                                         r  y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.439     4.780    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  y_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.622ns  (logic 1.704ns (16.044%)  route 8.918ns (83.956%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=109, routed)         6.458     7.914    vga/reset_IBUF
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  vga/x[8]_i_6/O
                         net (fo=3, routed)           1.793     9.831    vga/x[8]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  vga/x[8]_i_1/O
                         net (fo=17, routed)          0.667    10.622    vga_n_6
    SLICE_X37Y34         FDRE                                         r  y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.439     4.780    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  y_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.622ns  (logic 1.704ns (16.044%)  route 8.918ns (83.956%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=109, routed)         6.458     7.914    vga/reset_IBUF
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  vga/x[8]_i_6/O
                         net (fo=3, routed)           1.793     9.831    vga/x[8]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  vga/x[8]_i_1/O
                         net (fo=17, routed)          0.667    10.622    vga_n_6
    SLICE_X37Y34         FDRE                                         r  y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.439     4.780    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  y_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.539ns  (logic 1.704ns (16.171%)  route 8.835ns (83.829%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=109, routed)         6.458     7.914    vga/reset_IBUF
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  vga/x[8]_i_6/O
                         net (fo=3, routed)           1.793     9.831    vga/x[8]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  vga/x[8]_i_1/O
                         net (fo=17, routed)          0.584    10.539    vga_n_6
    SLICE_X38Y32         FDRE                                         r  x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.437     4.778    clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  x_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.539ns  (logic 1.704ns (16.171%)  route 8.835ns (83.829%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=109, routed)         6.458     7.914    vga/reset_IBUF
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  vga/x[8]_i_6/O
                         net (fo=3, routed)           1.793     9.831    vga/x[8]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  vga/x[8]_i_1/O
                         net (fo=17, routed)          0.584    10.539    vga_n_6
    SLICE_X39Y32         FDRE                                         r  x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.437     4.778    clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  x_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.539ns  (logic 1.704ns (16.171%)  route 8.835ns (83.829%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=109, routed)         6.458     7.914    vga/reset_IBUF
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  vga/x[8]_i_6/O
                         net (fo=3, routed)           1.793     9.831    vga/x[8]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  vga/x[8]_i_1/O
                         net (fo=17, routed)          0.584    10.539    vga_n_6
    SLICE_X39Y32         FDRE                                         r  x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.437     4.778    clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  x_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.539ns  (logic 1.704ns (16.171%)  route 8.835ns (83.829%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=109, routed)         6.458     7.914    vga/reset_IBUF
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  vga/x[8]_i_6/O
                         net (fo=3, routed)           1.793     9.831    vga/x[8]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  vga/x[8]_i_1/O
                         net (fo=17, routed)          0.584    10.539    vga_n_6
    SLICE_X39Y32         FDRE                                         r  x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        1.437     4.778    clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  x_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    vga/h_count_next_reg_n_0_[5]
    SLICE_X15Y17         FDRE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.828     1.955    vga/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X13Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    vga/h_count_next_reg_n_0_[1]
    SLICE_X13Y15         FDRE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.830     1.957    vga/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.113     0.277    vga/v_count_next_reg_n_0_[4]
    SLICE_X11Y11         FDRE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next_reg_n_0_[0]
    SLICE_X9Y13          FDRE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next_reg_n_0_[6]
    SLICE_X9Y11          FDRE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next_reg_n_0_[7]
    SLICE_X9Y13          FDRE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.117     0.281    vga/v_count_next_reg_n_0_[2]
    SLICE_X9Y13          FDRE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.174     0.302    vga/h_count_next_reg_n_0_[0]
    SLICE_X13Y17         FDRE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.828     1.955    vga/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.172     0.313    vga/h_count_next_reg_n_0_[7]
    SLICE_X13Y15         FDRE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.830     1.957    vga/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.172     0.313    vga/h_count_next_reg_n_0_[9]
    SLICE_X15Y17         FDRE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2604, routed)        0.828     1.955    vga/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  vga/h_count_reg_reg[9]/C





