
ktmgotov.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032b4  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  08003478  08003478  00004478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003614  08003614  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003614  08003614  00004614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800361c  0800361c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800361c  0800361c  0000461c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003620  08003620  00004620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003624  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  2000000c  08003630  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000104  08003630  00005104  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d001  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dea  00000000  00000000  0001203d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  00013e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000099e  00000000  00000000  00014a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021502  00000000  00000000  00015416  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f640  00000000  00000000  00036918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd0ee  00000000  00000000  00045f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00113046  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003340  00000000  00000000  0011308c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  001163cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003460 	.word	0x08003460

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08003460 	.word	0x08003460

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <__aeabi_uldivmod>:
 8000214:	b953      	cbnz	r3, 800022c <__aeabi_uldivmod+0x18>
 8000216:	b94a      	cbnz	r2, 800022c <__aeabi_uldivmod+0x18>
 8000218:	2900      	cmp	r1, #0
 800021a:	bf08      	it	eq
 800021c:	2800      	cmpeq	r0, #0
 800021e:	bf1c      	itt	ne
 8000220:	f04f 31ff 	movne.w	r1, #4294967295
 8000224:	f04f 30ff 	movne.w	r0, #4294967295
 8000228:	f000 b988 	b.w	800053c <__aeabi_idiv0>
 800022c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000234:	f000 f806 	bl	8000244 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr

08000244 <__udivmoddi4>:
 8000244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000248:	9d08      	ldr	r5, [sp, #32]
 800024a:	468e      	mov	lr, r1
 800024c:	4604      	mov	r4, r0
 800024e:	4688      	mov	r8, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14a      	bne.n	80002ea <__udivmoddi4+0xa6>
 8000254:	428a      	cmp	r2, r1
 8000256:	4617      	mov	r7, r2
 8000258:	d962      	bls.n	8000320 <__udivmoddi4+0xdc>
 800025a:	fab2 f682 	clz	r6, r2
 800025e:	b14e      	cbz	r6, 8000274 <__udivmoddi4+0x30>
 8000260:	f1c6 0320 	rsb	r3, r6, #32
 8000264:	fa01 f806 	lsl.w	r8, r1, r6
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	40b7      	lsls	r7, r6
 800026e:	ea43 0808 	orr.w	r8, r3, r8
 8000272:	40b4      	lsls	r4, r6
 8000274:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000278:	fa1f fc87 	uxth.w	ip, r7
 800027c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000280:	0c23      	lsrs	r3, r4, #16
 8000282:	fb0e 8811 	mls	r8, lr, r1, r8
 8000286:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028a:	fb01 f20c 	mul.w	r2, r1, ip
 800028e:	429a      	cmp	r2, r3
 8000290:	d909      	bls.n	80002a6 <__udivmoddi4+0x62>
 8000292:	18fb      	adds	r3, r7, r3
 8000294:	f101 30ff 	add.w	r0, r1, #4294967295
 8000298:	f080 80ea 	bcs.w	8000470 <__udivmoddi4+0x22c>
 800029c:	429a      	cmp	r2, r3
 800029e:	f240 80e7 	bls.w	8000470 <__udivmoddi4+0x22c>
 80002a2:	3902      	subs	r1, #2
 80002a4:	443b      	add	r3, r7
 80002a6:	1a9a      	subs	r2, r3, r2
 80002a8:	b2a3      	uxth	r3, r4
 80002aa:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ae:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ba:	459c      	cmp	ip, r3
 80002bc:	d909      	bls.n	80002d2 <__udivmoddi4+0x8e>
 80002be:	18fb      	adds	r3, r7, r3
 80002c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c4:	f080 80d6 	bcs.w	8000474 <__udivmoddi4+0x230>
 80002c8:	459c      	cmp	ip, r3
 80002ca:	f240 80d3 	bls.w	8000474 <__udivmoddi4+0x230>
 80002ce:	443b      	add	r3, r7
 80002d0:	3802      	subs	r0, #2
 80002d2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d6:	eba3 030c 	sub.w	r3, r3, ip
 80002da:	2100      	movs	r1, #0
 80002dc:	b11d      	cbz	r5, 80002e6 <__udivmoddi4+0xa2>
 80002de:	40f3      	lsrs	r3, r6
 80002e0:	2200      	movs	r2, #0
 80002e2:	e9c5 3200 	strd	r3, r2, [r5]
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d905      	bls.n	80002fa <__udivmoddi4+0xb6>
 80002ee:	b10d      	cbz	r5, 80002f4 <__udivmoddi4+0xb0>
 80002f0:	e9c5 0100 	strd	r0, r1, [r5]
 80002f4:	2100      	movs	r1, #0
 80002f6:	4608      	mov	r0, r1
 80002f8:	e7f5      	b.n	80002e6 <__udivmoddi4+0xa2>
 80002fa:	fab3 f183 	clz	r1, r3
 80002fe:	2900      	cmp	r1, #0
 8000300:	d146      	bne.n	8000390 <__udivmoddi4+0x14c>
 8000302:	4573      	cmp	r3, lr
 8000304:	d302      	bcc.n	800030c <__udivmoddi4+0xc8>
 8000306:	4282      	cmp	r2, r0
 8000308:	f200 8105 	bhi.w	8000516 <__udivmoddi4+0x2d2>
 800030c:	1a84      	subs	r4, r0, r2
 800030e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000312:	2001      	movs	r0, #1
 8000314:	4690      	mov	r8, r2
 8000316:	2d00      	cmp	r5, #0
 8000318:	d0e5      	beq.n	80002e6 <__udivmoddi4+0xa2>
 800031a:	e9c5 4800 	strd	r4, r8, [r5]
 800031e:	e7e2      	b.n	80002e6 <__udivmoddi4+0xa2>
 8000320:	2a00      	cmp	r2, #0
 8000322:	f000 8090 	beq.w	8000446 <__udivmoddi4+0x202>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	2e00      	cmp	r6, #0
 800032c:	f040 80a4 	bne.w	8000478 <__udivmoddi4+0x234>
 8000330:	1a8a      	subs	r2, r1, r2
 8000332:	0c03      	lsrs	r3, r0, #16
 8000334:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000338:	b280      	uxth	r0, r0
 800033a:	b2bc      	uxth	r4, r7
 800033c:	2101      	movs	r1, #1
 800033e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000342:	fb0e 221c 	mls	r2, lr, ip, r2
 8000346:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034a:	fb04 f20c 	mul.w	r2, r4, ip
 800034e:	429a      	cmp	r2, r3
 8000350:	d907      	bls.n	8000362 <__udivmoddi4+0x11e>
 8000352:	18fb      	adds	r3, r7, r3
 8000354:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000358:	d202      	bcs.n	8000360 <__udivmoddi4+0x11c>
 800035a:	429a      	cmp	r2, r3
 800035c:	f200 80e0 	bhi.w	8000520 <__udivmoddi4+0x2dc>
 8000360:	46c4      	mov	ip, r8
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	fbb3 f2fe 	udiv	r2, r3, lr
 8000368:	fb0e 3312 	mls	r3, lr, r2, r3
 800036c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000370:	fb02 f404 	mul.w	r4, r2, r4
 8000374:	429c      	cmp	r4, r3
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0x144>
 8000378:	18fb      	adds	r3, r7, r3
 800037a:	f102 30ff 	add.w	r0, r2, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x142>
 8000380:	429c      	cmp	r4, r3
 8000382:	f200 80ca 	bhi.w	800051a <__udivmoddi4+0x2d6>
 8000386:	4602      	mov	r2, r0
 8000388:	1b1b      	subs	r3, r3, r4
 800038a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038e:	e7a5      	b.n	80002dc <__udivmoddi4+0x98>
 8000390:	f1c1 0620 	rsb	r6, r1, #32
 8000394:	408b      	lsls	r3, r1
 8000396:	fa22 f706 	lsr.w	r7, r2, r6
 800039a:	431f      	orrs	r7, r3
 800039c:	fa0e f401 	lsl.w	r4, lr, r1
 80003a0:	fa20 f306 	lsr.w	r3, r0, r6
 80003a4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003ac:	4323      	orrs	r3, r4
 80003ae:	fa00 f801 	lsl.w	r8, r0, r1
 80003b2:	fa1f fc87 	uxth.w	ip, r7
 80003b6:	fbbe f0f9 	udiv	r0, lr, r9
 80003ba:	0c1c      	lsrs	r4, r3, #16
 80003bc:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c8:	45a6      	cmp	lr, r4
 80003ca:	fa02 f201 	lsl.w	r2, r2, r1
 80003ce:	d909      	bls.n	80003e4 <__udivmoddi4+0x1a0>
 80003d0:	193c      	adds	r4, r7, r4
 80003d2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d6:	f080 809c 	bcs.w	8000512 <__udivmoddi4+0x2ce>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	f240 8099 	bls.w	8000512 <__udivmoddi4+0x2ce>
 80003e0:	3802      	subs	r0, #2
 80003e2:	443c      	add	r4, r7
 80003e4:	eba4 040e 	sub.w	r4, r4, lr
 80003e8:	fa1f fe83 	uxth.w	lr, r3
 80003ec:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f0:	fb09 4413 	mls	r4, r9, r3, r4
 80003f4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003fc:	45a4      	cmp	ip, r4
 80003fe:	d908      	bls.n	8000412 <__udivmoddi4+0x1ce>
 8000400:	193c      	adds	r4, r7, r4
 8000402:	f103 3eff 	add.w	lr, r3, #4294967295
 8000406:	f080 8082 	bcs.w	800050e <__udivmoddi4+0x2ca>
 800040a:	45a4      	cmp	ip, r4
 800040c:	d97f      	bls.n	800050e <__udivmoddi4+0x2ca>
 800040e:	3b02      	subs	r3, #2
 8000410:	443c      	add	r4, r7
 8000412:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000416:	eba4 040c 	sub.w	r4, r4, ip
 800041a:	fba0 ec02 	umull	lr, ip, r0, r2
 800041e:	4564      	cmp	r4, ip
 8000420:	4673      	mov	r3, lr
 8000422:	46e1      	mov	r9, ip
 8000424:	d362      	bcc.n	80004ec <__udivmoddi4+0x2a8>
 8000426:	d05f      	beq.n	80004e8 <__udivmoddi4+0x2a4>
 8000428:	b15d      	cbz	r5, 8000442 <__udivmoddi4+0x1fe>
 800042a:	ebb8 0203 	subs.w	r2, r8, r3
 800042e:	eb64 0409 	sbc.w	r4, r4, r9
 8000432:	fa04 f606 	lsl.w	r6, r4, r6
 8000436:	fa22 f301 	lsr.w	r3, r2, r1
 800043a:	431e      	orrs	r6, r3
 800043c:	40cc      	lsrs	r4, r1
 800043e:	e9c5 6400 	strd	r6, r4, [r5]
 8000442:	2100      	movs	r1, #0
 8000444:	e74f      	b.n	80002e6 <__udivmoddi4+0xa2>
 8000446:	fbb1 fcf2 	udiv	ip, r1, r2
 800044a:	0c01      	lsrs	r1, r0, #16
 800044c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000450:	b280      	uxth	r0, r0
 8000452:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000456:	463b      	mov	r3, r7
 8000458:	4638      	mov	r0, r7
 800045a:	463c      	mov	r4, r7
 800045c:	46b8      	mov	r8, r7
 800045e:	46be      	mov	lr, r7
 8000460:	2620      	movs	r6, #32
 8000462:	fbb1 f1f7 	udiv	r1, r1, r7
 8000466:	eba2 0208 	sub.w	r2, r2, r8
 800046a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046e:	e766      	b.n	800033e <__udivmoddi4+0xfa>
 8000470:	4601      	mov	r1, r0
 8000472:	e718      	b.n	80002a6 <__udivmoddi4+0x62>
 8000474:	4610      	mov	r0, r2
 8000476:	e72c      	b.n	80002d2 <__udivmoddi4+0x8e>
 8000478:	f1c6 0220 	rsb	r2, r6, #32
 800047c:	fa2e f302 	lsr.w	r3, lr, r2
 8000480:	40b7      	lsls	r7, r6
 8000482:	40b1      	lsls	r1, r6
 8000484:	fa20 f202 	lsr.w	r2, r0, r2
 8000488:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800048c:	430a      	orrs	r2, r1
 800048e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000492:	b2bc      	uxth	r4, r7
 8000494:	fb0e 3318 	mls	r3, lr, r8, r3
 8000498:	0c11      	lsrs	r1, r2, #16
 800049a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049e:	fb08 f904 	mul.w	r9, r8, r4
 80004a2:	40b0      	lsls	r0, r6
 80004a4:	4589      	cmp	r9, r1
 80004a6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004aa:	b280      	uxth	r0, r0
 80004ac:	d93e      	bls.n	800052c <__udivmoddi4+0x2e8>
 80004ae:	1879      	adds	r1, r7, r1
 80004b0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b4:	d201      	bcs.n	80004ba <__udivmoddi4+0x276>
 80004b6:	4589      	cmp	r9, r1
 80004b8:	d81f      	bhi.n	80004fa <__udivmoddi4+0x2b6>
 80004ba:	eba1 0109 	sub.w	r1, r1, r9
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fb09 f804 	mul.w	r8, r9, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	b292      	uxth	r2, r2
 80004cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d229      	bcs.n	8000528 <__udivmoddi4+0x2e4>
 80004d4:	18ba      	adds	r2, r7, r2
 80004d6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004da:	d2c4      	bcs.n	8000466 <__udivmoddi4+0x222>
 80004dc:	4542      	cmp	r2, r8
 80004de:	d2c2      	bcs.n	8000466 <__udivmoddi4+0x222>
 80004e0:	f1a9 0102 	sub.w	r1, r9, #2
 80004e4:	443a      	add	r2, r7
 80004e6:	e7be      	b.n	8000466 <__udivmoddi4+0x222>
 80004e8:	45f0      	cmp	r8, lr
 80004ea:	d29d      	bcs.n	8000428 <__udivmoddi4+0x1e4>
 80004ec:	ebbe 0302 	subs.w	r3, lr, r2
 80004f0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f4:	3801      	subs	r0, #1
 80004f6:	46e1      	mov	r9, ip
 80004f8:	e796      	b.n	8000428 <__udivmoddi4+0x1e4>
 80004fa:	eba7 0909 	sub.w	r9, r7, r9
 80004fe:	4449      	add	r1, r9
 8000500:	f1a8 0c02 	sub.w	ip, r8, #2
 8000504:	fbb1 f9fe 	udiv	r9, r1, lr
 8000508:	fb09 f804 	mul.w	r8, r9, r4
 800050c:	e7db      	b.n	80004c6 <__udivmoddi4+0x282>
 800050e:	4673      	mov	r3, lr
 8000510:	e77f      	b.n	8000412 <__udivmoddi4+0x1ce>
 8000512:	4650      	mov	r0, sl
 8000514:	e766      	b.n	80003e4 <__udivmoddi4+0x1a0>
 8000516:	4608      	mov	r0, r1
 8000518:	e6fd      	b.n	8000316 <__udivmoddi4+0xd2>
 800051a:	443b      	add	r3, r7
 800051c:	3a02      	subs	r2, #2
 800051e:	e733      	b.n	8000388 <__udivmoddi4+0x144>
 8000520:	f1ac 0c02 	sub.w	ip, ip, #2
 8000524:	443b      	add	r3, r7
 8000526:	e71c      	b.n	8000362 <__udivmoddi4+0x11e>
 8000528:	4649      	mov	r1, r9
 800052a:	e79c      	b.n	8000466 <__udivmoddi4+0x222>
 800052c:	eba1 0109 	sub.w	r1, r1, r9
 8000530:	46c4      	mov	ip, r8
 8000532:	fbb1 f9fe 	udiv	r9, r1, lr
 8000536:	fb09 f804 	mul.w	r8, r9, r4
 800053a:	e7c4      	b.n	80004c6 <__udivmoddi4+0x282>

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000540:	b480      	push	{r7}
 8000542:	b085      	sub	sp, #20
 8000544:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000546:	2300      	movs	r3, #0
 8000548:	60fb      	str	r3, [r7, #12]
 800054a:	4b17      	ldr	r3, [pc, #92]	@ (80005a8 <MX_GPIO_Init+0x68>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800054e:	4a16      	ldr	r2, [pc, #88]	@ (80005a8 <MX_GPIO_Init+0x68>)
 8000550:	f043 0301 	orr.w	r3, r3, #1
 8000554:	6313      	str	r3, [r2, #48]	@ 0x30
 8000556:	4b14      	ldr	r3, [pc, #80]	@ (80005a8 <MX_GPIO_Init+0x68>)
 8000558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800055a:	f003 0301 	and.w	r3, r3, #1
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000562:	2300      	movs	r3, #0
 8000564:	60bb      	str	r3, [r7, #8]
 8000566:	4b10      	ldr	r3, [pc, #64]	@ (80005a8 <MX_GPIO_Init+0x68>)
 8000568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056a:	4a0f      	ldr	r2, [pc, #60]	@ (80005a8 <MX_GPIO_Init+0x68>)
 800056c:	f043 0302 	orr.w	r3, r3, #2
 8000570:	6313      	str	r3, [r2, #48]	@ 0x30
 8000572:	4b0d      	ldr	r3, [pc, #52]	@ (80005a8 <MX_GPIO_Init+0x68>)
 8000574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000576:	f003 0302 	and.w	r3, r3, #2
 800057a:	60bb      	str	r3, [r7, #8]
 800057c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800057e:	2300      	movs	r3, #0
 8000580:	607b      	str	r3, [r7, #4]
 8000582:	4b09      	ldr	r3, [pc, #36]	@ (80005a8 <MX_GPIO_Init+0x68>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000586:	4a08      	ldr	r2, [pc, #32]	@ (80005a8 <MX_GPIO_Init+0x68>)
 8000588:	f043 0304 	orr.w	r3, r3, #4
 800058c:	6313      	str	r3, [r2, #48]	@ 0x30
 800058e:	4b06      	ldr	r3, [pc, #24]	@ (80005a8 <MX_GPIO_Init+0x68>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000592:	f003 0304 	and.w	r3, r3, #4
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	687b      	ldr	r3, [r7, #4]

}
 800059a:	bf00      	nop
 800059c:	3714      	adds	r7, #20
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	40023800 	.word	0x40023800

080005ac <map.0>:

  /* USER CODE BEGIN 1 */
	uint32_t map(uint32_t x,
	                 uint32_t in_min,  uint32_t in_max,
	                 uint32_t out_min, uint32_t out_max)
	{
 80005ac:	b480      	push	{r7}
 80005ae:	b087      	sub	sp, #28
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6178      	str	r0, [r7, #20]
 80005b4:	6139      	str	r1, [r7, #16]
 80005b6:	60fa      	str	r2, [r7, #12]
 80005b8:	60bb      	str	r3, [r7, #8]
 80005ba:	f8c7 c004 	str.w	ip, [r7, #4]
	    return ((x - in_min) * (out_max - out_min)) / (in_max - in_min) + out_min;
 80005be:	697a      	ldr	r2, [r7, #20]
 80005c0:	693b      	ldr	r3, [r7, #16]
 80005c2:	1ad3      	subs	r3, r2, r3
 80005c4:	6a39      	ldr	r1, [r7, #32]
 80005c6:	68ba      	ldr	r2, [r7, #8]
 80005c8:	1a8a      	subs	r2, r1, r2
 80005ca:	fb03 f202 	mul.w	r2, r3, r2
 80005ce:	68f9      	ldr	r1, [r7, #12]
 80005d0:	693b      	ldr	r3, [r7, #16]
 80005d2:	1acb      	subs	r3, r1, r3
 80005d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80005d8:	68bb      	ldr	r3, [r7, #8]
 80005da:	4413      	add	r3, r2
	}
 80005dc:	4618      	mov	r0, r3
 80005de:	371c      	adds	r7, #28
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr

080005e8 <main>:
{
 80005e8:	b5b0      	push	{r4, r5, r7, lr}
 80005ea:	b0be      	sub	sp, #248	@ 0xf8
 80005ec:	af02      	add	r7, sp, #8
int main(void)
 80005ee:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80005f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f6:	f000 fd45 	bl	8001084 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fa:	f000 fa83 	bl	8000b04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fe:	f7ff ff9f 	bl	8000540 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000602:	f000 fca3 	bl	8000f4c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000606:	f000 fb4d 	bl	8000ca4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800060a:	f000 fbaf 	bl	8000d6c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  char msg[] = "STM32 UART ready\r\n";
 800060e:	4bbb      	ldr	r3, [pc, #748]	@ (80008fc <main+0x314>)
 8000610:	f107 04c8 	add.w	r4, r7, #200	@ 0xc8
 8000614:	461d      	mov	r5, r3
 8000616:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000618:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800061a:	682b      	ldr	r3, [r5, #0]
 800061c:	461a      	mov	r2, r3
 800061e:	8022      	strh	r2, [r4, #0]
 8000620:	3402      	adds	r4, #2
 8000622:	0c1b      	lsrs	r3, r3, #16
 8000624:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000626:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800062a:	4618      	mov	r0, r3
 800062c:	f7ff fdea 	bl	8000204 <strlen>
 8000630:	4603      	mov	r3, r0
 8000632:	b29a      	uxth	r2, r3
 8000634:	f107 01c8 	add.w	r1, r7, #200	@ 0xc8
 8000638:	f04f 33ff 	mov.w	r3, #4294967295
 800063c:	48b0      	ldr	r0, [pc, #704]	@ (8000900 <main+0x318>)
 800063e:	f002 fa91 	bl	8002b64 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    int p = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    int c = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    int z = 0;
 800064e:	2300      	movs	r3, #0
 8000650:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

    /* USER CODE BEGIN 3 */
         uint8_t rxByte;
         // Čekaj 1 bajt s PC-a (timeout 1000 ms)

         if (HAL_UART_Receive(&huart2, &rxByte, 1, 1000) == HAL_OK)
 8000654:	f107 01c7 	add.w	r1, r7, #199	@ 0xc7
 8000658:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800065c:	2201      	movs	r2, #1
 800065e:	48a8      	ldr	r0, [pc, #672]	@ (8000900 <main+0x318>)
 8000660:	f002 fb0b 	bl	8002c7a <HAL_UART_Receive>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d1f4      	bne.n	8000654 <main+0x6c>
         {
        	 //HAL_UART_Transmit(&huart2, &rxByte, 1, HAL_MAX_DELAY);

          /////////plava/////////////////////
       	  if(rxByte == 'a' && p == 0){
 800066a:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800066e:	2b61      	cmp	r3, #97	@ 0x61
 8000670:	d127      	bne.n	80006c2 <main+0xda>
 8000672:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000676:	2b00      	cmp	r3, #0
 8000678:	d123      	bne.n	80006c2 <main+0xda>
       		  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800067a:	2108      	movs	r1, #8
 800067c:	48a1      	ldr	r0, [pc, #644]	@ (8000904 <main+0x31c>)
 800067e:	f001 fd9f 	bl	80021c0 <HAL_TIM_PWM_Start>
       		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 255);
 8000682:	4ba0      	ldr	r3, [pc, #640]	@ (8000904 <main+0x31c>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	22ff      	movs	r2, #255	@ 0xff
 8000688:	63da      	str	r2, [r3, #60]	@ 0x3c
       		  char msg[] = "Plava ledica upaljena\r\n";
 800068a:	4b9f      	ldr	r3, [pc, #636]	@ (8000908 <main+0x320>)
 800068c:	f107 04ac 	add.w	r4, r7, #172	@ 0xac
 8000690:	461d      	mov	r5, r3
 8000692:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000694:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000696:	e895 0003 	ldmia.w	r5, {r0, r1}
 800069a:	e884 0003 	stmia.w	r4, {r0, r1}
       		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800069e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80006a2:	4618      	mov	r0, r3
 80006a4:	f7ff fdae 	bl	8000204 <strlen>
 80006a8:	4603      	mov	r3, r0
 80006aa:	b29a      	uxth	r2, r3
 80006ac:	f107 01ac 	add.w	r1, r7, #172	@ 0xac
 80006b0:	f04f 33ff 	mov.w	r3, #4294967295
 80006b4:	4892      	ldr	r0, [pc, #584]	@ (8000900 <main+0x318>)
 80006b6:	f002 fa55 	bl	8002b64 <HAL_UART_Transmit>
       		  p = 1;
 80006ba:	2301      	movs	r3, #1
 80006bc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
       	  if(rxByte == 'a' && p == 0){
 80006c0:	e087      	b.n	80007d2 <main+0x1ea>
       	  }
       	  else if(rxByte == 'b' && p == 1){
 80006c2:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80006c6:	2b62      	cmp	r3, #98	@ 0x62
 80006c8:	d127      	bne.n	800071a <main+0x132>
 80006ca:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80006ce:	2b01      	cmp	r3, #1
 80006d0:	d123      	bne.n	800071a <main+0x132>
       		  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80006d2:	2108      	movs	r1, #8
 80006d4:	488b      	ldr	r0, [pc, #556]	@ (8000904 <main+0x31c>)
 80006d6:	f001 fd73 	bl	80021c0 <HAL_TIM_PWM_Start>
       		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80006da:	4b8a      	ldr	r3, [pc, #552]	@ (8000904 <main+0x31c>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	2200      	movs	r2, #0
 80006e0:	63da      	str	r2, [r3, #60]	@ 0x3c
       		  char msg[] = "Plava ledica ugašena\r\n";
 80006e2:	4b8a      	ldr	r3, [pc, #552]	@ (800090c <main+0x324>)
 80006e4:	f107 0494 	add.w	r4, r7, #148	@ 0x94
 80006e8:	461d      	mov	r5, r3
 80006ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ee:	e895 0003 	ldmia.w	r5, {r0, r1}
 80006f2:	e884 0003 	stmia.w	r4, {r0, r1}
       		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80006f6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff fd82 	bl	8000204 <strlen>
 8000700:	4603      	mov	r3, r0
 8000702:	b29a      	uxth	r2, r3
 8000704:	f107 0194 	add.w	r1, r7, #148	@ 0x94
 8000708:	f04f 33ff 	mov.w	r3, #4294967295
 800070c:	487c      	ldr	r0, [pc, #496]	@ (8000900 <main+0x318>)
 800070e:	f002 fa29 	bl	8002b64 <HAL_UART_Transmit>
       		  p = 0;
 8000712:	2300      	movs	r3, #0
 8000714:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
       	  else if(rxByte == 'b' && p == 1){
 8000718:	e05b      	b.n	80007d2 <main+0x1ea>
       	  }

       	  else if(rxByte == 'a' && p == 1){
 800071a:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800071e:	2b61      	cmp	r3, #97	@ 0x61
 8000720:	d119      	bne.n	8000756 <main+0x16e>
 8000722:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000726:	2b01      	cmp	r3, #1
 8000728:	d115      	bne.n	8000756 <main+0x16e>
       		  char msg[] = "Plava ledica je već upaljena\r\n";
 800072a:	4b79      	ldr	r3, [pc, #484]	@ (8000910 <main+0x328>)
 800072c:	463c      	mov	r4, r7
 800072e:	461d      	mov	r5, r3
 8000730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000732:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000734:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000738:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800073c:	463b      	mov	r3, r7
 800073e:	4618      	mov	r0, r3
 8000740:	f7ff fd60 	bl	8000204 <strlen>
 8000744:	4603      	mov	r3, r0
 8000746:	b29a      	uxth	r2, r3
 8000748:	4639      	mov	r1, r7
 800074a:	f04f 33ff 	mov.w	r3, #4294967295
 800074e:	486c      	ldr	r0, [pc, #432]	@ (8000900 <main+0x318>)
 8000750:	f002 fa08 	bl	8002b64 <HAL_UART_Transmit>
       	  else if(rxByte == 'a' && p == 1){
 8000754:	e03d      	b.n	80007d2 <main+0x1ea>
       	  }
       	  else if(rxByte == 'b' && p == 0){
 8000756:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800075a:	2b62      	cmp	r3, #98	@ 0x62
 800075c:	d119      	bne.n	8000792 <main+0x1aa>
 800075e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000762:	2b00      	cmp	r3, #0
 8000764:	d115      	bne.n	8000792 <main+0x1aa>
       	      	char msg[] = "Plava ledica je već ugašena\r\n";
 8000766:	4b6b      	ldr	r3, [pc, #428]	@ (8000914 <main+0x32c>)
 8000768:	463c      	mov	r4, r7
 800076a:	461d      	mov	r5, r3
 800076c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800076e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000770:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000774:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       	      	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000778:	463b      	mov	r3, r7
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff fd42 	bl	8000204 <strlen>
 8000780:	4603      	mov	r3, r0
 8000782:	b29a      	uxth	r2, r3
 8000784:	4639      	mov	r1, r7
 8000786:	f04f 33ff 	mov.w	r3, #4294967295
 800078a:	485d      	ldr	r0, [pc, #372]	@ (8000900 <main+0x318>)
 800078c:	f002 f9ea 	bl	8002b64 <HAL_UART_Transmit>
       	  else if(rxByte == 'b' && p == 0){
 8000790:	e01f      	b.n	80007d2 <main+0x1ea>
       	  }
       	  else if(p == 1 && rxByte >= 0 && rxByte <= 10){
 8000792:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000796:	2b01      	cmp	r3, #1
 8000798:	d11b      	bne.n	80007d2 <main+0x1ea>
 800079a:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800079e:	2b0a      	cmp	r3, #10
 80007a0:	d817      	bhi.n	80007d2 <main+0x1ea>
       		  //uint8_t vrijednost = rxByte;
       		//char msg[] = "Mijenjam vrijednost\r\n";
       		 //HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
       		duty = map(rxByte, 1, 10, 0, 255);
 80007a2:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80007a6:	4618      	mov	r0, r3
 80007a8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80007ac:	22ff      	movs	r2, #255	@ 0xff
 80007ae:	9200      	str	r2, [sp, #0]
 80007b0:	469c      	mov	ip, r3
 80007b2:	2300      	movs	r3, #0
 80007b4:	220a      	movs	r2, #10
 80007b6:	2101      	movs	r1, #1
 80007b8:	f7ff fef8 	bl	80005ac <map.0>
 80007bc:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
       		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80007c0:	2108      	movs	r1, #8
 80007c2:	4850      	ldr	r0, [pc, #320]	@ (8000904 <main+0x31c>)
 80007c4:	f001 fcfc 	bl	80021c0 <HAL_TIM_PWM_Start>
       		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty);
 80007c8:	4b4e      	ldr	r3, [pc, #312]	@ (8000904 <main+0x31c>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80007d0:	63da      	str	r2, [r3, #60]	@ 0x3c
       	  }

          /////////crvena/////////////////////
       	  if(rxByte == 'c' && c == 0){
 80007d2:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80007d6:	2b63      	cmp	r3, #99	@ 0x63
 80007d8:	d127      	bne.n	800082a <main+0x242>
 80007da:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d123      	bne.n	800082a <main+0x242>
       		  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80007e2:	2104      	movs	r1, #4
 80007e4:	4847      	ldr	r0, [pc, #284]	@ (8000904 <main+0x31c>)
 80007e6:	f001 fceb 	bl	80021c0 <HAL_TIM_PWM_Start>
       		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 255);
 80007ea:	4b46      	ldr	r3, [pc, #280]	@ (8000904 <main+0x31c>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	22ff      	movs	r2, #255	@ 0xff
 80007f0:	639a      	str	r2, [r3, #56]	@ 0x38
       		  char msg[] = "Crvena ledica upaljena\r\n";
 80007f2:	4b49      	ldr	r3, [pc, #292]	@ (8000918 <main+0x330>)
 80007f4:	f107 0478 	add.w	r4, r7, #120	@ 0x78
 80007f8:	461d      	mov	r5, r3
 80007fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000802:	c403      	stmia	r4!, {r0, r1}
 8000804:	7022      	strb	r2, [r4, #0]
       		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000806:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800080a:	4618      	mov	r0, r3
 800080c:	f7ff fcfa 	bl	8000204 <strlen>
 8000810:	4603      	mov	r3, r0
 8000812:	b29a      	uxth	r2, r3
 8000814:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8000818:	f04f 33ff 	mov.w	r3, #4294967295
 800081c:	4838      	ldr	r0, [pc, #224]	@ (8000900 <main+0x318>)
 800081e:	f002 f9a1 	bl	8002b64 <HAL_UART_Transmit>
       		  c = 1;
 8000822:	2301      	movs	r3, #1
 8000824:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
       	  if(rxByte == 'c' && c == 0){
 8000828:	e0a2      	b.n	8000970 <main+0x388>
       	  }
       	  else if(rxByte == 'd' && c == 1){
 800082a:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800082e:	2b64      	cmp	r3, #100	@ 0x64
 8000830:	d127      	bne.n	8000882 <main+0x29a>
 8000832:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000836:	2b01      	cmp	r3, #1
 8000838:	d123      	bne.n	8000882 <main+0x29a>
       		  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800083a:	2104      	movs	r1, #4
 800083c:	4831      	ldr	r0, [pc, #196]	@ (8000904 <main+0x31c>)
 800083e:	f001 fcbf 	bl	80021c0 <HAL_TIM_PWM_Start>
       		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000842:	4b30      	ldr	r3, [pc, #192]	@ (8000904 <main+0x31c>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2200      	movs	r2, #0
 8000848:	639a      	str	r2, [r3, #56]	@ 0x38
       		  char msg[] = "Crvena ledica ugašena\r\n";
 800084a:	4b34      	ldr	r3, [pc, #208]	@ (800091c <main+0x334>)
 800084c:	f107 045c 	add.w	r4, r7, #92	@ 0x5c
 8000850:	461d      	mov	r5, r3
 8000852:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000854:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000856:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800085a:	c403      	stmia	r4!, {r0, r1}
 800085c:	7022      	strb	r2, [r4, #0]
       		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800085e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff fcce 	bl	8000204 <strlen>
 8000868:	4603      	mov	r3, r0
 800086a:	b29a      	uxth	r2, r3
 800086c:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8000870:	f04f 33ff 	mov.w	r3, #4294967295
 8000874:	4822      	ldr	r0, [pc, #136]	@ (8000900 <main+0x318>)
 8000876:	f002 f975 	bl	8002b64 <HAL_UART_Transmit>
       		  c = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
       	  else if(rxByte == 'd' && c == 1){
 8000880:	e076      	b.n	8000970 <main+0x388>
       	  }

       	  else if(rxByte == 'c' && c == 1){
 8000882:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000886:	2b63      	cmp	r3, #99	@ 0x63
 8000888:	d119      	bne.n	80008be <main+0x2d6>
 800088a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800088e:	2b01      	cmp	r3, #1
 8000890:	d115      	bne.n	80008be <main+0x2d6>
       		  char msg[] = "Crvena ledica je već upaljena\r\n";
 8000892:	4b23      	ldr	r3, [pc, #140]	@ (8000920 <main+0x338>)
 8000894:	463c      	mov	r4, r7
 8000896:	461d      	mov	r5, r3
 8000898:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800089a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800089c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800089e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008a0:	682b      	ldr	r3, [r5, #0]
 80008a2:	7023      	strb	r3, [r4, #0]
       		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80008a4:	463b      	mov	r3, r7
 80008a6:	4618      	mov	r0, r3
 80008a8:	f7ff fcac 	bl	8000204 <strlen>
 80008ac:	4603      	mov	r3, r0
 80008ae:	b29a      	uxth	r2, r3
 80008b0:	4639      	mov	r1, r7
 80008b2:	f04f 33ff 	mov.w	r3, #4294967295
 80008b6:	4812      	ldr	r0, [pc, #72]	@ (8000900 <main+0x318>)
 80008b8:	f002 f954 	bl	8002b64 <HAL_UART_Transmit>
       	  else if(rxByte == 'c' && c == 1){
 80008bc:	e058      	b.n	8000970 <main+0x388>
       	  }
       	  else if(rxByte == 'd' && c == 0){
 80008be:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80008c2:	2b64      	cmp	r3, #100	@ 0x64
 80008c4:	d130      	bne.n	8000928 <main+0x340>
 80008c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d12c      	bne.n	8000928 <main+0x340>
       	      	char msg[] = "Crvena ledica je već ugašena\r\n";
 80008ce:	4b15      	ldr	r3, [pc, #84]	@ (8000924 <main+0x33c>)
 80008d0:	463c      	mov	r4, r7
 80008d2:	461d      	mov	r5, r3
 80008d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008dc:	682b      	ldr	r3, [r5, #0]
 80008de:	7023      	strb	r3, [r4, #0]
       	      	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80008e0:	463b      	mov	r3, r7
 80008e2:	4618      	mov	r0, r3
 80008e4:	f7ff fc8e 	bl	8000204 <strlen>
 80008e8:	4603      	mov	r3, r0
 80008ea:	b29a      	uxth	r2, r3
 80008ec:	4639      	mov	r1, r7
 80008ee:	f04f 33ff 	mov.w	r3, #4294967295
 80008f2:	4803      	ldr	r0, [pc, #12]	@ (8000900 <main+0x318>)
 80008f4:	f002 f936 	bl	8002b64 <HAL_UART_Transmit>
       	  else if(rxByte == 'd' && c == 0){
 80008f8:	e03a      	b.n	8000970 <main+0x388>
 80008fa:	bf00      	nop
 80008fc:	08003478 	.word	0x08003478
 8000900:	200000b8 	.word	0x200000b8
 8000904:	20000028 	.word	0x20000028
 8000908:	0800348c 	.word	0x0800348c
 800090c:	080034a4 	.word	0x080034a4
 8000910:	080034bc 	.word	0x080034bc
 8000914:	080034dc 	.word	0x080034dc
 8000918:	080034fc 	.word	0x080034fc
 800091c:	08003518 	.word	0x08003518
 8000920:	08003534 	.word	0x08003534
 8000924:	08003558 	.word	0x08003558
       	  }
       	  else if(c == 1 && rxByte >= 11 && rxByte <= 20){
 8000928:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800092c:	2b01      	cmp	r3, #1
 800092e:	d11f      	bne.n	8000970 <main+0x388>
 8000930:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000934:	2b0a      	cmp	r3, #10
 8000936:	d91b      	bls.n	8000970 <main+0x388>
 8000938:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800093c:	2b14      	cmp	r3, #20
 800093e:	d817      	bhi.n	8000970 <main+0x388>
       		  //uint8_t vrijednost = rxByte;
       		//char msg[] = "Mijenjam vrijednost\r\n";
       		 //HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
       		duty = map(rxByte, 11, 20, 0, 255);
 8000940:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000944:	4618      	mov	r0, r3
 8000946:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800094a:	22ff      	movs	r2, #255	@ 0xff
 800094c:	9200      	str	r2, [sp, #0]
 800094e:	469c      	mov	ip, r3
 8000950:	2300      	movs	r3, #0
 8000952:	2214      	movs	r2, #20
 8000954:	210b      	movs	r1, #11
 8000956:	f7ff fe29 	bl	80005ac <map.0>
 800095a:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
       		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800095e:	2104      	movs	r1, #4
 8000960:	4861      	ldr	r0, [pc, #388]	@ (8000ae8 <main+0x500>)
 8000962:	f001 fc2d 	bl	80021c0 <HAL_TIM_PWM_Start>
       		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, duty);
 8000966:	4b60      	ldr	r3, [pc, #384]	@ (8000ae8 <main+0x500>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800096e:	639a      	str	r2, [r3, #56]	@ 0x38
       	  }

          /////////zelena/////////////////////
       	  if(rxByte == 'e' && z == 0){
 8000970:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000974:	2b65      	cmp	r3, #101	@ 0x65
 8000976:	d127      	bne.n	80009c8 <main+0x3e0>
 8000978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800097c:	2b00      	cmp	r3, #0
 800097e:	d123      	bne.n	80009c8 <main+0x3e0>
       		  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000980:	2104      	movs	r1, #4
 8000982:	485a      	ldr	r0, [pc, #360]	@ (8000aec <main+0x504>)
 8000984:	f001 fc1c 	bl	80021c0 <HAL_TIM_PWM_Start>
       		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 255);
 8000988:	4b58      	ldr	r3, [pc, #352]	@ (8000aec <main+0x504>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	22ff      	movs	r2, #255	@ 0xff
 800098e:	639a      	str	r2, [r3, #56]	@ 0x38
       		  char msg[] = "Zelena ledica upaljena\r\n";
 8000990:	4b57      	ldr	r3, [pc, #348]	@ (8000af0 <main+0x508>)
 8000992:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8000996:	461d      	mov	r5, r3
 8000998:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800099a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800099c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009a0:	c403      	stmia	r4!, {r0, r1}
 80009a2:	7022      	strb	r2, [r4, #0]
       		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80009a4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff fc2b 	bl	8000204 <strlen>
 80009ae:	4603      	mov	r3, r0
 80009b0:	b29a      	uxth	r2, r3
 80009b2:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80009b6:	f04f 33ff 	mov.w	r3, #4294967295
 80009ba:	484e      	ldr	r0, [pc, #312]	@ (8000af4 <main+0x50c>)
 80009bc:	f002 f8d2 	bl	8002b64 <HAL_UART_Transmit>
       		  z = 1;
 80009c0:	2301      	movs	r3, #1
 80009c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
       	  if(rxByte == 'e' && z == 0){
 80009c6:	e08e      	b.n	8000ae6 <main+0x4fe>
       	  }
       	  else if(rxByte == 'f' && z == 1){
 80009c8:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80009cc:	2b66      	cmp	r3, #102	@ 0x66
 80009ce:	d127      	bne.n	8000a20 <main+0x438>
 80009d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d123      	bne.n	8000a20 <main+0x438>
       		  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80009d8:	2104      	movs	r1, #4
 80009da:	4844      	ldr	r0, [pc, #272]	@ (8000aec <main+0x504>)
 80009dc:	f001 fbf0 	bl	80021c0 <HAL_TIM_PWM_Start>
       		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80009e0:	4b42      	ldr	r3, [pc, #264]	@ (8000aec <main+0x504>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2200      	movs	r2, #0
 80009e6:	639a      	str	r2, [r3, #56]	@ 0x38
       		  char msg[] = "Zelena ledica ugašena\r\n";
 80009e8:	4b43      	ldr	r3, [pc, #268]	@ (8000af8 <main+0x510>)
 80009ea:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80009ee:	461d      	mov	r5, r3
 80009f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009f8:	c403      	stmia	r4!, {r0, r1}
 80009fa:	7022      	strb	r2, [r4, #0]
       		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80009fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff fbff 	bl	8000204 <strlen>
 8000a06:	4603      	mov	r3, r0
 8000a08:	b29a      	uxth	r2, r3
 8000a0a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8000a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a12:	4838      	ldr	r0, [pc, #224]	@ (8000af4 <main+0x50c>)
 8000a14:	f002 f8a6 	bl	8002b64 <HAL_UART_Transmit>
       		  z = 0;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
       	  else if(rxByte == 'f' && z == 1){
 8000a1e:	e062      	b.n	8000ae6 <main+0x4fe>
       	  }

       	  else if(rxByte == 'e' && z == 1){
 8000a20:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000a24:	2b65      	cmp	r3, #101	@ 0x65
 8000a26:	d119      	bne.n	8000a5c <main+0x474>
 8000a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d115      	bne.n	8000a5c <main+0x474>
       		  char msg[] = "Zelena ledica je već upaljena\r\n";
 8000a30:	4b32      	ldr	r3, [pc, #200]	@ (8000afc <main+0x514>)
 8000a32:	463c      	mov	r4, r7
 8000a34:	461d      	mov	r5, r3
 8000a36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a3e:	682b      	ldr	r3, [r5, #0]
 8000a40:	7023      	strb	r3, [r4, #0]
       		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000a42:	463b      	mov	r3, r7
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff fbdd 	bl	8000204 <strlen>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	4639      	mov	r1, r7
 8000a50:	f04f 33ff 	mov.w	r3, #4294967295
 8000a54:	4827      	ldr	r0, [pc, #156]	@ (8000af4 <main+0x50c>)
 8000a56:	f002 f885 	bl	8002b64 <HAL_UART_Transmit>
       	  else if(rxByte == 'e' && z == 1){
 8000a5a:	e044      	b.n	8000ae6 <main+0x4fe>
       	  }
       	  else if(rxByte == 'f' && z == 0){
 8000a5c:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000a60:	2b66      	cmp	r3, #102	@ 0x66
 8000a62:	d119      	bne.n	8000a98 <main+0x4b0>
 8000a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d115      	bne.n	8000a98 <main+0x4b0>
       	      	char msg[] = "Zelena ledica je već ugašena\r\n";
 8000a6c:	4b24      	ldr	r3, [pc, #144]	@ (8000b00 <main+0x518>)
 8000a6e:	463c      	mov	r4, r7
 8000a70:	461d      	mov	r5, r3
 8000a72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a7a:	682b      	ldr	r3, [r5, #0]
 8000a7c:	7023      	strb	r3, [r4, #0]
       	      	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000a7e:	463b      	mov	r3, r7
 8000a80:	4618      	mov	r0, r3
 8000a82:	f7ff fbbf 	bl	8000204 <strlen>
 8000a86:	4603      	mov	r3, r0
 8000a88:	b29a      	uxth	r2, r3
 8000a8a:	4639      	mov	r1, r7
 8000a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a90:	4818      	ldr	r0, [pc, #96]	@ (8000af4 <main+0x50c>)
 8000a92:	f002 f867 	bl	8002b64 <HAL_UART_Transmit>
       	  else if(rxByte == 'f' && z == 0){
 8000a96:	e026      	b.n	8000ae6 <main+0x4fe>
       	  }
       	  else if(z == 1 && rxByte >= 21 && rxByte <= 30){
 8000a98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	f47f add9 	bne.w	8000654 <main+0x6c>
 8000aa2:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000aa6:	2b14      	cmp	r3, #20
 8000aa8:	f67f add4 	bls.w	8000654 <main+0x6c>
 8000aac:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000ab0:	2b1e      	cmp	r3, #30
 8000ab2:	f63f adcf 	bhi.w	8000654 <main+0x6c>
       		  //uint8_t vrijednost = rxByte;
       		//char msg[] = "Mijenjam vrijednost\r\n";
       		 //HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
       		duty = map(rxByte, 21, 30, 0, 255);
 8000ab6:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000aba:	4618      	mov	r0, r3
 8000abc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ac0:	22ff      	movs	r2, #255	@ 0xff
 8000ac2:	9200      	str	r2, [sp, #0]
 8000ac4:	469c      	mov	ip, r3
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	221e      	movs	r2, #30
 8000aca:	2115      	movs	r1, #21
 8000acc:	f7ff fd6e 	bl	80005ac <map.0>
 8000ad0:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
       		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000ad4:	2104      	movs	r1, #4
 8000ad6:	4805      	ldr	r0, [pc, #20]	@ (8000aec <main+0x504>)
 8000ad8:	f001 fb72 	bl	80021c0 <HAL_TIM_PWM_Start>
       		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty);
 8000adc:	4b03      	ldr	r3, [pc, #12]	@ (8000aec <main+0x504>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8000ae4:	639a      	str	r2, [r3, #56]	@ 0x38
     {
 8000ae6:	e5b5      	b.n	8000654 <main+0x6c>
 8000ae8:	20000028 	.word	0x20000028
 8000aec:	20000070 	.word	0x20000070
 8000af0:	0800357c 	.word	0x0800357c
 8000af4:	200000b8 	.word	0x200000b8
 8000af8:	08003598 	.word	0x08003598
 8000afc:	080035b4 	.word	0x080035b4
 8000b00:	080035d8 	.word	0x080035d8

08000b04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b094      	sub	sp, #80	@ 0x50
 8000b08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0a:	f107 031c 	add.w	r3, r7, #28
 8000b0e:	2234      	movs	r2, #52	@ 0x34
 8000b10:	2100      	movs	r1, #0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f002 fc78 	bl	8003408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b18:	f107 0308 	add.w	r3, r7, #8
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b28:	2300      	movs	r3, #0
 8000b2a:	607b      	str	r3, [r7, #4]
 8000b2c:	4b23      	ldr	r3, [pc, #140]	@ (8000bbc <SystemClock_Config+0xb8>)
 8000b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b30:	4a22      	ldr	r2, [pc, #136]	@ (8000bbc <SystemClock_Config+0xb8>)
 8000b32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b36:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b38:	4b20      	ldr	r3, [pc, #128]	@ (8000bbc <SystemClock_Config+0xb8>)
 8000b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b40:	607b      	str	r3, [r7, #4]
 8000b42:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b44:	2300      	movs	r3, #0
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc0 <SystemClock_Config+0xbc>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b50:	4a1b      	ldr	r2, [pc, #108]	@ (8000bc0 <SystemClock_Config+0xbc>)
 8000b52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b56:	6013      	str	r3, [r2, #0]
 8000b58:	4b19      	ldr	r3, [pc, #100]	@ (8000bc0 <SystemClock_Config+0xbc>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b60:	603b      	str	r3, [r7, #0]
 8000b62:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b64:	2302      	movs	r3, #2
 8000b66:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b6c:	2310      	movs	r3, #16
 8000b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b70:	2300      	movs	r3, #0
 8000b72:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b74:	f107 031c 	add.w	r3, r7, #28
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f001 f833 	bl	8001be4 <HAL_RCC_OscConfig>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000b84:	f000 f81e 	bl	8000bc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b88:	230f      	movs	r3, #15
 8000b8a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b90:	2300      	movs	r3, #0
 8000b92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b9c:	f107 0308 	add.w	r3, r7, #8
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f000 fd5a 	bl	800165c <HAL_RCC_ClockConfig>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000bae:	f000 f809 	bl	8000bc4 <Error_Handler>
  }
}
 8000bb2:	bf00      	nop
 8000bb4:	3750      	adds	r7, #80	@ 0x50
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40023800 	.word	0x40023800
 8000bc0:	40007000 	.word	0x40007000

08000bc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc8:	b672      	cpsid	i
}
 8000bca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <Error_Handler+0x8>

08000bd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	607b      	str	r3, [r7, #4]
 8000bda:	4b10      	ldr	r3, [pc, #64]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bde:	4a0f      	ldr	r2, [pc, #60]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000be0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000be4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000be6:	4b0d      	ldr	r3, [pc, #52]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bee:	607b      	str	r3, [r7, #4]
 8000bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	603b      	str	r3, [r7, #0]
 8000bf6:	4b09      	ldr	r3, [pc, #36]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfa:	4a08      	ldr	r2, [pc, #32]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000bfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c00:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c02:	4b06      	ldr	r3, [pc, #24]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c0a:	603b      	str	r3, [r7, #0]
 8000c0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	40023800 	.word	0x40023800

08000c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <NMI_Handler+0x4>

08000c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <HardFault_Handler+0x4>

08000c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <MemManage_Handler+0x4>

08000c38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c3c:	bf00      	nop
 8000c3e:	e7fd      	b.n	8000c3c <BusFault_Handler+0x4>

08000c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <UsageFault_Handler+0x4>

08000c48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c56:	b480      	push	{r7}
 8000c58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr

08000c72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c72:	b580      	push	{r7, lr}
 8000c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c76:	f000 fa57 	bl	8001128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c84:	4b06      	ldr	r3, [pc, #24]	@ (8000ca0 <SystemInit+0x20>)
 8000c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c8a:	4a05      	ldr	r2, [pc, #20]	@ (8000ca0 <SystemInit+0x20>)
 8000c8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b08a      	sub	sp, #40	@ 0x28
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000caa:	f107 0320 	add.w	r3, r7, #32
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
 8000cb2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]
 8000cc0:	611a      	str	r2, [r3, #16]
 8000cc2:	615a      	str	r2, [r3, #20]
 8000cc4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cc6:	4b28      	ldr	r3, [pc, #160]	@ (8000d68 <MX_TIM2_Init+0xc4>)
 8000cc8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ccc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 8000cce:	4b26      	ldr	r3, [pc, #152]	@ (8000d68 <MX_TIM2_Init+0xc4>)
 8000cd0:	220f      	movs	r2, #15
 8000cd2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd4:	4b24      	ldr	r3, [pc, #144]	@ (8000d68 <MX_TIM2_Init+0xc4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000cda:	4b23      	ldr	r3, [pc, #140]	@ (8000d68 <MX_TIM2_Init+0xc4>)
 8000cdc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ce0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce2:	4b21      	ldr	r3, [pc, #132]	@ (8000d68 <MX_TIM2_Init+0xc4>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ce8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d68 <MX_TIM2_Init+0xc4>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000cee:	481e      	ldr	r0, [pc, #120]	@ (8000d68 <MX_TIM2_Init+0xc4>)
 8000cf0:	f001 fa16 	bl	8002120 <HAL_TIM_PWM_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000cfa:	f7ff ff63 	bl	8000bc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d02:	2300      	movs	r3, #0
 8000d04:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d06:	f107 0320 	add.w	r3, r7, #32
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4816      	ldr	r0, [pc, #88]	@ (8000d68 <MX_TIM2_Init+0xc4>)
 8000d0e:	f001 fe5d 	bl	80029cc <HAL_TIMEx_MasterConfigSynchronization>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000d18:	f7ff ff54 	bl	8000bc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d1c:	2360      	movs	r3, #96	@ 0x60
 8000d1e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	2204      	movs	r2, #4
 8000d30:	4619      	mov	r1, r3
 8000d32:	480d      	ldr	r0, [pc, #52]	@ (8000d68 <MX_TIM2_Init+0xc4>)
 8000d34:	f001 fb0c 	bl	8002350 <HAL_TIM_PWM_ConfigChannel>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000d3e:	f7ff ff41 	bl	8000bc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d42:	1d3b      	adds	r3, r7, #4
 8000d44:	2208      	movs	r2, #8
 8000d46:	4619      	mov	r1, r3
 8000d48:	4807      	ldr	r0, [pc, #28]	@ (8000d68 <MX_TIM2_Init+0xc4>)
 8000d4a:	f001 fb01 	bl	8002350 <HAL_TIM_PWM_ConfigChannel>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000d54:	f7ff ff36 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000d58:	4803      	ldr	r0, [pc, #12]	@ (8000d68 <MX_TIM2_Init+0xc4>)
 8000d5a:	f000 f897 	bl	8000e8c <HAL_TIM_MspPostInit>

}
 8000d5e:	bf00      	nop
 8000d60:	3728      	adds	r7, #40	@ 0x28
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	20000028 	.word	0x20000028

08000d6c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08a      	sub	sp, #40	@ 0x28
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d72:	f107 0320 	add.w	r3, r7, #32
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d7c:	1d3b      	adds	r3, r7, #4
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	60da      	str	r2, [r3, #12]
 8000d88:	611a      	str	r2, [r3, #16]
 8000d8a:	615a      	str	r2, [r3, #20]
 8000d8c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d8e:	4b22      	ldr	r3, [pc, #136]	@ (8000e18 <MX_TIM3_Init+0xac>)
 8000d90:	4a22      	ldr	r2, [pc, #136]	@ (8000e1c <MX_TIM3_Init+0xb0>)
 8000d92:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000d94:	4b20      	ldr	r3, [pc, #128]	@ (8000e18 <MX_TIM3_Init+0xac>)
 8000d96:	220f      	movs	r2, #15
 8000d98:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8000e18 <MX_TIM3_Init+0xac>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000da0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e18 <MX_TIM3_Init+0xac>)
 8000da2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000da6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e18 <MX_TIM3_Init+0xac>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dae:	4b1a      	ldr	r3, [pc, #104]	@ (8000e18 <MX_TIM3_Init+0xac>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000db4:	4818      	ldr	r0, [pc, #96]	@ (8000e18 <MX_TIM3_Init+0xac>)
 8000db6:	f001 f9b3 	bl	8002120 <HAL_TIM_PWM_Init>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000dc0:	f7ff ff00 	bl	8000bc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000dcc:	f107 0320 	add.w	r3, r7, #32
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4811      	ldr	r0, [pc, #68]	@ (8000e18 <MX_TIM3_Init+0xac>)
 8000dd4:	f001 fdfa 	bl	80029cc <HAL_TIMEx_MasterConfigSynchronization>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000dde:	f7ff fef1 	bl	8000bc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000de2:	2360      	movs	r3, #96	@ 0x60
 8000de4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000de6:	2300      	movs	r3, #0
 8000de8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dea:	2300      	movs	r3, #0
 8000dec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dee:	2300      	movs	r3, #0
 8000df0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	2204      	movs	r2, #4
 8000df6:	4619      	mov	r1, r3
 8000df8:	4807      	ldr	r0, [pc, #28]	@ (8000e18 <MX_TIM3_Init+0xac>)
 8000dfa:	f001 faa9 	bl	8002350 <HAL_TIM_PWM_ConfigChannel>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000e04:	f7ff fede 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e08:	4803      	ldr	r0, [pc, #12]	@ (8000e18 <MX_TIM3_Init+0xac>)
 8000e0a:	f000 f83f 	bl	8000e8c <HAL_TIM_MspPostInit>

}
 8000e0e:	bf00      	nop
 8000e10:	3728      	adds	r7, #40	@ 0x28
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000070 	.word	0x20000070
 8000e1c:	40000400 	.word	0x40000400

08000e20 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e30:	d10e      	bne.n	8000e50 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	4b13      	ldr	r3, [pc, #76]	@ (8000e84 <HAL_TIM_PWM_MspInit+0x64>)
 8000e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e3a:	4a12      	ldr	r2, [pc, #72]	@ (8000e84 <HAL_TIM_PWM_MspInit+0x64>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e42:	4b10      	ldr	r3, [pc, #64]	@ (8000e84 <HAL_TIM_PWM_MspInit+0x64>)
 8000e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e46:	f003 0301 	and.w	r3, r3, #1
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000e4e:	e012      	b.n	8000e76 <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM3)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a0c      	ldr	r2, [pc, #48]	@ (8000e88 <HAL_TIM_PWM_MspInit+0x68>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d10d      	bne.n	8000e76 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60bb      	str	r3, [r7, #8]
 8000e5e:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <HAL_TIM_PWM_MspInit+0x64>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e62:	4a08      	ldr	r2, [pc, #32]	@ (8000e84 <HAL_TIM_PWM_MspInit+0x64>)
 8000e64:	f043 0302 	orr.w	r3, r3, #2
 8000e68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e6a:	4b06      	ldr	r3, [pc, #24]	@ (8000e84 <HAL_TIM_PWM_MspInit+0x64>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6e:	f003 0302 	and.w	r3, r3, #2
 8000e72:	60bb      	str	r3, [r7, #8]
 8000e74:	68bb      	ldr	r3, [r7, #8]
}
 8000e76:	bf00      	nop
 8000e78:	3714      	adds	r7, #20
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	40023800 	.word	0x40023800
 8000e88:	40000400 	.word	0x40000400

08000e8c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08a      	sub	sp, #40	@ 0x28
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000eac:	d11f      	bne.n	8000eee <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
 8000eb2:	4b22      	ldr	r3, [pc, #136]	@ (8000f3c <HAL_TIM_MspPostInit+0xb0>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb6:	4a21      	ldr	r2, [pc, #132]	@ (8000f3c <HAL_TIM_MspPostInit+0xb0>)
 8000eb8:	f043 0302 	orr.w	r3, r3, #2
 8000ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8000f3c <HAL_TIM_MspPostInit+0xb0>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec2:	f003 0302 	and.w	r3, r3, #2
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8000eca:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000edc:	2301      	movs	r3, #1
 8000ede:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee0:	f107 0314 	add.w	r3, r7, #20
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4816      	ldr	r0, [pc, #88]	@ (8000f40 <HAL_TIM_MspPostInit+0xb4>)
 8000ee8:	f000 fa24 	bl	8001334 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000eec:	e022      	b.n	8000f34 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM3)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4a14      	ldr	r2, [pc, #80]	@ (8000f44 <HAL_TIM_MspPostInit+0xb8>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d11d      	bne.n	8000f34 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef8:	2300      	movs	r3, #0
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f3c <HAL_TIM_MspPostInit+0xb0>)
 8000efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f00:	4a0e      	ldr	r2, [pc, #56]	@ (8000f3c <HAL_TIM_MspPostInit+0xb0>)
 8000f02:	f043 0304 	orr.w	r3, r3, #4
 8000f06:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f08:	4b0c      	ldr	r3, [pc, #48]	@ (8000f3c <HAL_TIM_MspPostInit+0xb0>)
 8000f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0c:	f003 0304 	and.w	r3, r3, #4
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000f14:	2380      	movs	r3, #128	@ 0x80
 8000f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f20:	2300      	movs	r3, #0
 8000f22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f24:	2302      	movs	r3, #2
 8000f26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f28:	f107 0314 	add.w	r3, r7, #20
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4806      	ldr	r0, [pc, #24]	@ (8000f48 <HAL_TIM_MspPostInit+0xbc>)
 8000f30:	f000 fa00 	bl	8001334 <HAL_GPIO_Init>
}
 8000f34:	bf00      	nop
 8000f36:	3728      	adds	r7, #40	@ 0x28
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40020400 	.word	0x40020400
 8000f44:	40000400 	.word	0x40000400
 8000f48:	40020800 	.word	0x40020800

08000f4c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f50:	4b11      	ldr	r3, [pc, #68]	@ (8000f98 <MX_USART2_UART_Init+0x4c>)
 8000f52:	4a12      	ldr	r2, [pc, #72]	@ (8000f9c <MX_USART2_UART_Init+0x50>)
 8000f54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000f56:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <MX_USART2_UART_Init+0x4c>)
 8000f58:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000f5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <MX_USART2_UART_Init+0x4c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f64:	4b0c      	ldr	r3, [pc, #48]	@ (8000f98 <MX_USART2_UART_Init+0x4c>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f98 <MX_USART2_UART_Init+0x4c>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f70:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <MX_USART2_UART_Init+0x4c>)
 8000f72:	220c      	movs	r2, #12
 8000f74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f76:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <MX_USART2_UART_Init+0x4c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <MX_USART2_UART_Init+0x4c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f82:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <MX_USART2_UART_Init+0x4c>)
 8000f84:	f001 fd9e 	bl	8002ac4 <HAL_UART_Init>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f8e:	f7ff fe19 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	200000b8 	.word	0x200000b8
 8000f9c:	40004400 	.word	0x40004400

08000fa0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b08a      	sub	sp, #40	@ 0x28
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a19      	ldr	r2, [pc, #100]	@ (8001024 <HAL_UART_MspInit+0x84>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d12b      	bne.n	800101a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	613b      	str	r3, [r7, #16]
 8000fc6:	4b18      	ldr	r3, [pc, #96]	@ (8001028 <HAL_UART_MspInit+0x88>)
 8000fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fca:	4a17      	ldr	r2, [pc, #92]	@ (8001028 <HAL_UART_MspInit+0x88>)
 8000fcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fd2:	4b15      	ldr	r3, [pc, #84]	@ (8001028 <HAL_UART_MspInit+0x88>)
 8000fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fda:	613b      	str	r3, [r7, #16]
 8000fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	4b11      	ldr	r3, [pc, #68]	@ (8001028 <HAL_UART_MspInit+0x88>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	4a10      	ldr	r2, [pc, #64]	@ (8001028 <HAL_UART_MspInit+0x88>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fee:	4b0e      	ldr	r3, [pc, #56]	@ (8001028 <HAL_UART_MspInit+0x88>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ffa:	230c      	movs	r3, #12
 8000ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffe:	2302      	movs	r3, #2
 8001000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001006:	2303      	movs	r3, #3
 8001008:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800100a:	2307      	movs	r3, #7
 800100c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	4805      	ldr	r0, [pc, #20]	@ (800102c <HAL_UART_MspInit+0x8c>)
 8001016:	f000 f98d 	bl	8001334 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800101a:	bf00      	nop
 800101c:	3728      	adds	r7, #40	@ 0x28
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40004400 	.word	0x40004400
 8001028:	40023800 	.word	0x40023800
 800102c:	40020000 	.word	0x40020000

08001030 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001030:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001068 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001034:	f7ff fe24 	bl	8000c80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001038:	480c      	ldr	r0, [pc, #48]	@ (800106c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800103a:	490d      	ldr	r1, [pc, #52]	@ (8001070 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800103c:	4a0d      	ldr	r2, [pc, #52]	@ (8001074 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800103e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001040:	e002      	b.n	8001048 <LoopCopyDataInit>

08001042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001046:	3304      	adds	r3, #4

08001048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800104c:	d3f9      	bcc.n	8001042 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800104e:	4a0a      	ldr	r2, [pc, #40]	@ (8001078 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001050:	4c0a      	ldr	r4, [pc, #40]	@ (800107c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001054:	e001      	b.n	800105a <LoopFillZerobss>

08001056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001058:	3204      	adds	r2, #4

0800105a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800105c:	d3fb      	bcc.n	8001056 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800105e:	f002 f9db 	bl	8003418 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001062:	f7ff fac1 	bl	80005e8 <main>
  bx  lr    
 8001066:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001068:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800106c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001070:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001074:	08003624 	.word	0x08003624
  ldr r2, =_sbss
 8001078:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800107c:	20000104 	.word	0x20000104

08001080 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001080:	e7fe      	b.n	8001080 <ADC_IRQHandler>
	...

08001084 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001088:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <HAL_Init+0x40>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a0d      	ldr	r2, [pc, #52]	@ (80010c4 <HAL_Init+0x40>)
 800108e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001092:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001094:	4b0b      	ldr	r3, [pc, #44]	@ (80010c4 <HAL_Init+0x40>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a0a      	ldr	r2, [pc, #40]	@ (80010c4 <HAL_Init+0x40>)
 800109a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800109e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a0:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <HAL_Init+0x40>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a07      	ldr	r2, [pc, #28]	@ (80010c4 <HAL_Init+0x40>)
 80010a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ac:	2003      	movs	r0, #3
 80010ae:	f000 f90d 	bl	80012cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010b2:	200f      	movs	r0, #15
 80010b4:	f000 f808 	bl	80010c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010b8:	f7ff fd8a 	bl	8000bd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010bc:	2300      	movs	r3, #0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40023c00 	.word	0x40023c00

080010c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d0:	4b12      	ldr	r3, [pc, #72]	@ (800111c <HAL_InitTick+0x54>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <HAL_InitTick+0x58>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	4619      	mov	r1, r3
 80010da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010de:	fbb3 f3f1 	udiv	r3, r3, r1
 80010e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 f917 	bl	800131a <HAL_SYSTICK_Config>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e00e      	b.n	8001114 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2b0f      	cmp	r3, #15
 80010fa:	d80a      	bhi.n	8001112 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010fc:	2200      	movs	r2, #0
 80010fe:	6879      	ldr	r1, [r7, #4]
 8001100:	f04f 30ff 	mov.w	r0, #4294967295
 8001104:	f000 f8ed 	bl	80012e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001108:	4a06      	ldr	r2, [pc, #24]	@ (8001124 <HAL_InitTick+0x5c>)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800110e:	2300      	movs	r3, #0
 8001110:	e000      	b.n	8001114 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
}
 8001114:	4618      	mov	r0, r3
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	20000000 	.word	0x20000000
 8001120:	20000008 	.word	0x20000008
 8001124:	20000004 	.word	0x20000004

08001128 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800112c:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <HAL_IncTick+0x20>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	461a      	mov	r2, r3
 8001132:	4b06      	ldr	r3, [pc, #24]	@ (800114c <HAL_IncTick+0x24>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4413      	add	r3, r2
 8001138:	4a04      	ldr	r2, [pc, #16]	@ (800114c <HAL_IncTick+0x24>)
 800113a:	6013      	str	r3, [r2, #0]
}
 800113c:	bf00      	nop
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	20000008 	.word	0x20000008
 800114c:	20000100 	.word	0x20000100

08001150 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  return uwTick;
 8001154:	4b03      	ldr	r3, [pc, #12]	@ (8001164 <HAL_GetTick+0x14>)
 8001156:	681b      	ldr	r3, [r3, #0]
}
 8001158:	4618      	mov	r0, r3
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	20000100 	.word	0x20000100

08001168 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001168:	b480      	push	{r7}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f003 0307 	and.w	r3, r3, #7
 8001176:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001178:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <__NVIC_SetPriorityGrouping+0x44>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800117e:	68ba      	ldr	r2, [r7, #8]
 8001180:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001184:	4013      	ands	r3, r2
 8001186:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001190:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800119a:	4a04      	ldr	r2, [pc, #16]	@ (80011ac <__NVIC_SetPriorityGrouping+0x44>)
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	60d3      	str	r3, [r2, #12]
}
 80011a0:	bf00      	nop
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b4:	4b04      	ldr	r3, [pc, #16]	@ (80011c8 <__NVIC_GetPriorityGrouping+0x18>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	0a1b      	lsrs	r3, r3, #8
 80011ba:	f003 0307 	and.w	r3, r3, #7
}
 80011be:	4618      	mov	r0, r3
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	db0a      	blt.n	80011f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	490c      	ldr	r1, [pc, #48]	@ (8001218 <__NVIC_SetPriority+0x4c>)
 80011e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ea:	0112      	lsls	r2, r2, #4
 80011ec:	b2d2      	uxtb	r2, r2
 80011ee:	440b      	add	r3, r1
 80011f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f4:	e00a      	b.n	800120c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4908      	ldr	r1, [pc, #32]	@ (800121c <__NVIC_SetPriority+0x50>)
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	3b04      	subs	r3, #4
 8001204:	0112      	lsls	r2, r2, #4
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	440b      	add	r3, r1
 800120a:	761a      	strb	r2, [r3, #24]
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	e000e100 	.word	0xe000e100
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001220:	b480      	push	{r7}
 8001222:	b089      	sub	sp, #36	@ 0x24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f1c3 0307 	rsb	r3, r3, #7
 800123a:	2b04      	cmp	r3, #4
 800123c:	bf28      	it	cs
 800123e:	2304      	movcs	r3, #4
 8001240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	3304      	adds	r3, #4
 8001246:	2b06      	cmp	r3, #6
 8001248:	d902      	bls.n	8001250 <NVIC_EncodePriority+0x30>
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	3b03      	subs	r3, #3
 800124e:	e000      	b.n	8001252 <NVIC_EncodePriority+0x32>
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001254:	f04f 32ff 	mov.w	r2, #4294967295
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43da      	mvns	r2, r3
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	401a      	ands	r2, r3
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001268:	f04f 31ff 	mov.w	r1, #4294967295
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	fa01 f303 	lsl.w	r3, r1, r3
 8001272:	43d9      	mvns	r1, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001278:	4313      	orrs	r3, r2
         );
}
 800127a:	4618      	mov	r0, r3
 800127c:	3724      	adds	r7, #36	@ 0x24
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
	...

08001288 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	3b01      	subs	r3, #1
 8001294:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001298:	d301      	bcc.n	800129e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800129a:	2301      	movs	r3, #1
 800129c:	e00f      	b.n	80012be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800129e:	4a0a      	ldr	r2, [pc, #40]	@ (80012c8 <SysTick_Config+0x40>)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3b01      	subs	r3, #1
 80012a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012a6:	210f      	movs	r1, #15
 80012a8:	f04f 30ff 	mov.w	r0, #4294967295
 80012ac:	f7ff ff8e 	bl	80011cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012b0:	4b05      	ldr	r3, [pc, #20]	@ (80012c8 <SysTick_Config+0x40>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012b6:	4b04      	ldr	r3, [pc, #16]	@ (80012c8 <SysTick_Config+0x40>)
 80012b8:	2207      	movs	r2, #7
 80012ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	e000e010 	.word	0xe000e010

080012cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7ff ff47 	bl	8001168 <__NVIC_SetPriorityGrouping>
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b086      	sub	sp, #24
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	4603      	mov	r3, r0
 80012ea:	60b9      	str	r1, [r7, #8]
 80012ec:	607a      	str	r2, [r7, #4]
 80012ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012f4:	f7ff ff5c 	bl	80011b0 <__NVIC_GetPriorityGrouping>
 80012f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	68b9      	ldr	r1, [r7, #8]
 80012fe:	6978      	ldr	r0, [r7, #20]
 8001300:	f7ff ff8e 	bl	8001220 <NVIC_EncodePriority>
 8001304:	4602      	mov	r2, r0
 8001306:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800130a:	4611      	mov	r1, r2
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff ff5d 	bl	80011cc <__NVIC_SetPriority>
}
 8001312:	bf00      	nop
 8001314:	3718      	adds	r7, #24
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	b082      	sub	sp, #8
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ffb0 	bl	8001288 <SysTick_Config>
 8001328:	4603      	mov	r3, r0
}
 800132a:	4618      	mov	r0, r3
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
	...

08001334 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001334:	b480      	push	{r7}
 8001336:	b089      	sub	sp, #36	@ 0x24
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800134a:	2300      	movs	r3, #0
 800134c:	61fb      	str	r3, [r7, #28]
 800134e:	e165      	b.n	800161c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001350:	2201      	movs	r2, #1
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	4013      	ands	r3, r2
 8001362:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	429a      	cmp	r2, r3
 800136a:	f040 8154 	bne.w	8001616 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f003 0303 	and.w	r3, r3, #3
 8001376:	2b01      	cmp	r3, #1
 8001378:	d005      	beq.n	8001386 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001382:	2b02      	cmp	r3, #2
 8001384:	d130      	bne.n	80013e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	2203      	movs	r2, #3
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	43db      	mvns	r3, r3
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	4013      	ands	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	68da      	ldr	r2, [r3, #12]
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	fa02 f303 	lsl.w	r3, r2, r3
 80013aa:	69ba      	ldr	r2, [r7, #24]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013bc:	2201      	movs	r2, #1
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	43db      	mvns	r3, r3
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	4013      	ands	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	091b      	lsrs	r3, r3, #4
 80013d2:	f003 0201 	and.w	r2, r3, #1
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	fa02 f303 	lsl.w	r3, r2, r3
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	4313      	orrs	r3, r2
 80013e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 0303 	and.w	r3, r3, #3
 80013f0:	2b03      	cmp	r3, #3
 80013f2:	d017      	beq.n	8001424 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	2203      	movs	r2, #3
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	43db      	mvns	r3, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4013      	ands	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	689a      	ldr	r2, [r3, #8]
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	69ba      	ldr	r2, [r7, #24]
 800141a:	4313      	orrs	r3, r2
 800141c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 0303 	and.w	r3, r3, #3
 800142c:	2b02      	cmp	r3, #2
 800142e:	d123      	bne.n	8001478 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	08da      	lsrs	r2, r3, #3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	3208      	adds	r2, #8
 8001438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800143c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	f003 0307 	and.w	r3, r3, #7
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	220f      	movs	r2, #15
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	43db      	mvns	r3, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4013      	ands	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	691a      	ldr	r2, [r3, #16]
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	f003 0307 	and.w	r3, r3, #7
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4313      	orrs	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	08da      	lsrs	r2, r3, #3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	3208      	adds	r2, #8
 8001472:	69b9      	ldr	r1, [r7, #24]
 8001474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	2203      	movs	r2, #3
 8001484:	fa02 f303 	lsl.w	r3, r2, r3
 8001488:	43db      	mvns	r3, r3
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	4013      	ands	r3, r2
 800148e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f003 0203 	and.w	r2, r3, #3
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f000 80ae 	beq.w	8001616 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b5d      	ldr	r3, [pc, #372]	@ (8001634 <HAL_GPIO_Init+0x300>)
 80014c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c2:	4a5c      	ldr	r2, [pc, #368]	@ (8001634 <HAL_GPIO_Init+0x300>)
 80014c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ca:	4b5a      	ldr	r3, [pc, #360]	@ (8001634 <HAL_GPIO_Init+0x300>)
 80014cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014d6:	4a58      	ldr	r2, [pc, #352]	@ (8001638 <HAL_GPIO_Init+0x304>)
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	089b      	lsrs	r3, r3, #2
 80014dc:	3302      	adds	r3, #2
 80014de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	f003 0303 	and.w	r3, r3, #3
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	220f      	movs	r2, #15
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43db      	mvns	r3, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4013      	ands	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a4f      	ldr	r2, [pc, #316]	@ (800163c <HAL_GPIO_Init+0x308>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d025      	beq.n	800154e <HAL_GPIO_Init+0x21a>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a4e      	ldr	r2, [pc, #312]	@ (8001640 <HAL_GPIO_Init+0x30c>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d01f      	beq.n	800154a <HAL_GPIO_Init+0x216>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a4d      	ldr	r2, [pc, #308]	@ (8001644 <HAL_GPIO_Init+0x310>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d019      	beq.n	8001546 <HAL_GPIO_Init+0x212>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a4c      	ldr	r2, [pc, #304]	@ (8001648 <HAL_GPIO_Init+0x314>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d013      	beq.n	8001542 <HAL_GPIO_Init+0x20e>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a4b      	ldr	r2, [pc, #300]	@ (800164c <HAL_GPIO_Init+0x318>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d00d      	beq.n	800153e <HAL_GPIO_Init+0x20a>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a4a      	ldr	r2, [pc, #296]	@ (8001650 <HAL_GPIO_Init+0x31c>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d007      	beq.n	800153a <HAL_GPIO_Init+0x206>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a49      	ldr	r2, [pc, #292]	@ (8001654 <HAL_GPIO_Init+0x320>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d101      	bne.n	8001536 <HAL_GPIO_Init+0x202>
 8001532:	2306      	movs	r3, #6
 8001534:	e00c      	b.n	8001550 <HAL_GPIO_Init+0x21c>
 8001536:	2307      	movs	r3, #7
 8001538:	e00a      	b.n	8001550 <HAL_GPIO_Init+0x21c>
 800153a:	2305      	movs	r3, #5
 800153c:	e008      	b.n	8001550 <HAL_GPIO_Init+0x21c>
 800153e:	2304      	movs	r3, #4
 8001540:	e006      	b.n	8001550 <HAL_GPIO_Init+0x21c>
 8001542:	2303      	movs	r3, #3
 8001544:	e004      	b.n	8001550 <HAL_GPIO_Init+0x21c>
 8001546:	2302      	movs	r3, #2
 8001548:	e002      	b.n	8001550 <HAL_GPIO_Init+0x21c>
 800154a:	2301      	movs	r3, #1
 800154c:	e000      	b.n	8001550 <HAL_GPIO_Init+0x21c>
 800154e:	2300      	movs	r3, #0
 8001550:	69fa      	ldr	r2, [r7, #28]
 8001552:	f002 0203 	and.w	r2, r2, #3
 8001556:	0092      	lsls	r2, r2, #2
 8001558:	4093      	lsls	r3, r2
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	4313      	orrs	r3, r2
 800155e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001560:	4935      	ldr	r1, [pc, #212]	@ (8001638 <HAL_GPIO_Init+0x304>)
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	089b      	lsrs	r3, r3, #2
 8001566:	3302      	adds	r3, #2
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800156e:	4b3a      	ldr	r3, [pc, #232]	@ (8001658 <HAL_GPIO_Init+0x324>)
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	43db      	mvns	r3, r3
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	4013      	ands	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	4313      	orrs	r3, r2
 8001590:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001592:	4a31      	ldr	r2, [pc, #196]	@ (8001658 <HAL_GPIO_Init+0x324>)
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001598:	4b2f      	ldr	r3, [pc, #188]	@ (8001658 <HAL_GPIO_Init+0x324>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	43db      	mvns	r3, r3
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	4013      	ands	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d003      	beq.n	80015bc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015bc:	4a26      	ldr	r2, [pc, #152]	@ (8001658 <HAL_GPIO_Init+0x324>)
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80015c2:	4b25      	ldr	r3, [pc, #148]	@ (8001658 <HAL_GPIO_Init+0x324>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	43db      	mvns	r3, r3
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	4013      	ands	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015e6:	4a1c      	ldr	r2, [pc, #112]	@ (8001658 <HAL_GPIO_Init+0x324>)
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001658 <HAL_GPIO_Init+0x324>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	43db      	mvns	r3, r3
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	4013      	ands	r3, r2
 80015fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001608:	69ba      	ldr	r2, [r7, #24]
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001610:	4a11      	ldr	r2, [pc, #68]	@ (8001658 <HAL_GPIO_Init+0x324>)
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	3301      	adds	r3, #1
 800161a:	61fb      	str	r3, [r7, #28]
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	2b0f      	cmp	r3, #15
 8001620:	f67f ae96 	bls.w	8001350 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001624:	bf00      	nop
 8001626:	bf00      	nop
 8001628:	3724      	adds	r7, #36	@ 0x24
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	40023800 	.word	0x40023800
 8001638:	40013800 	.word	0x40013800
 800163c:	40020000 	.word	0x40020000
 8001640:	40020400 	.word	0x40020400
 8001644:	40020800 	.word	0x40020800
 8001648:	40020c00 	.word	0x40020c00
 800164c:	40021000 	.word	0x40021000
 8001650:	40021400 	.word	0x40021400
 8001654:	40021800 	.word	0x40021800
 8001658:	40013c00 	.word	0x40013c00

0800165c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d101      	bne.n	8001670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e0cc      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001670:	4b68      	ldr	r3, [pc, #416]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 030f 	and.w	r3, r3, #15
 8001678:	683a      	ldr	r2, [r7, #0]
 800167a:	429a      	cmp	r2, r3
 800167c:	d90c      	bls.n	8001698 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167e:	4b65      	ldr	r3, [pc, #404]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 8001680:	683a      	ldr	r2, [r7, #0]
 8001682:	b2d2      	uxtb	r2, r2
 8001684:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001686:	4b63      	ldr	r3, [pc, #396]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 030f 	and.w	r3, r3, #15
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	429a      	cmp	r2, r3
 8001692:	d001      	beq.n	8001698 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e0b8      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0302 	and.w	r3, r3, #2
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d020      	beq.n	80016e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 0304 	and.w	r3, r3, #4
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d005      	beq.n	80016bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016b0:	4b59      	ldr	r3, [pc, #356]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	4a58      	ldr	r2, [pc, #352]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80016ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0308 	and.w	r3, r3, #8
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d005      	beq.n	80016d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016c8:	4b53      	ldr	r3, [pc, #332]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	4a52      	ldr	r2, [pc, #328]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80016d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016d4:	4b50      	ldr	r3, [pc, #320]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	494d      	ldr	r1, [pc, #308]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d044      	beq.n	800177c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d107      	bne.n	800170a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016fa:	4b47      	ldr	r3, [pc, #284]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d119      	bne.n	800173a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e07f      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	2b02      	cmp	r3, #2
 8001710:	d003      	beq.n	800171a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001716:	2b03      	cmp	r3, #3
 8001718:	d107      	bne.n	800172a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800171a:	4b3f      	ldr	r3, [pc, #252]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d109      	bne.n	800173a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e06f      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800172a:	4b3b      	ldr	r3, [pc, #236]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d101      	bne.n	800173a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e067      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800173a:	4b37      	ldr	r3, [pc, #220]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f023 0203 	bic.w	r2, r3, #3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	4934      	ldr	r1, [pc, #208]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 8001748:	4313      	orrs	r3, r2
 800174a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800174c:	f7ff fd00 	bl	8001150 <HAL_GetTick>
 8001750:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001752:	e00a      	b.n	800176a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001754:	f7ff fcfc 	bl	8001150 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001762:	4293      	cmp	r3, r2
 8001764:	d901      	bls.n	800176a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e04f      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800176a:	4b2b      	ldr	r3, [pc, #172]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f003 020c 	and.w	r2, r3, #12
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	429a      	cmp	r2, r3
 800177a:	d1eb      	bne.n	8001754 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800177c:	4b25      	ldr	r3, [pc, #148]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 030f 	and.w	r3, r3, #15
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	429a      	cmp	r2, r3
 8001788:	d20c      	bcs.n	80017a4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178a:	4b22      	ldr	r3, [pc, #136]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	b2d2      	uxtb	r2, r2
 8001790:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001792:	4b20      	ldr	r3, [pc, #128]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 030f 	and.w	r3, r3, #15
 800179a:	683a      	ldr	r2, [r7, #0]
 800179c:	429a      	cmp	r2, r3
 800179e:	d001      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e032      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0304 	and.w	r3, r3, #4
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d008      	beq.n	80017c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017b0:	4b19      	ldr	r3, [pc, #100]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	4916      	ldr	r1, [pc, #88]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0308 	and.w	r3, r3, #8
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d009      	beq.n	80017e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017ce:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	490e      	ldr	r1, [pc, #56]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	4313      	orrs	r3, r2
 80017e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017e2:	f000 f855 	bl	8001890 <HAL_RCC_GetSysClockFreq>
 80017e6:	4602      	mov	r2, r0
 80017e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	091b      	lsrs	r3, r3, #4
 80017ee:	f003 030f 	and.w	r3, r3, #15
 80017f2:	490a      	ldr	r1, [pc, #40]	@ (800181c <HAL_RCC_ClockConfig+0x1c0>)
 80017f4:	5ccb      	ldrb	r3, [r1, r3]
 80017f6:	fa22 f303 	lsr.w	r3, r2, r3
 80017fa:	4a09      	ldr	r2, [pc, #36]	@ (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80017fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80017fe:	4b09      	ldr	r3, [pc, #36]	@ (8001824 <HAL_RCC_ClockConfig+0x1c8>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff fc60 	bl	80010c8 <HAL_InitTick>

  return HAL_OK;
 8001808:	2300      	movs	r3, #0
}
 800180a:	4618      	mov	r0, r3
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40023c00 	.word	0x40023c00
 8001818:	40023800 	.word	0x40023800
 800181c:	080035fc 	.word	0x080035fc
 8001820:	20000000 	.word	0x20000000
 8001824:	20000004 	.word	0x20000004

08001828 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800182c:	4b03      	ldr	r3, [pc, #12]	@ (800183c <HAL_RCC_GetHCLKFreq+0x14>)
 800182e:	681b      	ldr	r3, [r3, #0]
}
 8001830:	4618      	mov	r0, r3
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	20000000 	.word	0x20000000

08001840 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001844:	f7ff fff0 	bl	8001828 <HAL_RCC_GetHCLKFreq>
 8001848:	4602      	mov	r2, r0
 800184a:	4b05      	ldr	r3, [pc, #20]	@ (8001860 <HAL_RCC_GetPCLK1Freq+0x20>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	0a9b      	lsrs	r3, r3, #10
 8001850:	f003 0307 	and.w	r3, r3, #7
 8001854:	4903      	ldr	r1, [pc, #12]	@ (8001864 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001856:	5ccb      	ldrb	r3, [r1, r3]
 8001858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800185c:	4618      	mov	r0, r3
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40023800 	.word	0x40023800
 8001864:	0800360c 	.word	0x0800360c

08001868 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800186c:	f7ff ffdc 	bl	8001828 <HAL_RCC_GetHCLKFreq>
 8001870:	4602      	mov	r2, r0
 8001872:	4b05      	ldr	r3, [pc, #20]	@ (8001888 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	0b5b      	lsrs	r3, r3, #13
 8001878:	f003 0307 	and.w	r3, r3, #7
 800187c:	4903      	ldr	r1, [pc, #12]	@ (800188c <HAL_RCC_GetPCLK2Freq+0x24>)
 800187e:	5ccb      	ldrb	r3, [r1, r3]
 8001880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001884:	4618      	mov	r0, r3
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40023800 	.word	0x40023800
 800188c:	0800360c 	.word	0x0800360c

08001890 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001890:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001894:	b0a6      	sub	sp, #152	@ 0x98
 8001896:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001898:	2300      	movs	r3, #0
 800189a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800189e:	2300      	movs	r3, #0
 80018a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80018aa:	2300      	movs	r3, #0
 80018ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80018b0:	2300      	movs	r3, #0
 80018b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018b6:	4bc8      	ldr	r3, [pc, #800]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x348>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f003 030c 	and.w	r3, r3, #12
 80018be:	2b0c      	cmp	r3, #12
 80018c0:	f200 817e 	bhi.w	8001bc0 <HAL_RCC_GetSysClockFreq+0x330>
 80018c4:	a201      	add	r2, pc, #4	@ (adr r2, 80018cc <HAL_RCC_GetSysClockFreq+0x3c>)
 80018c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ca:	bf00      	nop
 80018cc:	08001901 	.word	0x08001901
 80018d0:	08001bc1 	.word	0x08001bc1
 80018d4:	08001bc1 	.word	0x08001bc1
 80018d8:	08001bc1 	.word	0x08001bc1
 80018dc:	08001909 	.word	0x08001909
 80018e0:	08001bc1 	.word	0x08001bc1
 80018e4:	08001bc1 	.word	0x08001bc1
 80018e8:	08001bc1 	.word	0x08001bc1
 80018ec:	08001911 	.word	0x08001911
 80018f0:	08001bc1 	.word	0x08001bc1
 80018f4:	08001bc1 	.word	0x08001bc1
 80018f8:	08001bc1 	.word	0x08001bc1
 80018fc:	08001a7b 	.word	0x08001a7b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001900:	4bb6      	ldr	r3, [pc, #728]	@ (8001bdc <HAL_RCC_GetSysClockFreq+0x34c>)
 8001902:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001906:	e15f      	b.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001908:	4bb5      	ldr	r3, [pc, #724]	@ (8001be0 <HAL_RCC_GetSysClockFreq+0x350>)
 800190a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800190e:	e15b      	b.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001910:	4bb1      	ldr	r3, [pc, #708]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001918:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800191c:	4bae      	ldr	r3, [pc, #696]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x348>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d031      	beq.n	800198c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001928:	4bab      	ldr	r3, [pc, #684]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x348>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	099b      	lsrs	r3, r3, #6
 800192e:	2200      	movs	r2, #0
 8001930:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001932:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001934:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800193a:	663b      	str	r3, [r7, #96]	@ 0x60
 800193c:	2300      	movs	r3, #0
 800193e:	667b      	str	r3, [r7, #100]	@ 0x64
 8001940:	4ba7      	ldr	r3, [pc, #668]	@ (8001be0 <HAL_RCC_GetSysClockFreq+0x350>)
 8001942:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001946:	462a      	mov	r2, r5
 8001948:	fb03 f202 	mul.w	r2, r3, r2
 800194c:	2300      	movs	r3, #0
 800194e:	4621      	mov	r1, r4
 8001950:	fb01 f303 	mul.w	r3, r1, r3
 8001954:	4413      	add	r3, r2
 8001956:	4aa2      	ldr	r2, [pc, #648]	@ (8001be0 <HAL_RCC_GetSysClockFreq+0x350>)
 8001958:	4621      	mov	r1, r4
 800195a:	fba1 1202 	umull	r1, r2, r1, r2
 800195e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001960:	460a      	mov	r2, r1
 8001962:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001964:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001966:	4413      	add	r3, r2
 8001968:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800196a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800196e:	2200      	movs	r2, #0
 8001970:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001972:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001974:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001978:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800197c:	f7fe fc4a 	bl	8000214 <__aeabi_uldivmod>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4613      	mov	r3, r2
 8001986:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800198a:	e064      	b.n	8001a56 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800198c:	4b92      	ldr	r3, [pc, #584]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x348>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	099b      	lsrs	r3, r3, #6
 8001992:	2200      	movs	r2, #0
 8001994:	653b      	str	r3, [r7, #80]	@ 0x50
 8001996:	657a      	str	r2, [r7, #84]	@ 0x54
 8001998:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800199a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800199e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80019a0:	2300      	movs	r3, #0
 80019a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019a4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80019a8:	4622      	mov	r2, r4
 80019aa:	462b      	mov	r3, r5
 80019ac:	f04f 0000 	mov.w	r0, #0
 80019b0:	f04f 0100 	mov.w	r1, #0
 80019b4:	0159      	lsls	r1, r3, #5
 80019b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019ba:	0150      	lsls	r0, r2, #5
 80019bc:	4602      	mov	r2, r0
 80019be:	460b      	mov	r3, r1
 80019c0:	4621      	mov	r1, r4
 80019c2:	1a51      	subs	r1, r2, r1
 80019c4:	6139      	str	r1, [r7, #16]
 80019c6:	4629      	mov	r1, r5
 80019c8:	eb63 0301 	sbc.w	r3, r3, r1
 80019cc:	617b      	str	r3, [r7, #20]
 80019ce:	f04f 0200 	mov.w	r2, #0
 80019d2:	f04f 0300 	mov.w	r3, #0
 80019d6:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019da:	4659      	mov	r1, fp
 80019dc:	018b      	lsls	r3, r1, #6
 80019de:	4651      	mov	r1, sl
 80019e0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019e4:	4651      	mov	r1, sl
 80019e6:	018a      	lsls	r2, r1, #6
 80019e8:	4651      	mov	r1, sl
 80019ea:	ebb2 0801 	subs.w	r8, r2, r1
 80019ee:	4659      	mov	r1, fp
 80019f0:	eb63 0901 	sbc.w	r9, r3, r1
 80019f4:	f04f 0200 	mov.w	r2, #0
 80019f8:	f04f 0300 	mov.w	r3, #0
 80019fc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a00:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a04:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a08:	4690      	mov	r8, r2
 8001a0a:	4699      	mov	r9, r3
 8001a0c:	4623      	mov	r3, r4
 8001a0e:	eb18 0303 	adds.w	r3, r8, r3
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	462b      	mov	r3, r5
 8001a16:	eb49 0303 	adc.w	r3, r9, r3
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	f04f 0200 	mov.w	r2, #0
 8001a20:	f04f 0300 	mov.w	r3, #0
 8001a24:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a28:	4629      	mov	r1, r5
 8001a2a:	028b      	lsls	r3, r1, #10
 8001a2c:	4621      	mov	r1, r4
 8001a2e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a32:	4621      	mov	r1, r4
 8001a34:	028a      	lsls	r2, r1, #10
 8001a36:	4610      	mov	r0, r2
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001a3e:	2200      	movs	r2, #0
 8001a40:	643b      	str	r3, [r7, #64]	@ 0x40
 8001a42:	647a      	str	r2, [r7, #68]	@ 0x44
 8001a44:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001a48:	f7fe fbe4 	bl	8000214 <__aeabi_uldivmod>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4613      	mov	r3, r2
 8001a52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001a56:	4b60      	ldr	r3, [pc, #384]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	0c1b      	lsrs	r3, r3, #16
 8001a5c:	f003 0303 	and.w	r3, r3, #3
 8001a60:	3301      	adds	r3, #1
 8001a62:	005b      	lsls	r3, r3, #1
 8001a64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8001a68:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001a6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a74:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001a78:	e0a6      	b.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a7a:	4b57      	ldr	r3, [pc, #348]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a86:	4b54      	ldr	r3, [pc, #336]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d02a      	beq.n	8001ae8 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a92:	4b51      	ldr	r3, [pc, #324]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	099b      	lsrs	r3, r3, #6
 8001a98:	2200      	movs	r2, #0
 8001a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001aa0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4b4e      	ldr	r3, [pc, #312]	@ (8001be0 <HAL_RCC_GetSysClockFreq+0x350>)
 8001aa8:	fb03 f201 	mul.w	r2, r3, r1
 8001aac:	2300      	movs	r3, #0
 8001aae:	fb00 f303 	mul.w	r3, r0, r3
 8001ab2:	4413      	add	r3, r2
 8001ab4:	4a4a      	ldr	r2, [pc, #296]	@ (8001be0 <HAL_RCC_GetSysClockFreq+0x350>)
 8001ab6:	fba0 1202 	umull	r1, r2, r0, r2
 8001aba:	677a      	str	r2, [r7, #116]	@ 0x74
 8001abc:	460a      	mov	r2, r1
 8001abe:	673a      	str	r2, [r7, #112]	@ 0x70
 8001ac0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001ac2:	4413      	add	r3, r2
 8001ac4:	677b      	str	r3, [r7, #116]	@ 0x74
 8001ac6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001aca:	2200      	movs	r2, #0
 8001acc:	633b      	str	r3, [r7, #48]	@ 0x30
 8001ace:	637a      	str	r2, [r7, #52]	@ 0x34
 8001ad0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001ad4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001ad8:	f7fe fb9c 	bl	8000214 <__aeabi_uldivmod>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001ae6:	e05b      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ae8:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	099b      	lsrs	r3, r3, #6
 8001aee:	2200      	movs	r2, #0
 8001af0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001af2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001af6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001afa:	623b      	str	r3, [r7, #32]
 8001afc:	2300      	movs	r3, #0
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b04:	4642      	mov	r2, r8
 8001b06:	464b      	mov	r3, r9
 8001b08:	f04f 0000 	mov.w	r0, #0
 8001b0c:	f04f 0100 	mov.w	r1, #0
 8001b10:	0159      	lsls	r1, r3, #5
 8001b12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b16:	0150      	lsls	r0, r2, #5
 8001b18:	4602      	mov	r2, r0
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	4641      	mov	r1, r8
 8001b1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b22:	4649      	mov	r1, r9
 8001b24:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b28:	f04f 0200 	mov.w	r2, #0
 8001b2c:	f04f 0300 	mov.w	r3, #0
 8001b30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b3c:	ebb2 040a 	subs.w	r4, r2, sl
 8001b40:	eb63 050b 	sbc.w	r5, r3, fp
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	f04f 0300 	mov.w	r3, #0
 8001b4c:	00eb      	lsls	r3, r5, #3
 8001b4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b52:	00e2      	lsls	r2, r4, #3
 8001b54:	4614      	mov	r4, r2
 8001b56:	461d      	mov	r5, r3
 8001b58:	4643      	mov	r3, r8
 8001b5a:	18e3      	adds	r3, r4, r3
 8001b5c:	603b      	str	r3, [r7, #0]
 8001b5e:	464b      	mov	r3, r9
 8001b60:	eb45 0303 	adc.w	r3, r5, r3
 8001b64:	607b      	str	r3, [r7, #4]
 8001b66:	f04f 0200 	mov.w	r2, #0
 8001b6a:	f04f 0300 	mov.w	r3, #0
 8001b6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b72:	4629      	mov	r1, r5
 8001b74:	028b      	lsls	r3, r1, #10
 8001b76:	4621      	mov	r1, r4
 8001b78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b7c:	4621      	mov	r1, r4
 8001b7e:	028a      	lsls	r2, r1, #10
 8001b80:	4610      	mov	r0, r2
 8001b82:	4619      	mov	r1, r3
 8001b84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b88:	2200      	movs	r2, #0
 8001b8a:	61bb      	str	r3, [r7, #24]
 8001b8c:	61fa      	str	r2, [r7, #28]
 8001b8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b92:	f7fe fb3f 	bl	8000214 <__aeabi_uldivmod>
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001ba0:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x348>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	0f1b      	lsrs	r3, r3, #28
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8001bae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001bb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001bbe:	e003      	b.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bc0:	4b06      	ldr	r3, [pc, #24]	@ (8001bdc <HAL_RCC_GetSysClockFreq+0x34c>)
 8001bc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001bc6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bc8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3798      	adds	r7, #152	@ 0x98
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	00f42400 	.word	0x00f42400
 8001be0:	017d7840 	.word	0x017d7840

08001be4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d101      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e28d      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	f000 8083 	beq.w	8001d0a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001c04:	4b94      	ldr	r3, [pc, #592]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	f003 030c 	and.w	r3, r3, #12
 8001c0c:	2b04      	cmp	r3, #4
 8001c0e:	d019      	beq.n	8001c44 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001c10:	4b91      	ldr	r3, [pc, #580]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f003 030c 	and.w	r3, r3, #12
        || \
 8001c18:	2b08      	cmp	r3, #8
 8001c1a:	d106      	bne.n	8001c2a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001c1c:	4b8e      	ldr	r3, [pc, #568]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c28:	d00c      	beq.n	8001c44 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c2a:	4b8b      	ldr	r3, [pc, #556]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001c32:	2b0c      	cmp	r3, #12
 8001c34:	d112      	bne.n	8001c5c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c36:	4b88      	ldr	r3, [pc, #544]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c42:	d10b      	bne.n	8001c5c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c44:	4b84      	ldr	r3, [pc, #528]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d05b      	beq.n	8001d08 <HAL_RCC_OscConfig+0x124>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d157      	bne.n	8001d08 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e25a      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c64:	d106      	bne.n	8001c74 <HAL_RCC_OscConfig+0x90>
 8001c66:	4b7c      	ldr	r3, [pc, #496]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a7b      	ldr	r2, [pc, #492]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c70:	6013      	str	r3, [r2, #0]
 8001c72:	e01d      	b.n	8001cb0 <HAL_RCC_OscConfig+0xcc>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c7c:	d10c      	bne.n	8001c98 <HAL_RCC_OscConfig+0xb4>
 8001c7e:	4b76      	ldr	r3, [pc, #472]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a75      	ldr	r2, [pc, #468]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c88:	6013      	str	r3, [r2, #0]
 8001c8a:	4b73      	ldr	r3, [pc, #460]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a72      	ldr	r2, [pc, #456]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c94:	6013      	str	r3, [r2, #0]
 8001c96:	e00b      	b.n	8001cb0 <HAL_RCC_OscConfig+0xcc>
 8001c98:	4b6f      	ldr	r3, [pc, #444]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a6e      	ldr	r2, [pc, #440]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001c9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ca2:	6013      	str	r3, [r2, #0]
 8001ca4:	4b6c      	ldr	r3, [pc, #432]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a6b      	ldr	r2, [pc, #428]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001caa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d013      	beq.n	8001ce0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb8:	f7ff fa4a 	bl	8001150 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cc0:	f7ff fa46 	bl	8001150 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b64      	cmp	r3, #100	@ 0x64
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e21f      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cd2:	4b61      	ldr	r3, [pc, #388]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0f0      	beq.n	8001cc0 <HAL_RCC_OscConfig+0xdc>
 8001cde:	e014      	b.n	8001d0a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce0:	f7ff fa36 	bl	8001150 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ce8:	f7ff fa32 	bl	8001150 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b64      	cmp	r3, #100	@ 0x64
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e20b      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cfa:	4b57      	ldr	r3, [pc, #348]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1f0      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x104>
 8001d06:	e000      	b.n	8001d0a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d06f      	beq.n	8001df6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001d16:	4b50      	ldr	r3, [pc, #320]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f003 030c 	and.w	r3, r3, #12
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d017      	beq.n	8001d52 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001d22:	4b4d      	ldr	r3, [pc, #308]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f003 030c 	and.w	r3, r3, #12
        || \
 8001d2a:	2b08      	cmp	r3, #8
 8001d2c:	d105      	bne.n	8001d3a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001d2e:	4b4a      	ldr	r3, [pc, #296]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d00b      	beq.n	8001d52 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d3a:	4b47      	ldr	r3, [pc, #284]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001d42:	2b0c      	cmp	r3, #12
 8001d44:	d11c      	bne.n	8001d80 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d46:	4b44      	ldr	r3, [pc, #272]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d116      	bne.n	8001d80 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d52:	4b41      	ldr	r3, [pc, #260]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d005      	beq.n	8001d6a <HAL_RCC_OscConfig+0x186>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d001      	beq.n	8001d6a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e1d3      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d6a:	4b3b      	ldr	r3, [pc, #236]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	00db      	lsls	r3, r3, #3
 8001d78:	4937      	ldr	r1, [pc, #220]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d7e:	e03a      	b.n	8001df6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d020      	beq.n	8001dca <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d88:	4b34      	ldr	r3, [pc, #208]	@ (8001e5c <HAL_RCC_OscConfig+0x278>)
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d8e:	f7ff f9df 	bl	8001150 <HAL_GetTick>
 8001d92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d94:	e008      	b.n	8001da8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d96:	f7ff f9db 	bl	8001150 <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d901      	bls.n	8001da8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e1b4      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001da8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d0f0      	beq.n	8001d96 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db4:	4b28      	ldr	r3, [pc, #160]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	00db      	lsls	r3, r3, #3
 8001dc2:	4925      	ldr	r1, [pc, #148]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	600b      	str	r3, [r1, #0]
 8001dc8:	e015      	b.n	8001df6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dca:	4b24      	ldr	r3, [pc, #144]	@ (8001e5c <HAL_RCC_OscConfig+0x278>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd0:	f7ff f9be 	bl	8001150 <HAL_GetTick>
 8001dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dd6:	e008      	b.n	8001dea <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dd8:	f7ff f9ba 	bl	8001150 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e193      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dea:	4b1b      	ldr	r3, [pc, #108]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0302 	and.w	r3, r3, #2
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d1f0      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0308 	and.w	r3, r3, #8
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d036      	beq.n	8001e70 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d016      	beq.n	8001e38 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e0a:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <HAL_RCC_OscConfig+0x27c>)
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e10:	f7ff f99e 	bl	8001150 <HAL_GetTick>
 8001e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e16:	e008      	b.n	8001e2a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e18:	f7ff f99a 	bl	8001150 <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e173      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e58 <HAL_RCC_OscConfig+0x274>)
 8001e2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d0f0      	beq.n	8001e18 <HAL_RCC_OscConfig+0x234>
 8001e36:	e01b      	b.n	8001e70 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e38:	4b09      	ldr	r3, [pc, #36]	@ (8001e60 <HAL_RCC_OscConfig+0x27c>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e3e:	f7ff f987 	bl	8001150 <HAL_GetTick>
 8001e42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e44:	e00e      	b.n	8001e64 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e46:	f7ff f983 	bl	8001150 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d907      	bls.n	8001e64 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001e54:	2303      	movs	r3, #3
 8001e56:	e15c      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	42470000 	.word	0x42470000
 8001e60:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e64:	4b8a      	ldr	r3, [pc, #552]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001e66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e68:	f003 0302 	and.w	r3, r3, #2
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1ea      	bne.n	8001e46 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0304 	and.w	r3, r3, #4
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f000 8097 	beq.w	8001fac <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e82:	4b83      	ldr	r3, [pc, #524]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10f      	bne.n	8001eae <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	4b7f      	ldr	r3, [pc, #508]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e96:	4a7e      	ldr	r2, [pc, #504]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001e98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e9e:	4b7c      	ldr	r3, [pc, #496]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ea6:	60bb      	str	r3, [r7, #8]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eae:	4b79      	ldr	r3, [pc, #484]	@ (8002094 <HAL_RCC_OscConfig+0x4b0>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d118      	bne.n	8001eec <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eba:	4b76      	ldr	r3, [pc, #472]	@ (8002094 <HAL_RCC_OscConfig+0x4b0>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a75      	ldr	r2, [pc, #468]	@ (8002094 <HAL_RCC_OscConfig+0x4b0>)
 8001ec0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ec4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ec6:	f7ff f943 	bl	8001150 <HAL_GetTick>
 8001eca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ecc:	e008      	b.n	8001ee0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ece:	f7ff f93f 	bl	8001150 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d901      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e118      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ee0:	4b6c      	ldr	r3, [pc, #432]	@ (8002094 <HAL_RCC_OscConfig+0x4b0>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d0f0      	beq.n	8001ece <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d106      	bne.n	8001f02 <HAL_RCC_OscConfig+0x31e>
 8001ef4:	4b66      	ldr	r3, [pc, #408]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001ef6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ef8:	4a65      	ldr	r2, [pc, #404]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001efa:	f043 0301 	orr.w	r3, r3, #1
 8001efe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f00:	e01c      	b.n	8001f3c <HAL_RCC_OscConfig+0x358>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	2b05      	cmp	r3, #5
 8001f08:	d10c      	bne.n	8001f24 <HAL_RCC_OscConfig+0x340>
 8001f0a:	4b61      	ldr	r3, [pc, #388]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f0e:	4a60      	ldr	r2, [pc, #384]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001f10:	f043 0304 	orr.w	r3, r3, #4
 8001f14:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f16:	4b5e      	ldr	r3, [pc, #376]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f1a:	4a5d      	ldr	r2, [pc, #372]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f22:	e00b      	b.n	8001f3c <HAL_RCC_OscConfig+0x358>
 8001f24:	4b5a      	ldr	r3, [pc, #360]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001f26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f28:	4a59      	ldr	r2, [pc, #356]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001f2a:	f023 0301 	bic.w	r3, r3, #1
 8001f2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f30:	4b57      	ldr	r3, [pc, #348]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f34:	4a56      	ldr	r2, [pc, #344]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001f36:	f023 0304 	bic.w	r3, r3, #4
 8001f3a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d015      	beq.n	8001f70 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f44:	f7ff f904 	bl	8001150 <HAL_GetTick>
 8001f48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f4a:	e00a      	b.n	8001f62 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f4c:	f7ff f900 	bl	8001150 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e0d7      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f62:	4b4b      	ldr	r3, [pc, #300]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001f64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d0ee      	beq.n	8001f4c <HAL_RCC_OscConfig+0x368>
 8001f6e:	e014      	b.n	8001f9a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f70:	f7ff f8ee 	bl	8001150 <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f76:	e00a      	b.n	8001f8e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f78:	f7ff f8ea 	bl	8001150 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e0c1      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f8e:	4b40      	ldr	r3, [pc, #256]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d1ee      	bne.n	8001f78 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f9a:	7dfb      	ldrb	r3, [r7, #23]
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d105      	bne.n	8001fac <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fa0:	4b3b      	ldr	r3, [pc, #236]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa4:	4a3a      	ldr	r2, [pc, #232]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001fa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001faa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f000 80ad 	beq.w	8002110 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fb6:	4b36      	ldr	r3, [pc, #216]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f003 030c 	and.w	r3, r3, #12
 8001fbe:	2b08      	cmp	r3, #8
 8001fc0:	d060      	beq.n	8002084 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d145      	bne.n	8002056 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fca:	4b33      	ldr	r3, [pc, #204]	@ (8002098 <HAL_RCC_OscConfig+0x4b4>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd0:	f7ff f8be 	bl	8001150 <HAL_GetTick>
 8001fd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fd6:	e008      	b.n	8001fea <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fd8:	f7ff f8ba 	bl	8001150 <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e093      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fea:	4b29      	ldr	r3, [pc, #164]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1f0      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	69da      	ldr	r2, [r3, #28]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a1b      	ldr	r3, [r3, #32]
 8001ffe:	431a      	orrs	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002004:	019b      	lsls	r3, r3, #6
 8002006:	431a      	orrs	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800200c:	085b      	lsrs	r3, r3, #1
 800200e:	3b01      	subs	r3, #1
 8002010:	041b      	lsls	r3, r3, #16
 8002012:	431a      	orrs	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002018:	061b      	lsls	r3, r3, #24
 800201a:	431a      	orrs	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002020:	071b      	lsls	r3, r3, #28
 8002022:	491b      	ldr	r1, [pc, #108]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8002024:	4313      	orrs	r3, r2
 8002026:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002028:	4b1b      	ldr	r3, [pc, #108]	@ (8002098 <HAL_RCC_OscConfig+0x4b4>)
 800202a:	2201      	movs	r2, #1
 800202c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800202e:	f7ff f88f 	bl	8001150 <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002034:	e008      	b.n	8002048 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002036:	f7ff f88b 	bl	8001150 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b02      	cmp	r3, #2
 8002042:	d901      	bls.n	8002048 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e064      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002048:	4b11      	ldr	r3, [pc, #68]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d0f0      	beq.n	8002036 <HAL_RCC_OscConfig+0x452>
 8002054:	e05c      	b.n	8002110 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002056:	4b10      	ldr	r3, [pc, #64]	@ (8002098 <HAL_RCC_OscConfig+0x4b4>)
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205c:	f7ff f878 	bl	8001150 <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002064:	f7ff f874 	bl	8001150 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e04d      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002076:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <HAL_RCC_OscConfig+0x4ac>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1f0      	bne.n	8002064 <HAL_RCC_OscConfig+0x480>
 8002082:	e045      	b.n	8002110 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d107      	bne.n	800209c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e040      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
 8002090:	40023800 	.word	0x40023800
 8002094:	40007000 	.word	0x40007000
 8002098:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800209c:	4b1f      	ldr	r3, [pc, #124]	@ (800211c <HAL_RCC_OscConfig+0x538>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	699b      	ldr	r3, [r3, #24]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d030      	beq.n	800210c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d129      	bne.n	800210c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d122      	bne.n	800210c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80020cc:	4013      	ands	r3, r2
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80020d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d119      	bne.n	800210c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e2:	085b      	lsrs	r3, r3, #1
 80020e4:	3b01      	subs	r3, #1
 80020e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d10f      	bne.n	800210c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d107      	bne.n	800210c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002108:	429a      	cmp	r2, r3
 800210a:	d001      	beq.n	8002110 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e000      	b.n	8002112 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800

08002120 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e041      	b.n	80021b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d106      	bne.n	800214c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7fe fe6a 	bl	8000e20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2202      	movs	r2, #2
 8002150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	3304      	adds	r3, #4
 800215c:	4619      	mov	r1, r3
 800215e:	4610      	mov	r0, r2
 8002160:	f000 f9b8 	bl	80024d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3708      	adds	r7, #8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
	...

080021c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d109      	bne.n	80021e4 <HAL_TIM_PWM_Start+0x24>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	2b01      	cmp	r3, #1
 80021da:	bf14      	ite	ne
 80021dc:	2301      	movne	r3, #1
 80021de:	2300      	moveq	r3, #0
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	e022      	b.n	800222a <HAL_TIM_PWM_Start+0x6a>
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	2b04      	cmp	r3, #4
 80021e8:	d109      	bne.n	80021fe <HAL_TIM_PWM_Start+0x3e>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	bf14      	ite	ne
 80021f6:	2301      	movne	r3, #1
 80021f8:	2300      	moveq	r3, #0
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	e015      	b.n	800222a <HAL_TIM_PWM_Start+0x6a>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	2b08      	cmp	r3, #8
 8002202:	d109      	bne.n	8002218 <HAL_TIM_PWM_Start+0x58>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800220a:	b2db      	uxtb	r3, r3
 800220c:	2b01      	cmp	r3, #1
 800220e:	bf14      	ite	ne
 8002210:	2301      	movne	r3, #1
 8002212:	2300      	moveq	r3, #0
 8002214:	b2db      	uxtb	r3, r3
 8002216:	e008      	b.n	800222a <HAL_TIM_PWM_Start+0x6a>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800221e:	b2db      	uxtb	r3, r3
 8002220:	2b01      	cmp	r3, #1
 8002222:	bf14      	ite	ne
 8002224:	2301      	movne	r3, #1
 8002226:	2300      	moveq	r3, #0
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e07c      	b.n	800232c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d104      	bne.n	8002242 <HAL_TIM_PWM_Start+0x82>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2202      	movs	r2, #2
 800223c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002240:	e013      	b.n	800226a <HAL_TIM_PWM_Start+0xaa>
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	2b04      	cmp	r3, #4
 8002246:	d104      	bne.n	8002252 <HAL_TIM_PWM_Start+0x92>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2202      	movs	r2, #2
 800224c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002250:	e00b      	b.n	800226a <HAL_TIM_PWM_Start+0xaa>
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	2b08      	cmp	r3, #8
 8002256:	d104      	bne.n	8002262 <HAL_TIM_PWM_Start+0xa2>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2202      	movs	r2, #2
 800225c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002260:	e003      	b.n	800226a <HAL_TIM_PWM_Start+0xaa>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2202      	movs	r2, #2
 8002266:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2201      	movs	r2, #1
 8002270:	6839      	ldr	r1, [r7, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f000 fb84 	bl	8002980 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a2d      	ldr	r2, [pc, #180]	@ (8002334 <HAL_TIM_PWM_Start+0x174>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d004      	beq.n	800228c <HAL_TIM_PWM_Start+0xcc>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a2c      	ldr	r2, [pc, #176]	@ (8002338 <HAL_TIM_PWM_Start+0x178>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d101      	bne.n	8002290 <HAL_TIM_PWM_Start+0xd0>
 800228c:	2301      	movs	r3, #1
 800228e:	e000      	b.n	8002292 <HAL_TIM_PWM_Start+0xd2>
 8002290:	2300      	movs	r3, #0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d007      	beq.n	80022a6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a22      	ldr	r2, [pc, #136]	@ (8002334 <HAL_TIM_PWM_Start+0x174>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d022      	beq.n	80022f6 <HAL_TIM_PWM_Start+0x136>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022b8:	d01d      	beq.n	80022f6 <HAL_TIM_PWM_Start+0x136>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a1f      	ldr	r2, [pc, #124]	@ (800233c <HAL_TIM_PWM_Start+0x17c>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d018      	beq.n	80022f6 <HAL_TIM_PWM_Start+0x136>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002340 <HAL_TIM_PWM_Start+0x180>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d013      	beq.n	80022f6 <HAL_TIM_PWM_Start+0x136>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a1c      	ldr	r2, [pc, #112]	@ (8002344 <HAL_TIM_PWM_Start+0x184>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d00e      	beq.n	80022f6 <HAL_TIM_PWM_Start+0x136>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a16      	ldr	r2, [pc, #88]	@ (8002338 <HAL_TIM_PWM_Start+0x178>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d009      	beq.n	80022f6 <HAL_TIM_PWM_Start+0x136>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a18      	ldr	r2, [pc, #96]	@ (8002348 <HAL_TIM_PWM_Start+0x188>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d004      	beq.n	80022f6 <HAL_TIM_PWM_Start+0x136>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a16      	ldr	r2, [pc, #88]	@ (800234c <HAL_TIM_PWM_Start+0x18c>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d111      	bne.n	800231a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f003 0307 	and.w	r3, r3, #7
 8002300:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2b06      	cmp	r3, #6
 8002306:	d010      	beq.n	800232a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f042 0201 	orr.w	r2, r2, #1
 8002316:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002318:	e007      	b.n	800232a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f042 0201 	orr.w	r2, r2, #1
 8002328:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	3710      	adds	r7, #16
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40010000 	.word	0x40010000
 8002338:	40010400 	.word	0x40010400
 800233c:	40000400 	.word	0x40000400
 8002340:	40000800 	.word	0x40000800
 8002344:	40000c00 	.word	0x40000c00
 8002348:	40014000 	.word	0x40014000
 800234c:	40001800 	.word	0x40001800

08002350 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800235c:	2300      	movs	r3, #0
 800235e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002366:	2b01      	cmp	r3, #1
 8002368:	d101      	bne.n	800236e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800236a:	2302      	movs	r3, #2
 800236c:	e0ae      	b.n	80024cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2201      	movs	r2, #1
 8002372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b0c      	cmp	r3, #12
 800237a:	f200 809f 	bhi.w	80024bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800237e:	a201      	add	r2, pc, #4	@ (adr r2, 8002384 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002384:	080023b9 	.word	0x080023b9
 8002388:	080024bd 	.word	0x080024bd
 800238c:	080024bd 	.word	0x080024bd
 8002390:	080024bd 	.word	0x080024bd
 8002394:	080023f9 	.word	0x080023f9
 8002398:	080024bd 	.word	0x080024bd
 800239c:	080024bd 	.word	0x080024bd
 80023a0:	080024bd 	.word	0x080024bd
 80023a4:	0800243b 	.word	0x0800243b
 80023a8:	080024bd 	.word	0x080024bd
 80023ac:	080024bd 	.word	0x080024bd
 80023b0:	080024bd 	.word	0x080024bd
 80023b4:	0800247b 	.word	0x0800247b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68b9      	ldr	r1, [r7, #8]
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f92e 	bl	8002620 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	699a      	ldr	r2, [r3, #24]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0208 	orr.w	r2, r2, #8
 80023d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	699a      	ldr	r2, [r3, #24]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f022 0204 	bic.w	r2, r2, #4
 80023e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6999      	ldr	r1, [r3, #24]
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	691a      	ldr	r2, [r3, #16]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	430a      	orrs	r2, r1
 80023f4:	619a      	str	r2, [r3, #24]
      break;
 80023f6:	e064      	b.n	80024c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	68b9      	ldr	r1, [r7, #8]
 80023fe:	4618      	mov	r0, r3
 8002400:	f000 f97e 	bl	8002700 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	699a      	ldr	r2, [r3, #24]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002412:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	699a      	ldr	r2, [r3, #24]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002422:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6999      	ldr	r1, [r3, #24]
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	691b      	ldr	r3, [r3, #16]
 800242e:	021a      	lsls	r2, r3, #8
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	430a      	orrs	r2, r1
 8002436:	619a      	str	r2, [r3, #24]
      break;
 8002438:	e043      	b.n	80024c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	68b9      	ldr	r1, [r7, #8]
 8002440:	4618      	mov	r0, r3
 8002442:	f000 f9d3 	bl	80027ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	69da      	ldr	r2, [r3, #28]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f042 0208 	orr.w	r2, r2, #8
 8002454:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	69da      	ldr	r2, [r3, #28]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f022 0204 	bic.w	r2, r2, #4
 8002464:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	69d9      	ldr	r1, [r3, #28]
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	691a      	ldr	r2, [r3, #16]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	430a      	orrs	r2, r1
 8002476:	61da      	str	r2, [r3, #28]
      break;
 8002478:	e023      	b.n	80024c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68b9      	ldr	r1, [r7, #8]
 8002480:	4618      	mov	r0, r3
 8002482:	f000 fa27 	bl	80028d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	69da      	ldr	r2, [r3, #28]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002494:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	69da      	ldr	r2, [r3, #28]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	69d9      	ldr	r1, [r3, #28]
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	021a      	lsls	r2, r3, #8
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	430a      	orrs	r2, r1
 80024b8:	61da      	str	r2, [r3, #28]
      break;
 80024ba:	e002      	b.n	80024c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	75fb      	strb	r3, [r7, #23]
      break;
 80024c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80024ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3718      	adds	r7, #24
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4a43      	ldr	r2, [pc, #268]	@ (80025f4 <TIM_Base_SetConfig+0x120>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d013      	beq.n	8002514 <TIM_Base_SetConfig+0x40>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024f2:	d00f      	beq.n	8002514 <TIM_Base_SetConfig+0x40>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a40      	ldr	r2, [pc, #256]	@ (80025f8 <TIM_Base_SetConfig+0x124>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d00b      	beq.n	8002514 <TIM_Base_SetConfig+0x40>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a3f      	ldr	r2, [pc, #252]	@ (80025fc <TIM_Base_SetConfig+0x128>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d007      	beq.n	8002514 <TIM_Base_SetConfig+0x40>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4a3e      	ldr	r2, [pc, #248]	@ (8002600 <TIM_Base_SetConfig+0x12c>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d003      	beq.n	8002514 <TIM_Base_SetConfig+0x40>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4a3d      	ldr	r2, [pc, #244]	@ (8002604 <TIM_Base_SetConfig+0x130>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d108      	bne.n	8002526 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800251a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	4313      	orrs	r3, r2
 8002524:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a32      	ldr	r2, [pc, #200]	@ (80025f4 <TIM_Base_SetConfig+0x120>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d02b      	beq.n	8002586 <TIM_Base_SetConfig+0xb2>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002534:	d027      	beq.n	8002586 <TIM_Base_SetConfig+0xb2>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a2f      	ldr	r2, [pc, #188]	@ (80025f8 <TIM_Base_SetConfig+0x124>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d023      	beq.n	8002586 <TIM_Base_SetConfig+0xb2>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a2e      	ldr	r2, [pc, #184]	@ (80025fc <TIM_Base_SetConfig+0x128>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d01f      	beq.n	8002586 <TIM_Base_SetConfig+0xb2>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a2d      	ldr	r2, [pc, #180]	@ (8002600 <TIM_Base_SetConfig+0x12c>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d01b      	beq.n	8002586 <TIM_Base_SetConfig+0xb2>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a2c      	ldr	r2, [pc, #176]	@ (8002604 <TIM_Base_SetConfig+0x130>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d017      	beq.n	8002586 <TIM_Base_SetConfig+0xb2>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a2b      	ldr	r2, [pc, #172]	@ (8002608 <TIM_Base_SetConfig+0x134>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d013      	beq.n	8002586 <TIM_Base_SetConfig+0xb2>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a2a      	ldr	r2, [pc, #168]	@ (800260c <TIM_Base_SetConfig+0x138>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d00f      	beq.n	8002586 <TIM_Base_SetConfig+0xb2>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a29      	ldr	r2, [pc, #164]	@ (8002610 <TIM_Base_SetConfig+0x13c>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d00b      	beq.n	8002586 <TIM_Base_SetConfig+0xb2>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4a28      	ldr	r2, [pc, #160]	@ (8002614 <TIM_Base_SetConfig+0x140>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d007      	beq.n	8002586 <TIM_Base_SetConfig+0xb2>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a27      	ldr	r2, [pc, #156]	@ (8002618 <TIM_Base_SetConfig+0x144>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d003      	beq.n	8002586 <TIM_Base_SetConfig+0xb2>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a26      	ldr	r2, [pc, #152]	@ (800261c <TIM_Base_SetConfig+0x148>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d108      	bne.n	8002598 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800258c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	4313      	orrs	r3, r2
 8002596:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a0e      	ldr	r2, [pc, #56]	@ (80025f4 <TIM_Base_SetConfig+0x120>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d003      	beq.n	80025c6 <TIM_Base_SetConfig+0xf2>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a10      	ldr	r2, [pc, #64]	@ (8002604 <TIM_Base_SetConfig+0x130>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d103      	bne.n	80025ce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	691a      	ldr	r2, [r3, #16]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f043 0204 	orr.w	r2, r3, #4
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2201      	movs	r2, #1
 80025de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	68fa      	ldr	r2, [r7, #12]
 80025e4:	601a      	str	r2, [r3, #0]
}
 80025e6:	bf00      	nop
 80025e8:	3714      	adds	r7, #20
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	40010000 	.word	0x40010000
 80025f8:	40000400 	.word	0x40000400
 80025fc:	40000800 	.word	0x40000800
 8002600:	40000c00 	.word	0x40000c00
 8002604:	40010400 	.word	0x40010400
 8002608:	40014000 	.word	0x40014000
 800260c:	40014400 	.word	0x40014400
 8002610:	40014800 	.word	0x40014800
 8002614:	40001800 	.word	0x40001800
 8002618:	40001c00 	.word	0x40001c00
 800261c:	40002000 	.word	0x40002000

08002620 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002620:	b480      	push	{r7}
 8002622:	b087      	sub	sp, #28
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a1b      	ldr	r3, [r3, #32]
 800262e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	f023 0201 	bic.w	r2, r3, #1
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800264e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f023 0303 	bic.w	r3, r3, #3
 8002656:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68fa      	ldr	r2, [r7, #12]
 800265e:	4313      	orrs	r3, r2
 8002660:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	f023 0302 	bic.w	r3, r3, #2
 8002668:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	697a      	ldr	r2, [r7, #20]
 8002670:	4313      	orrs	r3, r2
 8002672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4a20      	ldr	r2, [pc, #128]	@ (80026f8 <TIM_OC1_SetConfig+0xd8>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d003      	beq.n	8002684 <TIM_OC1_SetConfig+0x64>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4a1f      	ldr	r2, [pc, #124]	@ (80026fc <TIM_OC1_SetConfig+0xdc>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d10c      	bne.n	800269e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	f023 0308 	bic.w	r3, r3, #8
 800268a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	697a      	ldr	r2, [r7, #20]
 8002692:	4313      	orrs	r3, r2
 8002694:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	f023 0304 	bic.w	r3, r3, #4
 800269c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a15      	ldr	r2, [pc, #84]	@ (80026f8 <TIM_OC1_SetConfig+0xd8>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d003      	beq.n	80026ae <TIM_OC1_SetConfig+0x8e>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4a14      	ldr	r2, [pc, #80]	@ (80026fc <TIM_OC1_SetConfig+0xdc>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d111      	bne.n	80026d2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80026bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	693a      	ldr	r2, [r7, #16]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	621a      	str	r2, [r3, #32]
}
 80026ec:	bf00      	nop
 80026ee:	371c      	adds	r7, #28
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	40010000 	.word	0x40010000
 80026fc:	40010400 	.word	0x40010400

08002700 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002700:	b480      	push	{r7}
 8002702:	b087      	sub	sp, #28
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a1b      	ldr	r3, [r3, #32]
 800270e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a1b      	ldr	r3, [r3, #32]
 8002714:	f023 0210 	bic.w	r2, r3, #16
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800272e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002736:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	021b      	lsls	r3, r3, #8
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	4313      	orrs	r3, r2
 8002742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	f023 0320 	bic.w	r3, r3, #32
 800274a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	011b      	lsls	r3, r3, #4
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	4313      	orrs	r3, r2
 8002756:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4a22      	ldr	r2, [pc, #136]	@ (80027e4 <TIM_OC2_SetConfig+0xe4>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d003      	beq.n	8002768 <TIM_OC2_SetConfig+0x68>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a21      	ldr	r2, [pc, #132]	@ (80027e8 <TIM_OC2_SetConfig+0xe8>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d10d      	bne.n	8002784 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800276e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	011b      	lsls	r3, r3, #4
 8002776:	697a      	ldr	r2, [r7, #20]
 8002778:	4313      	orrs	r3, r2
 800277a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002782:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4a17      	ldr	r2, [pc, #92]	@ (80027e4 <TIM_OC2_SetConfig+0xe4>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d003      	beq.n	8002794 <TIM_OC2_SetConfig+0x94>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4a16      	ldr	r2, [pc, #88]	@ (80027e8 <TIM_OC2_SetConfig+0xe8>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d113      	bne.n	80027bc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800279a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80027a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	621a      	str	r2, [r3, #32]
}
 80027d6:	bf00      	nop
 80027d8:	371c      	adds	r7, #28
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	40010000 	.word	0x40010000
 80027e8:	40010400 	.word	0x40010400

080027ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b087      	sub	sp, #28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800281a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f023 0303 	bic.w	r3, r3, #3
 8002822:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	4313      	orrs	r3, r2
 800282c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002834:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	021b      	lsls	r3, r3, #8
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	4313      	orrs	r3, r2
 8002840:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a21      	ldr	r2, [pc, #132]	@ (80028cc <TIM_OC3_SetConfig+0xe0>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d003      	beq.n	8002852 <TIM_OC3_SetConfig+0x66>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a20      	ldr	r2, [pc, #128]	@ (80028d0 <TIM_OC3_SetConfig+0xe4>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d10d      	bne.n	800286e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002858:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	021b      	lsls	r3, r3, #8
 8002860:	697a      	ldr	r2, [r7, #20]
 8002862:	4313      	orrs	r3, r2
 8002864:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800286c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a16      	ldr	r2, [pc, #88]	@ (80028cc <TIM_OC3_SetConfig+0xe0>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d003      	beq.n	800287e <TIM_OC3_SetConfig+0x92>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a15      	ldr	r2, [pc, #84]	@ (80028d0 <TIM_OC3_SetConfig+0xe4>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d113      	bne.n	80028a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002884:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800288c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	011b      	lsls	r3, r3, #4
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	4313      	orrs	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	011b      	lsls	r3, r3, #4
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	697a      	ldr	r2, [r7, #20]
 80028be:	621a      	str	r2, [r3, #32]
}
 80028c0:	bf00      	nop
 80028c2:	371c      	adds	r7, #28
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr
 80028cc:	40010000 	.word	0x40010000
 80028d0:	40010400 	.word	0x40010400

080028d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b087      	sub	sp, #28
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a1b      	ldr	r3, [r3, #32]
 80028e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002902:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800290a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	021b      	lsls	r3, r3, #8
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	4313      	orrs	r3, r2
 8002916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800291e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	031b      	lsls	r3, r3, #12
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	4313      	orrs	r3, r2
 800292a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a12      	ldr	r2, [pc, #72]	@ (8002978 <TIM_OC4_SetConfig+0xa4>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d003      	beq.n	800293c <TIM_OC4_SetConfig+0x68>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a11      	ldr	r2, [pc, #68]	@ (800297c <TIM_OC4_SetConfig+0xa8>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d109      	bne.n	8002950 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002942:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	695b      	ldr	r3, [r3, #20]
 8002948:	019b      	lsls	r3, r3, #6
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	4313      	orrs	r3, r2
 800294e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	621a      	str	r2, [r3, #32]
}
 800296a:	bf00      	nop
 800296c:	371c      	adds	r7, #28
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	40010000 	.word	0x40010000
 800297c:	40010400 	.word	0x40010400

08002980 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002980:	b480      	push	{r7}
 8002982:	b087      	sub	sp, #28
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	f003 031f 	and.w	r3, r3, #31
 8002992:	2201      	movs	r2, #1
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6a1a      	ldr	r2, [r3, #32]
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	43db      	mvns	r3, r3
 80029a2:	401a      	ands	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6a1a      	ldr	r2, [r3, #32]
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	f003 031f 	and.w	r3, r3, #31
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	fa01 f303 	lsl.w	r3, r1, r3
 80029b8:	431a      	orrs	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	621a      	str	r2, [r3, #32]
}
 80029be:	bf00      	nop
 80029c0:	371c      	adds	r7, #28
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
	...

080029cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d101      	bne.n	80029e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e05a      	b.n	8002a9a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2202      	movs	r2, #2
 80029f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68fa      	ldr	r2, [r7, #12]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a21      	ldr	r2, [pc, #132]	@ (8002aa8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d022      	beq.n	8002a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a30:	d01d      	beq.n	8002a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a1d      	ldr	r2, [pc, #116]	@ (8002aac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d018      	beq.n	8002a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a1b      	ldr	r2, [pc, #108]	@ (8002ab0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d013      	beq.n	8002a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ab4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d00e      	beq.n	8002a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a18      	ldr	r2, [pc, #96]	@ (8002ab8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d009      	beq.n	8002a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a17      	ldr	r2, [pc, #92]	@ (8002abc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d004      	beq.n	8002a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a15      	ldr	r2, [pc, #84]	@ (8002ac0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d10c      	bne.n	8002a88 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3714      	adds	r7, #20
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	40010000 	.word	0x40010000
 8002aac:	40000400 	.word	0x40000400
 8002ab0:	40000800 	.word	0x40000800
 8002ab4:	40000c00 	.word	0x40000c00
 8002ab8:	40010400 	.word	0x40010400
 8002abc:	40014000 	.word	0x40014000
 8002ac0:	40001800 	.word	0x40001800

08002ac4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e042      	b.n	8002b5c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d106      	bne.n	8002af0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7fe fa58 	bl	8000fa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2224      	movs	r2, #36	@ 0x24
 8002af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	68da      	ldr	r2, [r3, #12]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 fa09 	bl	8002f20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	691a      	ldr	r2, [r3, #16]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	695a      	ldr	r2, [r3, #20]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	68da      	ldr	r2, [r3, #12]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2220      	movs	r2, #32
 8002b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b08a      	sub	sp, #40	@ 0x28
 8002b68:	af02      	add	r7, sp, #8
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	603b      	str	r3, [r7, #0]
 8002b70:	4613      	mov	r3, r2
 8002b72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b74:	2300      	movs	r3, #0
 8002b76:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2b20      	cmp	r3, #32
 8002b82:	d175      	bne.n	8002c70 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d002      	beq.n	8002b90 <HAL_UART_Transmit+0x2c>
 8002b8a:	88fb      	ldrh	r3, [r7, #6]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d101      	bne.n	8002b94 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e06e      	b.n	8002c72 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2200      	movs	r2, #0
 8002b98:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2221      	movs	r2, #33	@ 0x21
 8002b9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ba2:	f7fe fad5 	bl	8001150 <HAL_GetTick>
 8002ba6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	88fa      	ldrh	r2, [r7, #6]
 8002bac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	88fa      	ldrh	r2, [r7, #6]
 8002bb2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bbc:	d108      	bne.n	8002bd0 <HAL_UART_Transmit+0x6c>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d104      	bne.n	8002bd0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	61bb      	str	r3, [r7, #24]
 8002bce:	e003      	b.n	8002bd8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002bd8:	e02e      	b.n	8002c38 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	9300      	str	r3, [sp, #0]
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	2200      	movs	r2, #0
 8002be2:	2180      	movs	r1, #128	@ 0x80
 8002be4:	68f8      	ldr	r0, [r7, #12]
 8002be6:	f000 f8df 	bl	8002da8 <UART_WaitOnFlagUntilTimeout>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d005      	beq.n	8002bfc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2220      	movs	r2, #32
 8002bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e03a      	b.n	8002c72 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10b      	bne.n	8002c1a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	881b      	ldrh	r3, [r3, #0]
 8002c06:	461a      	mov	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	3302      	adds	r3, #2
 8002c16:	61bb      	str	r3, [r7, #24]
 8002c18:	e007      	b.n	8002c2a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	781a      	ldrb	r2, [r3, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	3301      	adds	r3, #1
 8002c28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	3b01      	subs	r3, #1
 8002c32:	b29a      	uxth	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1cb      	bne.n	8002bda <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	9300      	str	r3, [sp, #0]
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	2140      	movs	r1, #64	@ 0x40
 8002c4c:	68f8      	ldr	r0, [r7, #12]
 8002c4e:	f000 f8ab 	bl	8002da8 <UART_WaitOnFlagUntilTimeout>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d005      	beq.n	8002c64 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2220      	movs	r2, #32
 8002c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	e006      	b.n	8002c72 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2220      	movs	r2, #32
 8002c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	e000      	b.n	8002c72 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002c70:	2302      	movs	r3, #2
  }
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3720      	adds	r7, #32
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b08a      	sub	sp, #40	@ 0x28
 8002c7e:	af02      	add	r7, sp, #8
 8002c80:	60f8      	str	r0, [r7, #12]
 8002c82:	60b9      	str	r1, [r7, #8]
 8002c84:	603b      	str	r3, [r7, #0]
 8002c86:	4613      	mov	r3, r2
 8002c88:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b20      	cmp	r3, #32
 8002c98:	f040 8081 	bne.w	8002d9e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d002      	beq.n	8002ca8 <HAL_UART_Receive+0x2e>
 8002ca2:	88fb      	ldrh	r3, [r7, #6]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e079      	b.n	8002da0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2222      	movs	r2, #34	@ 0x22
 8002cb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cc0:	f7fe fa46 	bl	8001150 <HAL_GetTick>
 8002cc4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	88fa      	ldrh	r2, [r7, #6]
 8002cca:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	88fa      	ldrh	r2, [r7, #6]
 8002cd0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cda:	d108      	bne.n	8002cee <HAL_UART_Receive+0x74>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	691b      	ldr	r3, [r3, #16]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d104      	bne.n	8002cee <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	61bb      	str	r3, [r7, #24]
 8002cec:	e003      	b.n	8002cf6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002cf6:	e047      	b.n	8002d88 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	2120      	movs	r1, #32
 8002d02:	68f8      	ldr	r0, [r7, #12]
 8002d04:	f000 f850 	bl	8002da8 <UART_WaitOnFlagUntilTimeout>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d005      	beq.n	8002d1a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2220      	movs	r2, #32
 8002d12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e042      	b.n	8002da0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d10c      	bne.n	8002d3a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002d32:	69bb      	ldr	r3, [r7, #24]
 8002d34:	3302      	adds	r3, #2
 8002d36:	61bb      	str	r3, [r7, #24]
 8002d38:	e01f      	b.n	8002d7a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d42:	d007      	beq.n	8002d54 <HAL_UART_Receive+0xda>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10a      	bne.n	8002d62 <HAL_UART_Receive+0xe8>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	691b      	ldr	r3, [r3, #16]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d106      	bne.n	8002d62 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	b2da      	uxtb	r2, r3
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	701a      	strb	r2, [r3, #0]
 8002d60:	e008      	b.n	8002d74 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d6e:	b2da      	uxtb	r2, r3
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	3301      	adds	r3, #1
 8002d78:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	3b01      	subs	r3, #1
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1b2      	bne.n	8002cf8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2220      	movs	r2, #32
 8002d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	e000      	b.n	8002da0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002d9e:	2302      	movs	r3, #2
  }
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3720      	adds	r7, #32
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	603b      	str	r3, [r7, #0]
 8002db4:	4613      	mov	r3, r2
 8002db6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002db8:	e03b      	b.n	8002e32 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dba:	6a3b      	ldr	r3, [r7, #32]
 8002dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dc0:	d037      	beq.n	8002e32 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dc2:	f7fe f9c5 	bl	8001150 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	6a3a      	ldr	r2, [r7, #32]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d302      	bcc.n	8002dd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d101      	bne.n	8002ddc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e03a      	b.n	8002e52 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	f003 0304 	and.w	r3, r3, #4
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d023      	beq.n	8002e32 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	2b80      	cmp	r3, #128	@ 0x80
 8002dee:	d020      	beq.n	8002e32 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b40      	cmp	r3, #64	@ 0x40
 8002df4:	d01d      	beq.n	8002e32 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0308 	and.w	r3, r3, #8
 8002e00:	2b08      	cmp	r3, #8
 8002e02:	d116      	bne.n	8002e32 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002e04:	2300      	movs	r3, #0
 8002e06:	617b      	str	r3, [r7, #20]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	617b      	str	r3, [r7, #20]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	617b      	str	r3, [r7, #20]
 8002e18:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f000 f81d 	bl	8002e5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2208      	movs	r2, #8
 8002e24:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e00f      	b.n	8002e52 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	68ba      	ldr	r2, [r7, #8]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	bf0c      	ite	eq
 8002e42:	2301      	moveq	r3, #1
 8002e44:	2300      	movne	r3, #0
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	461a      	mov	r2, r3
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d0b4      	beq.n	8002dba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3718      	adds	r7, #24
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	b095      	sub	sp, #84	@ 0x54
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	330c      	adds	r3, #12
 8002e68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e6c:	e853 3f00 	ldrex	r3, [r3]
 8002e70:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	330c      	adds	r3, #12
 8002e80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e82:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e8a:	e841 2300 	strex	r3, r2, [r1]
 8002e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1e5      	bne.n	8002e62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	3314      	adds	r3, #20
 8002e9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e9e:	6a3b      	ldr	r3, [r7, #32]
 8002ea0:	e853 3f00 	ldrex	r3, [r3]
 8002ea4:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	f023 0301 	bic.w	r3, r3, #1
 8002eac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	3314      	adds	r3, #20
 8002eb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002eb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ebc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ebe:	e841 2300 	strex	r3, r2, [r1]
 8002ec2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1e5      	bne.n	8002e96 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d119      	bne.n	8002f06 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	330c      	adds	r3, #12
 8002ed8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	e853 3f00 	ldrex	r3, [r3]
 8002ee0:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f023 0310 	bic.w	r3, r3, #16
 8002ee8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	330c      	adds	r3, #12
 8002ef0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ef2:	61ba      	str	r2, [r7, #24]
 8002ef4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef6:	6979      	ldr	r1, [r7, #20]
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	e841 2300 	strex	r3, r2, [r1]
 8002efe:	613b      	str	r3, [r7, #16]
   return(result);
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1e5      	bne.n	8002ed2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2220      	movs	r2, #32
 8002f0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f14:	bf00      	nop
 8002f16:	3754      	adds	r7, #84	@ 0x54
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f24:	b0c0      	sub	sp, #256	@ 0x100
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f3c:	68d9      	ldr	r1, [r3, #12]
 8002f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	ea40 0301 	orr.w	r3, r0, r1
 8002f48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	431a      	orrs	r2, r3
 8002f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f64:	69db      	ldr	r3, [r3, #28]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002f78:	f021 010c 	bic.w	r1, r1, #12
 8002f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f86:	430b      	orrs	r3, r1
 8002f88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	695b      	ldr	r3, [r3, #20]
 8002f92:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f9a:	6999      	ldr	r1, [r3, #24]
 8002f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	ea40 0301 	orr.w	r3, r0, r1
 8002fa6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	4b8f      	ldr	r3, [pc, #572]	@ (80031ec <UART_SetConfig+0x2cc>)
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d005      	beq.n	8002fc0 <UART_SetConfig+0xa0>
 8002fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	4b8d      	ldr	r3, [pc, #564]	@ (80031f0 <UART_SetConfig+0x2d0>)
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d104      	bne.n	8002fca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fc0:	f7fe fc52 	bl	8001868 <HAL_RCC_GetPCLK2Freq>
 8002fc4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002fc8:	e003      	b.n	8002fd2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fca:	f7fe fc39 	bl	8001840 <HAL_RCC_GetPCLK1Freq>
 8002fce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fd6:	69db      	ldr	r3, [r3, #28]
 8002fd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fdc:	f040 810c 	bne.w	80031f8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002fe0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002fea:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002fee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002ff2:	4622      	mov	r2, r4
 8002ff4:	462b      	mov	r3, r5
 8002ff6:	1891      	adds	r1, r2, r2
 8002ff8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002ffa:	415b      	adcs	r3, r3
 8002ffc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ffe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003002:	4621      	mov	r1, r4
 8003004:	eb12 0801 	adds.w	r8, r2, r1
 8003008:	4629      	mov	r1, r5
 800300a:	eb43 0901 	adc.w	r9, r3, r1
 800300e:	f04f 0200 	mov.w	r2, #0
 8003012:	f04f 0300 	mov.w	r3, #0
 8003016:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800301a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800301e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003022:	4690      	mov	r8, r2
 8003024:	4699      	mov	r9, r3
 8003026:	4623      	mov	r3, r4
 8003028:	eb18 0303 	adds.w	r3, r8, r3
 800302c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003030:	462b      	mov	r3, r5
 8003032:	eb49 0303 	adc.w	r3, r9, r3
 8003036:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800303a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003046:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800304a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800304e:	460b      	mov	r3, r1
 8003050:	18db      	adds	r3, r3, r3
 8003052:	653b      	str	r3, [r7, #80]	@ 0x50
 8003054:	4613      	mov	r3, r2
 8003056:	eb42 0303 	adc.w	r3, r2, r3
 800305a:	657b      	str	r3, [r7, #84]	@ 0x54
 800305c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003060:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003064:	f7fd f8d6 	bl	8000214 <__aeabi_uldivmod>
 8003068:	4602      	mov	r2, r0
 800306a:	460b      	mov	r3, r1
 800306c:	4b61      	ldr	r3, [pc, #388]	@ (80031f4 <UART_SetConfig+0x2d4>)
 800306e:	fba3 2302 	umull	r2, r3, r3, r2
 8003072:	095b      	lsrs	r3, r3, #5
 8003074:	011c      	lsls	r4, r3, #4
 8003076:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800307a:	2200      	movs	r2, #0
 800307c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003080:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003084:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003088:	4642      	mov	r2, r8
 800308a:	464b      	mov	r3, r9
 800308c:	1891      	adds	r1, r2, r2
 800308e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003090:	415b      	adcs	r3, r3
 8003092:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003094:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003098:	4641      	mov	r1, r8
 800309a:	eb12 0a01 	adds.w	sl, r2, r1
 800309e:	4649      	mov	r1, r9
 80030a0:	eb43 0b01 	adc.w	fp, r3, r1
 80030a4:	f04f 0200 	mov.w	r2, #0
 80030a8:	f04f 0300 	mov.w	r3, #0
 80030ac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030b0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030b8:	4692      	mov	sl, r2
 80030ba:	469b      	mov	fp, r3
 80030bc:	4643      	mov	r3, r8
 80030be:	eb1a 0303 	adds.w	r3, sl, r3
 80030c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030c6:	464b      	mov	r3, r9
 80030c8:	eb4b 0303 	adc.w	r3, fp, r3
 80030cc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80030d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030dc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80030e0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80030e4:	460b      	mov	r3, r1
 80030e6:	18db      	adds	r3, r3, r3
 80030e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80030ea:	4613      	mov	r3, r2
 80030ec:	eb42 0303 	adc.w	r3, r2, r3
 80030f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80030f2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80030f6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80030fa:	f7fd f88b 	bl	8000214 <__aeabi_uldivmod>
 80030fe:	4602      	mov	r2, r0
 8003100:	460b      	mov	r3, r1
 8003102:	4611      	mov	r1, r2
 8003104:	4b3b      	ldr	r3, [pc, #236]	@ (80031f4 <UART_SetConfig+0x2d4>)
 8003106:	fba3 2301 	umull	r2, r3, r3, r1
 800310a:	095b      	lsrs	r3, r3, #5
 800310c:	2264      	movs	r2, #100	@ 0x64
 800310e:	fb02 f303 	mul.w	r3, r2, r3
 8003112:	1acb      	subs	r3, r1, r3
 8003114:	00db      	lsls	r3, r3, #3
 8003116:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800311a:	4b36      	ldr	r3, [pc, #216]	@ (80031f4 <UART_SetConfig+0x2d4>)
 800311c:	fba3 2302 	umull	r2, r3, r3, r2
 8003120:	095b      	lsrs	r3, r3, #5
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003128:	441c      	add	r4, r3
 800312a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800312e:	2200      	movs	r2, #0
 8003130:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003134:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003138:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800313c:	4642      	mov	r2, r8
 800313e:	464b      	mov	r3, r9
 8003140:	1891      	adds	r1, r2, r2
 8003142:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003144:	415b      	adcs	r3, r3
 8003146:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003148:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800314c:	4641      	mov	r1, r8
 800314e:	1851      	adds	r1, r2, r1
 8003150:	6339      	str	r1, [r7, #48]	@ 0x30
 8003152:	4649      	mov	r1, r9
 8003154:	414b      	adcs	r3, r1
 8003156:	637b      	str	r3, [r7, #52]	@ 0x34
 8003158:	f04f 0200 	mov.w	r2, #0
 800315c:	f04f 0300 	mov.w	r3, #0
 8003160:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003164:	4659      	mov	r1, fp
 8003166:	00cb      	lsls	r3, r1, #3
 8003168:	4651      	mov	r1, sl
 800316a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800316e:	4651      	mov	r1, sl
 8003170:	00ca      	lsls	r2, r1, #3
 8003172:	4610      	mov	r0, r2
 8003174:	4619      	mov	r1, r3
 8003176:	4603      	mov	r3, r0
 8003178:	4642      	mov	r2, r8
 800317a:	189b      	adds	r3, r3, r2
 800317c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003180:	464b      	mov	r3, r9
 8003182:	460a      	mov	r2, r1
 8003184:	eb42 0303 	adc.w	r3, r2, r3
 8003188:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800318c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003198:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800319c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80031a0:	460b      	mov	r3, r1
 80031a2:	18db      	adds	r3, r3, r3
 80031a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031a6:	4613      	mov	r3, r2
 80031a8:	eb42 0303 	adc.w	r3, r2, r3
 80031ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80031ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031b2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80031b6:	f7fd f82d 	bl	8000214 <__aeabi_uldivmod>
 80031ba:	4602      	mov	r2, r0
 80031bc:	460b      	mov	r3, r1
 80031be:	4b0d      	ldr	r3, [pc, #52]	@ (80031f4 <UART_SetConfig+0x2d4>)
 80031c0:	fba3 1302 	umull	r1, r3, r3, r2
 80031c4:	095b      	lsrs	r3, r3, #5
 80031c6:	2164      	movs	r1, #100	@ 0x64
 80031c8:	fb01 f303 	mul.w	r3, r1, r3
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	3332      	adds	r3, #50	@ 0x32
 80031d2:	4a08      	ldr	r2, [pc, #32]	@ (80031f4 <UART_SetConfig+0x2d4>)
 80031d4:	fba2 2303 	umull	r2, r3, r2, r3
 80031d8:	095b      	lsrs	r3, r3, #5
 80031da:	f003 0207 	and.w	r2, r3, #7
 80031de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4422      	add	r2, r4
 80031e6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80031e8:	e106      	b.n	80033f8 <UART_SetConfig+0x4d8>
 80031ea:	bf00      	nop
 80031ec:	40011000 	.word	0x40011000
 80031f0:	40011400 	.word	0x40011400
 80031f4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031fc:	2200      	movs	r2, #0
 80031fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003202:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003206:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800320a:	4642      	mov	r2, r8
 800320c:	464b      	mov	r3, r9
 800320e:	1891      	adds	r1, r2, r2
 8003210:	6239      	str	r1, [r7, #32]
 8003212:	415b      	adcs	r3, r3
 8003214:	627b      	str	r3, [r7, #36]	@ 0x24
 8003216:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800321a:	4641      	mov	r1, r8
 800321c:	1854      	adds	r4, r2, r1
 800321e:	4649      	mov	r1, r9
 8003220:	eb43 0501 	adc.w	r5, r3, r1
 8003224:	f04f 0200 	mov.w	r2, #0
 8003228:	f04f 0300 	mov.w	r3, #0
 800322c:	00eb      	lsls	r3, r5, #3
 800322e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003232:	00e2      	lsls	r2, r4, #3
 8003234:	4614      	mov	r4, r2
 8003236:	461d      	mov	r5, r3
 8003238:	4643      	mov	r3, r8
 800323a:	18e3      	adds	r3, r4, r3
 800323c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003240:	464b      	mov	r3, r9
 8003242:	eb45 0303 	adc.w	r3, r5, r3
 8003246:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800324a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003256:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800325a:	f04f 0200 	mov.w	r2, #0
 800325e:	f04f 0300 	mov.w	r3, #0
 8003262:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003266:	4629      	mov	r1, r5
 8003268:	008b      	lsls	r3, r1, #2
 800326a:	4621      	mov	r1, r4
 800326c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003270:	4621      	mov	r1, r4
 8003272:	008a      	lsls	r2, r1, #2
 8003274:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003278:	f7fc ffcc 	bl	8000214 <__aeabi_uldivmod>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4b60      	ldr	r3, [pc, #384]	@ (8003404 <UART_SetConfig+0x4e4>)
 8003282:	fba3 2302 	umull	r2, r3, r3, r2
 8003286:	095b      	lsrs	r3, r3, #5
 8003288:	011c      	lsls	r4, r3, #4
 800328a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800328e:	2200      	movs	r2, #0
 8003290:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003294:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003298:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800329c:	4642      	mov	r2, r8
 800329e:	464b      	mov	r3, r9
 80032a0:	1891      	adds	r1, r2, r2
 80032a2:	61b9      	str	r1, [r7, #24]
 80032a4:	415b      	adcs	r3, r3
 80032a6:	61fb      	str	r3, [r7, #28]
 80032a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032ac:	4641      	mov	r1, r8
 80032ae:	1851      	adds	r1, r2, r1
 80032b0:	6139      	str	r1, [r7, #16]
 80032b2:	4649      	mov	r1, r9
 80032b4:	414b      	adcs	r3, r1
 80032b6:	617b      	str	r3, [r7, #20]
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	f04f 0300 	mov.w	r3, #0
 80032c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032c4:	4659      	mov	r1, fp
 80032c6:	00cb      	lsls	r3, r1, #3
 80032c8:	4651      	mov	r1, sl
 80032ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032ce:	4651      	mov	r1, sl
 80032d0:	00ca      	lsls	r2, r1, #3
 80032d2:	4610      	mov	r0, r2
 80032d4:	4619      	mov	r1, r3
 80032d6:	4603      	mov	r3, r0
 80032d8:	4642      	mov	r2, r8
 80032da:	189b      	adds	r3, r3, r2
 80032dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032e0:	464b      	mov	r3, r9
 80032e2:	460a      	mov	r2, r1
 80032e4:	eb42 0303 	adc.w	r3, r2, r3
 80032e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80032ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032f6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80032f8:	f04f 0200 	mov.w	r2, #0
 80032fc:	f04f 0300 	mov.w	r3, #0
 8003300:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003304:	4649      	mov	r1, r9
 8003306:	008b      	lsls	r3, r1, #2
 8003308:	4641      	mov	r1, r8
 800330a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800330e:	4641      	mov	r1, r8
 8003310:	008a      	lsls	r2, r1, #2
 8003312:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003316:	f7fc ff7d 	bl	8000214 <__aeabi_uldivmod>
 800331a:	4602      	mov	r2, r0
 800331c:	460b      	mov	r3, r1
 800331e:	4611      	mov	r1, r2
 8003320:	4b38      	ldr	r3, [pc, #224]	@ (8003404 <UART_SetConfig+0x4e4>)
 8003322:	fba3 2301 	umull	r2, r3, r3, r1
 8003326:	095b      	lsrs	r3, r3, #5
 8003328:	2264      	movs	r2, #100	@ 0x64
 800332a:	fb02 f303 	mul.w	r3, r2, r3
 800332e:	1acb      	subs	r3, r1, r3
 8003330:	011b      	lsls	r3, r3, #4
 8003332:	3332      	adds	r3, #50	@ 0x32
 8003334:	4a33      	ldr	r2, [pc, #204]	@ (8003404 <UART_SetConfig+0x4e4>)
 8003336:	fba2 2303 	umull	r2, r3, r2, r3
 800333a:	095b      	lsrs	r3, r3, #5
 800333c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003340:	441c      	add	r4, r3
 8003342:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003346:	2200      	movs	r2, #0
 8003348:	673b      	str	r3, [r7, #112]	@ 0x70
 800334a:	677a      	str	r2, [r7, #116]	@ 0x74
 800334c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003350:	4642      	mov	r2, r8
 8003352:	464b      	mov	r3, r9
 8003354:	1891      	adds	r1, r2, r2
 8003356:	60b9      	str	r1, [r7, #8]
 8003358:	415b      	adcs	r3, r3
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003360:	4641      	mov	r1, r8
 8003362:	1851      	adds	r1, r2, r1
 8003364:	6039      	str	r1, [r7, #0]
 8003366:	4649      	mov	r1, r9
 8003368:	414b      	adcs	r3, r1
 800336a:	607b      	str	r3, [r7, #4]
 800336c:	f04f 0200 	mov.w	r2, #0
 8003370:	f04f 0300 	mov.w	r3, #0
 8003374:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003378:	4659      	mov	r1, fp
 800337a:	00cb      	lsls	r3, r1, #3
 800337c:	4651      	mov	r1, sl
 800337e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003382:	4651      	mov	r1, sl
 8003384:	00ca      	lsls	r2, r1, #3
 8003386:	4610      	mov	r0, r2
 8003388:	4619      	mov	r1, r3
 800338a:	4603      	mov	r3, r0
 800338c:	4642      	mov	r2, r8
 800338e:	189b      	adds	r3, r3, r2
 8003390:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003392:	464b      	mov	r3, r9
 8003394:	460a      	mov	r2, r1
 8003396:	eb42 0303 	adc.w	r3, r2, r3
 800339a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800339c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80033a6:	667a      	str	r2, [r7, #100]	@ 0x64
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	f04f 0300 	mov.w	r3, #0
 80033b0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80033b4:	4649      	mov	r1, r9
 80033b6:	008b      	lsls	r3, r1, #2
 80033b8:	4641      	mov	r1, r8
 80033ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033be:	4641      	mov	r1, r8
 80033c0:	008a      	lsls	r2, r1, #2
 80033c2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80033c6:	f7fc ff25 	bl	8000214 <__aeabi_uldivmod>
 80033ca:	4602      	mov	r2, r0
 80033cc:	460b      	mov	r3, r1
 80033ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003404 <UART_SetConfig+0x4e4>)
 80033d0:	fba3 1302 	umull	r1, r3, r3, r2
 80033d4:	095b      	lsrs	r3, r3, #5
 80033d6:	2164      	movs	r1, #100	@ 0x64
 80033d8:	fb01 f303 	mul.w	r3, r1, r3
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	3332      	adds	r3, #50	@ 0x32
 80033e2:	4a08      	ldr	r2, [pc, #32]	@ (8003404 <UART_SetConfig+0x4e4>)
 80033e4:	fba2 2303 	umull	r2, r3, r2, r3
 80033e8:	095b      	lsrs	r3, r3, #5
 80033ea:	f003 020f 	and.w	r2, r3, #15
 80033ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4422      	add	r2, r4
 80033f6:	609a      	str	r2, [r3, #8]
}
 80033f8:	bf00      	nop
 80033fa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80033fe:	46bd      	mov	sp, r7
 8003400:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003404:	51eb851f 	.word	0x51eb851f

08003408 <memset>:
 8003408:	4402      	add	r2, r0
 800340a:	4603      	mov	r3, r0
 800340c:	4293      	cmp	r3, r2
 800340e:	d100      	bne.n	8003412 <memset+0xa>
 8003410:	4770      	bx	lr
 8003412:	f803 1b01 	strb.w	r1, [r3], #1
 8003416:	e7f9      	b.n	800340c <memset+0x4>

08003418 <__libc_init_array>:
 8003418:	b570      	push	{r4, r5, r6, lr}
 800341a:	4d0d      	ldr	r5, [pc, #52]	@ (8003450 <__libc_init_array+0x38>)
 800341c:	4c0d      	ldr	r4, [pc, #52]	@ (8003454 <__libc_init_array+0x3c>)
 800341e:	1b64      	subs	r4, r4, r5
 8003420:	10a4      	asrs	r4, r4, #2
 8003422:	2600      	movs	r6, #0
 8003424:	42a6      	cmp	r6, r4
 8003426:	d109      	bne.n	800343c <__libc_init_array+0x24>
 8003428:	4d0b      	ldr	r5, [pc, #44]	@ (8003458 <__libc_init_array+0x40>)
 800342a:	4c0c      	ldr	r4, [pc, #48]	@ (800345c <__libc_init_array+0x44>)
 800342c:	f000 f818 	bl	8003460 <_init>
 8003430:	1b64      	subs	r4, r4, r5
 8003432:	10a4      	asrs	r4, r4, #2
 8003434:	2600      	movs	r6, #0
 8003436:	42a6      	cmp	r6, r4
 8003438:	d105      	bne.n	8003446 <__libc_init_array+0x2e>
 800343a:	bd70      	pop	{r4, r5, r6, pc}
 800343c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003440:	4798      	blx	r3
 8003442:	3601      	adds	r6, #1
 8003444:	e7ee      	b.n	8003424 <__libc_init_array+0xc>
 8003446:	f855 3b04 	ldr.w	r3, [r5], #4
 800344a:	4798      	blx	r3
 800344c:	3601      	adds	r6, #1
 800344e:	e7f2      	b.n	8003436 <__libc_init_array+0x1e>
 8003450:	0800361c 	.word	0x0800361c
 8003454:	0800361c 	.word	0x0800361c
 8003458:	0800361c 	.word	0x0800361c
 800345c:	08003620 	.word	0x08003620

08003460 <_init>:
 8003460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003462:	bf00      	nop
 8003464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003466:	bc08      	pop	{r3}
 8003468:	469e      	mov	lr, r3
 800346a:	4770      	bx	lr

0800346c <_fini>:
 800346c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346e:	bf00      	nop
 8003470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003472:	bc08      	pop	{r3}
 8003474:	469e      	mov	lr, r3
 8003476:	4770      	bx	lr
