
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.038439                       # Number of seconds simulated
sim_ticks                                2038438621500                       # Number of ticks simulated
final_tick                               2038438621500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 314051                       # Simulator instruction rate (inst/s)
host_op_rate                                   550414                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1280347189                       # Simulator tick rate (ticks/s)
host_mem_usage                                 600636                       # Number of bytes of host memory used
host_seconds                                  1592.10                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       334624576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          334671840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41253792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41253792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10457018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10458495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1289181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1289181                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              23186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          164157298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             164180484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         23186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            23186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20237937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20237937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20237937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             23186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         164157298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184418421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10458495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1289181                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10458495                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1289181                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              668520640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  823040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74984960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               334671840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41253792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  12860                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                117515                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            668751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            647648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            649930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            671917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            638534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            641275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            654790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            638368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            644143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            642897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           645423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           651729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           662809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           666882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           657840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           662699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             81629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74808                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2038421335500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10458495                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1289181                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10445635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  71147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  71147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  71165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  71174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  71178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  71146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6002378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.868507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.364812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.167107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2209513     36.81%     36.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3561123     59.33%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        93379      1.56%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22956      0.38%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12981      0.22%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10873      0.18%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11315      0.19%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8963      0.15%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71275      1.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6002378                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        71146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     146.819076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.485878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    221.720024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         65228     91.68%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         5463      7.68%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          262      0.37%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          104      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           43      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           23      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           12      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         71146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        71146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.468108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.447732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.836245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            53778     75.59%     75.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1515      2.13%     77.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15770     22.17%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               83      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         71146                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 245625745000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            441481401250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52228175000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23514.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42264.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       327.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    164.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5117875                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  497022                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     173516.99                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21373882740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11360488095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             37208060820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3082034160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         154184902560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         129390779760                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4855080000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    617242934370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     74867600160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      54683905920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1108272568725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            543.686993                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1741981990750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5457631250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   65316384000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 193421877500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 194966410250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  225675734750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1353600583750                       # Time in different power states
system.mem_ctrls_1.actEnergy              21483096180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11418536415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             37373773080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3033926640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         154857318720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         129970252020                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5008478400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    617157509610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     76525221120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      53499263505                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1110353433660                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            544.707805                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1740310156250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5482364500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   65602954000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 187615314750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 199284058250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  227034583000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1353419347000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4076877243                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4076877243                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          15602796                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.575392                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           278207005                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15604844                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.828246                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1256269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.575392                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          798                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1190852240                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1190852240                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    206439733                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       206439733                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71767272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71767272                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     278207005                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        278207005                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    278207005                       # number of overall hits
system.cpu.dcache.overall_hits::total       278207005                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14893557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14893557                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       711287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       711287                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     15604844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15604844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     15604844                       # number of overall misses
system.cpu.dcache.overall_misses::total      15604844                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1022748171500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1022748171500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  44411754000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  44411754000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1067159925500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1067159925500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1067159925500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1067159925500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.067290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067290                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009814                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009814                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.053112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.053112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053112                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68670.511114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68670.511114                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62438.585269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62438.585269                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68386.452662                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68386.452662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68386.452662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68386.452662                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3305803                       # number of writebacks
system.cpu.dcache.writebacks::total           3305803                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14893557                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14893557                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       711287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       711287                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     15604844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15604844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     15604844                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15604844                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1007854614500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1007854614500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  43700467000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  43700467000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1051555081500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1051555081500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1051555081500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1051555081500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.067290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.053112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.053112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053112                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67670.511114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67670.511114                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61438.585269                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61438.585269                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67386.452662                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67386.452662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67386.452662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67386.452662                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1303772                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.996810                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676013916                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1304028                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            518.404448                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         104455500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.996810                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2710575804                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2710575804                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    676013916                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676013916                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676013916                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676013916                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676013916                       # number of overall hits
system.cpu.icache.overall_hits::total       676013916                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1304028                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1304028                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1304028                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1304028                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1304028                       # number of overall misses
system.cpu.icache.overall_misses::total       1304028                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  17084664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17084664000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  17084664000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17084664000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  17084664000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17084664000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001925                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001925                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001925                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001925                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001925                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001925                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13101.454877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13101.454877                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13101.454877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13101.454877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13101.454877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13101.454877                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1303772                       # number of writebacks
system.cpu.icache.writebacks::total           1303772                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1304028                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1304028                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1304028                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1304028                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1304028                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1304028                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  15780636000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15780636000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  15780636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15780636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  15780636000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15780636000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001925                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001925                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001925                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001925                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12101.454877                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12101.454877                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12101.454877                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12101.454877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12101.454877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12101.454877                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  10594475                       # number of replacements
system.l2.tags.tagsinuse                 32623.211299                       # Cycle average of tags in use
system.l2.tags.total_refs                    22669879                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10627243                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.133185                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               24750722000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      497.847795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          6.045106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32119.318398                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.015193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.980204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995581                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4545                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8902                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44442682                       # Number of tag accesses
system.l2.tags.data_accesses                 44442682                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3305803                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3305803                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1303771                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1303771                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             263146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                263146                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1302551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1302551                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4884680                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4884680                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1302551                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               5147826                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6450377                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1302551                       # number of overall hits
system.l2.overall_hits::cpu.data              5147826                       # number of overall hits
system.l2.overall_hits::total                 6450377                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           448141                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              448141                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1477                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1477                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10008877                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10008877                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1477                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10457018                       # number of demand (read+write) misses
system.l2.demand_misses::total               10458495                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1477                       # number of overall misses
system.l2.overall_misses::cpu.data           10457018                       # number of overall misses
system.l2.overall_misses::total              10458495                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  39870503500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39870503500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    147807500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    147807500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 934225139000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 934225139000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     147807500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  974095642500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     974243450000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    147807500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 974095642500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    974243450000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3305803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3305803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1303771                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1303771                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         711287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            711287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1304028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1304028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     14893557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14893557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1304028                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          15604844                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16908872                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1304028                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         15604844                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16908872                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.630042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.630042                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001133                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.672027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.672027                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001133                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.670114                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.618521                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001133                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.670114                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.618521                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 88968.658302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88968.658302                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100072.782668                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100072.782668                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93339.656287                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93339.656287                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100072.782668                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93152.334872                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93153.312212                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100072.782668                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93152.334872                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93153.312212                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1289181                       # number of writebacks
system.l2.writebacks::total                   1289181                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       518317                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        518317                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       448141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         448141                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1477                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1477                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10008877                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10008877                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10457018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10458495                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10457018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10458495                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  35389093500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35389093500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    133037500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133037500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 834136369000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 834136369000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    133037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 869525462500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 869658500000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    133037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 869525462500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 869658500000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.630042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.630042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001133                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001133                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.672027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.672027                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.670114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.618521                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.670114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.618521                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 78968.658302                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78968.658302                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90072.782668                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90072.782668                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83339.656287                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83339.656287                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 90072.782668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83152.334872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83153.312212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 90072.782668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83152.334872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83153.312212                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      20883879                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     10425384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10010354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1289181                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9136203                       # Transaction distribution
system.membus.trans_dist::ReadExReq            448141                       # Transaction distribution
system.membus.trans_dist::ReadExResp           448141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10010354                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31342374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31342374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31342374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    375925632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    375925632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               375925632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10458495                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10458495    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10458495                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23474137000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36100140750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     33815440                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16906568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         687408                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       687408                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2038438621500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16197585                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4594984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1303772                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21602287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           711287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          711287                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1304028                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14893557                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3911828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     46812484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              50724312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     83449600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    605140704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              688590304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10594475                       # Total snoops (count)
system.tol2bus.snoopTraffic                  41253792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         27503347                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024994                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.156106                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               26815938     97.50%     97.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 687409      2.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27503347                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19212507500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1304028000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15604844000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
