#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  2 17:10:57 2025
# Process ID: 23620
# Current directory: D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.runs/cnniot_axi_dma_0_0_synth_1
# Command line: vivado.exe -log cnniot_axi_dma_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cnniot_axi_dma_0_0.tcl
# Log file: D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.runs/cnniot_axi_dma_0_0_synth_1/cnniot_axi_dma_0_0.vds
# Journal file: D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.runs/cnniot_axi_dma_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source cnniot_axi_dma_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/ip_repo/xilinx_com_hls_cnn_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.cache/ip 
Command: synth_design -top cnniot_axi_dma_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 951.578 ; gain = 236.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cnniot_axi_dma_0_0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ip/cnniot_axi_dma_0_0/synth/cnniot_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 2 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'd:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ip/cnniot_axi_dma_0_0/synth/cnniot_axi_dma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 2 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2315]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:3995]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:5644]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:5645]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (8#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (9#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (10#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:15095]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (11#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (12#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (13#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (14#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:20695]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (15#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 2 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 23 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 2 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (16#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (17#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (17#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (18#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (19#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 2 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 1024 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 5 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 128 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 7 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (20#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 128 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 7 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (20#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (21#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (22#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (23#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (24#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (25#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (25#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (26#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 1024 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 1024 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 1024 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (27#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 282 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 282 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 282 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 282 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (27#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (27#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (27#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (27#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (28#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 2 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 1024 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (28#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (28#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (28#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (28#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 1155 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 1155 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 1155 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1155 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 1155 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1155 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 1155 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1155 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 1155 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 147840 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 11 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (29#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (29#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 147840 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1155 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1155 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1155 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1155 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1155 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1155 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1155 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1155 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1155 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1155 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1155 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1155 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 1156 - type: integer 
	Parameter rstb_loop_iter bound to: 1156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 1155 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (31#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (31#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (32#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (32#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (32#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (33#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (34#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (35#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (36#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (37#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19522]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19525]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (38#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 23 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 23 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 30 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 30 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 30 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (39#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (40#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 12 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 1024 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 5 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26152]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (41#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (41#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (41#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (41#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (41#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:45338]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44194]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44195]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44197]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44219]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44220]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44221]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (42#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (43#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (43#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (44#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (44#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (44#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (44#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (44#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (44#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (45#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (46#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 12 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 5 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 1024 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (47#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 14 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 224 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (47#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (47#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 224 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 14 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 14 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 14 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 14 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 14 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 14 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 14 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (47#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (47#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (47#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (47#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (47#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (47#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (47#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 1154 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 147712 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 11 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 147712 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1154 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1154 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1154 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1154 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1154 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1154 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1154 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1154 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1154 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1154 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 1156 - type: integer 
	Parameter rstb_loop_iter bound to: 1156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 1154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (47#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (47#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (47#1) [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (47#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (47#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
	Parameter C_STROBE_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (47#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 1032 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (47#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.lsig_packer_empty_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:29317]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (48#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (48#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 23 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 1024 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 1024 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 280 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 280 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 280 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 280 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (48#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (48#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (48#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (48#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (49#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19026]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19027]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 1024 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (50#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (51#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (52#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (53#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22023]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22049]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22739]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22732]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (54#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'cnniot_axi_dma_0_0' (55#1) [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ip/cnniot_axi_dma_0_0/synth/cnniot_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-3331] design axi_datamover_wr_demux has unconnected port debeat_saddr_lsb[6]
WARNING: [Synth 8-3331] design axi_datamover_wr_demux has unconnected port debeat_saddr_lsb[5]
WARNING: [Synth 8-3331] design axi_datamover_wr_demux has unconnected port debeat_saddr_lsb[4]
WARNING: [Synth 8-3331] design axi_datamover_wr_demux has unconnected port debeat_saddr_lsb[3]
WARNING: [Synth 8-3331] design axi_datamover_wr_demux has unconnected port debeat_saddr_lsb[2]
WARNING: [Synth 8-3331] design axi_datamover_wr_demux has unconnected port debeat_saddr_lsb[1]
WARNING: [Synth 8-3331] design axi_datamover_wr_demux has unconnected port debeat_saddr_lsb[0]
WARNING: [Synth 8-3331] design axi_datamover_fifo__parameterized9 has unconnected port fifo_async_rd_reset
WARNING: [Synth 8-3331] design axi_datamover_fifo__parameterized9 has unconnected port fifo_async_rd_clk
WARNING: [Synth 8-3331] design axi_datamover_strb_gen2 has unconnected port end_addr_offset[6]
WARNING: [Synth 8-3331] design axi_datamover_strb_gen2 has unconnected port end_addr_offset[5]
WARNING: [Synth 8-3331] design axi_datamover_strb_gen2 has unconnected port end_addr_offset[4]
WARNING: [Synth 8-3331] design axi_datamover_strb_gen2 has unconnected port end_addr_offset[3]
WARNING: [Synth 8-3331] design axi_datamover_strb_gen2 has unconnected port end_addr_offset[2]
WARNING: [Synth 8-3331] design axi_datamover_strb_gen2 has unconnected port end_addr_offset[1]
WARNING: [Synth 8-3331] design axi_datamover_strb_gen2 has unconnected port end_addr_offset[0]
WARNING: [Synth 8-3331] design axi_datamover_wrdata_cntl has unconnected port realign2wdc_eop_error
WARNING: [Synth 8-3331] design axi_datamover_fifo__parameterized1 has unconnected port fifo_async_rd_reset
WARNING: [Synth 8-3331] design axi_datamover_fifo__parameterized1 has unconnected port fifo_async_rd_clk
WARNING: [Synth 8-3331] design axi_datamover_addr_cntl__parameterized0 has unconnected port data2addr_data_rdy
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1153]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1152]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1151]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1150]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1149]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1148]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1147]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1146]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1145]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1144]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1143]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1142]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1141]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1140]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1139]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1138]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1137]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1136]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1135]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1134]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1133]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1132]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1131]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1130]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1129]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1128]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1127]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1126]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1125]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1124]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1123]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1122]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1121]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1120]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1119]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1118]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1117]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1116]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1115]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1114]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1113]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1112]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1111]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1110]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1109]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1108]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1107]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1106]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1105]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1104]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1103]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1102]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1101]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1100]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1099]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1098]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1097]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1096]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1095]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1094]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1093]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1092]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1091]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1090]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1089]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1088]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1087]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1086]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1085]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1084]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1083]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1082]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1081]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1212.680 ; gain = 497.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1212.680 ; gain = 497.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1212.680 ; gain = 497.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1212.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ip/cnniot_axi_dma_0_0/cnniot_axi_dma_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ip/cnniot_axi_dma_0_0/cnniot_axi_dma_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ip/cnniot_axi_dma_0_0/cnniot_axi_dma_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ip/cnniot_axi_dma_0_0/cnniot_axi_dma_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ip/cnniot_axi_dma_0_0/cnniot_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cnniot_axi_dma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cnniot_axi_dma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.runs/cnniot_axi_dma_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.runs/cnniot_axi_dma_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ip/cnniot_axi_dma_0_0/cnniot_axi_dma_0_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ip/cnniot_axi_dma_0_0/cnniot_axi_dma_0_0_clocks.xdc] for cell 'U0'
Sourcing Tcl File [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cnniot_axi_dma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cnniot_axi_dma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1302.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDR => FDRE: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1302.461 ; gain = 0.410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.461 ; gain = 587.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.461 ; gain = 587.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.runs/cnniot_axi_dma_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1302.461 ; gain = 587.277
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2193]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2965]
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:14021]
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:18893]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18182]
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:29278]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1302.461 ; gain = 587.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |axi_datamover_strb_gen2           |           2|     33029|
|2     |axi_datamover_pcc__GC0            |           1|     34259|
|3     |axi_datamover_mm2s_full_wrap__GC0 |           1|      5059|
|4     |axi_datamover_wrdata_cntl__GC0    |           1|      1065|
|5     |axi_datamover_s2mm_full_wrap__GC0 |           1|     18178|
|6     |axi_dma__GC0                      |           1|      2452|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.doutb_reg_reg [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2808]
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0] [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2916]
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.doutb_reg_reg [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2808]
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0] [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2916]
INFO: [Synth 8-3538] Detected potentially large (wide) register sig_data_skid_reg_reg [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19736]
INFO: [Synth 8-3538] Detected potentially large (wide) register sig_data_reg_out_reg [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19571]
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 10    
	   4 Input      8 Bit       Adders := 8     
	  16 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 10    
	   3 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 5     
	   3 Input      3 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	             1155 Bit    Registers := 2     
	             1154 Bit    Registers := 2     
	             1032 Bit    Registers := 2     
	             1024 Bit    Registers := 2     
	              153 Bit    Registers := 2     
	              129 Bit    Registers := 3     
	              128 Bit    Registers := 7     
	               71 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 47    
	               23 Bit    Registers := 14    
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 80    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 45    
	                1 Bit    Registers := 493   
+---RAMs : 
	             144K Bit         RAMs := 2     
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1032 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    153 Bit        Muxes := 2     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 13    
	   2 Input     32 Bit        Muxes := 39    
	   3 Input     23 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 23    
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 10    
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 39    
	   4 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 17    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 15    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 139   
	   4 Input      2 Bit        Muxes := 21    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 230   
	   8 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.doutb_reg_reg [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2808]
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0] [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2916]
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.doutb_reg_reg [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2808]
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0] [D:/FPGA_Xilinx_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2916]
INFO: [Synth 8-3538] Detected potentially large (wide) register sig_data_skid_reg_reg [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19736]
INFO: [Synth 8-3538] Detected potentially large (wide) register sig_data_reg_out_reg [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19571]
Hierarchical RTL Component report 
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 3     
Module axi_datamover_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	             1155 Bit    Registers := 2     
+---RAMs : 
	             144K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module axi_datamover_skid_buf__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 39    
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module axi_datamover_stbs_set 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             1154 Bit    Registers := 2     
+---RAMs : 
	             144K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input      8 Bit       Adders := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 16    
Module axi_datamover_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             1032 Bit    Registers := 2     
	              129 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   1032 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 33    
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 38    
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dma_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module axi_dma_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_register_s2mm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_reg_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dma_smple_sm 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_mm2s_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_mm2s_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_mm2s_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_dma_smple_sm__1 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_s2mm_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_s2mm_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19583]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:727]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:12136]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [d:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.srcs/sources_1/bd/cnniot/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:12136]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 1155 bits, new ram width 1154 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_2 /\GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /i_2/\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1154] )
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'U0/I_MSTR_PCCi_1/FSM_onehot_sig_pcc_sm_state_reg[3]' (FDR) to 'U0/I_MSTR_PCCi_1/sig_sm_ld_calc2_reg_reg'
INFO: [Synth 8-3886] merging instance 'U0/I_MSTR_PCCi_1/sig_sm_ld_calc3_reg_reg' (FDR) to 'U0/I_MSTR_PCCi_1/FSM_onehot_sig_pcc_sm_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[9]' (FDRE) to 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[10]' (FDRE) to 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[11]' (FDRE) to 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[12]' (FDRE) to 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[13]' (FDRE) to 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[14]' (FDRE) to 'U0/I_MSTR_PCCi_1/sig_addr_cntr_incr_ireg2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/I_MSTR_PCCi_1/\sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_2/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' (FDRE) to 'U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_2/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_2/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_2/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_2/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_2/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_2/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_2/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/I_WR_DATA_CNTLi_3/sig_data2wsc_last_err_reg)
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[14]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[15]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[16]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[17]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[18]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[19]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[20]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[21]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[22] )
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /sig_sready_stop_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[93] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[5]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[6]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]'
INFO: [Synth 8-3332] Sequential element (FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_datamover_ibttcc.
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[5]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[5]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[6]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[6]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[7]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[7]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_interr_reg' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_slverr_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_interr_reg' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_slverr_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[8]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[8]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_slverr_reg' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_slverr_reg' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[9]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[9]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_decerr_reg' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[10]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[10]' (FDRE) to 'U0/i_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[23]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[24]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[25]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[27]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[28]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[29]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[30]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[31]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[32]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[67]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[68]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[69]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[70]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[71]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[72]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[73]' (FDE) to 'U0/i_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[23]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[24]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[25]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[27]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[28]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[29]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[30]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[31]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[32]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[67]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[68]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[69]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[70]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[71]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[72]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[73]' (FDE) to 'U0/i_0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_ADDR_CNTL/sig_next_burst_reg_reg[1]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_ADDR_CNTL/sig_next_len_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_ADDR_CNTL/sig_next_len_reg_reg[5]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_ADDR_CNTL/sig_next_len_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_ADDR_CNTL/sig_next_len_reg_reg[6]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_ADDR_CNTL/sig_next_len_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]'
INFO: [Synth 8-3886] merging instance 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69]' (FDRE) to 'U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.461 ; gain = 587.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------+------------------+---------------+----------------+
|Module Name             | RTL Object       | Depth x Width | Implemented As | 
+------------------------+------------------+---------------+----------------+
|axi_datamover_strb_gen2 | var_end_vector   | 128x128       | LUT            | 
|axi_datamover_strb_gen2 | var_start_vector | 128x128       | LUT            | 
|axi_datamover_strb_gen2 | var_end_vector   | 128x128       | LUT            | 
|axi_datamover_strb_gen2 | var_start_vector | 128x128       | LUT            | 
+------------------------+------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                         | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_2 /\GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 1155(NO_CHANGE)  | W |   | 128 x 1155(NO_CHANGE)  |   | R | Port A and B     | 1      | 16     | 
|U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 1154(NO_CHANGE)  | W |   | 128 x 1154(NO_CHANGE)  |   | R | Port A and B     | 1      | 16     | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                                                                                                                                                                                           | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 14              | RAM32M x 3	 | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |axi_datamover_strb_gen2           |           1|       560|
|2     |axi_datamover_pcc__GC0            |           1|      1553|
|3     |axi_datamover_mm2s_full_wrap__GC0 |           1|      4621|
|4     |axi_datamover_wrdata_cntl__GC0    |           1|       995|
|5     |axi_datamover_s2mm_full_wrap__GC0 |           1|     20531|
|6     |axi_dma__GC0                      |           1|      1413|
|7     |axi_datamover_strb_gen2__1        |           1|       525|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1302.461 ; gain = 587.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1315.121 ; gain = 599.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                         | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_2 /\GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 1155(NO_CHANGE)  | W |   | 128 x 1155(NO_CHANGE)  |   | R | Port A and B     | 1      | 16     | 
|U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 1154(NO_CHANGE)  | W |   | 128 x 1154(NO_CHANGE)  |   | R | Port A and B     | 1      | 16     | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                                                                                                                                                                                           | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPERi_4 /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 14              | RAM32M x 3	 | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |axi_datamover_strb_gen2           |           1|       560|
|2     |axi_datamover_pcc__GC0            |           1|      1553|
|3     |axi_datamover_mm2s_full_wrap__GC0 |           1|      4621|
|4     |axi_datamover_wrdata_cntl__GC0    |           1|       995|
|5     |axi_datamover_s2mm_full_wrap__GC0 |           1|     20531|
|6     |axi_dma__GC0                      |           1|      1413|
|7     |axi_datamover_strb_gen2__1        |           1|       525|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1326.328 ; gain = 611.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1326.328 ; gain = 611.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1326.328 ; gain = 611.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1326.328 ; gain = 611.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1326.328 ; gain = 611.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1326.328 ; gain = 611.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1326.328 ; gain = 611.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 282    | 282        | 282    | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 30     | 30         | 30     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 38     | 38         | 38     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 280    | 280        | 280    | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    88|
|2     |LUT1       |    97|
|3     |LUT2       |  1511|
|4     |LUT3       |  2792|
|5     |LUT4       |   555|
|6     |LUT5       |   734|
|7     |LUT6       |  1475|
|8     |MUXF7      |   163|
|9     |MUXF8      |     6|
|10    |RAM32M     |     3|
|11    |RAMB18E1_1 |     2|
|12    |RAMB36E1_1 |    32|
|13    |SRL16E     |   429|
|14    |FDR        |     8|
|15    |FDRE       |  8416|
|16    |FDSE       |    96|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                                        |Module                                     |Cells |
+------+----------------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                             |                                           | 16407|
|2     |  U0                                                            |axi_dma                                    | 16407|
|3     |    \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR             |axi_dma_mm2s_mngr                          |    91|
|4     |      \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM  |axi_dma_smple_sm_32                        |    73|
|5     |      \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                       |axi_dma_mm2s_cmdsts_if                     |    12|
|6     |      \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                     |axi_dma_mm2s_sts_mngr                      |     5|
|7     |    \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN           |axi_dma_sofeof_gen                         |    12|
|8     |    \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR             |axi_dma_s2mm_mngr                          |   141|
|9     |      \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM  |axi_dma_smple_sm                           |    73|
|10    |      \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                       |axi_dma_s2mm_cmdsts_if                     |    62|
|11    |      \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                     |axi_dma_s2mm_sts_mngr                      |     5|
|12    |    \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN           |axi_dma_sofeof_gen_0                       |    12|
|13    |    I_AXI_DMA_REG_MODULE                                        |axi_dma_reg_module                         |   423|
|14    |      \GEN_AXI_LITE_IF.AXI_LITE_IF_I                            |axi_dma_lite_if                            |   213|
|15    |      \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                   |axi_dma_register                           |   105|
|16    |      \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                   |axi_dma_register_s2mm                      |   103|
|17    |    I_PRMRY_DATAMOVER                                           |axi_datamover                              | 15656|
|18    |      \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                        |axi_datamover_mm2s_full_wrap               |  3131|
|19    |        \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                       |axi_datamover_skid_buf_13                  |   124|
|20    |        \GEN_INCLUDE_MM2S_SF.I_RD_SF                            |axi_datamover_rd_sf                        |   801|
|21    |          I_DATA_FIFO                                           |axi_datamover_sfifo_autord                 |   737|
|22    |            \BLK_MEM.I_SYNC_FIFOGEN_FIFO                        |sync_fifo_fg                               |   737|
|23    |              \xpm_fifo_instance.xpm_fifo_sync_inst             |xpm_fifo_sync                              |   238|
|24    |                xpm_fifo_base_inst                              |xpm_fifo_base                              |   238|
|25    |                  \gen_sdpram.xpm_memory_base_inst              |xpm_memory_base                            |    17|
|26    |                  \gen_fwft.rdpp1_inst                          |xpm_counter_updn__parameterized1_24        |     8|
|27    |                  rdp_inst                                      |xpm_counter_updn__parameterized2_25        |    50|
|28    |                  rdpp1_inst                                    |xpm_counter_updn__parameterized3_26        |    18|
|29    |                  rst_d1_inst                                   |xpm_fifo_reg_bit_27                        |    12|
|30    |                  wrp_inst                                      |xpm_counter_updn__parameterized2_28        |    26|
|31    |                  wrpp1_inst                                    |xpm_counter_updn__parameterized3_29        |    25|
|32    |                  wrpp2_inst                                    |xpm_counter_updn__parameterized0_30        |    19|
|33    |                  xpm_fifo_rst_inst                             |xpm_fifo_rst_31                            |    10|
|34    |          \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                        |axi_datamover_fifo__parameterized3         |    26|
|35    |            \USE_SRL_FIFO.I_SYNC_FIFO                           |srl_fifo_f__parameterized1                 |    23|
|36    |              I_SRL_FIFO_RBU_F                                  |srl_fifo_rbu_f__parameterized1             |    23|
|37    |                CNTR_INCR_DECR_ADDN_F_I                         |cntr_incr_decr_addn_f_23                   |     7|
|38    |                DYNSHREG_F_I                                    |dynshreg_f__parameterized1                 |    14|
|39    |        I_ADDR_CNTL                                             |axi_datamover_addr_cntl                    |    98|
|40    |          \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |axi_datamover_fifo__parameterized1_18      |    54|
|41    |            \USE_SRL_FIFO.I_SYNC_FIFO                           |srl_fifo_f_19                              |    51|
|42    |              I_SRL_FIFO_RBU_F                                  |srl_fifo_rbu_f_20                          |    51|
|43    |                CNTR_INCR_DECR_ADDN_F_I                         |cntr_incr_decr_addn_f_21                   |     9|
|44    |                DYNSHREG_F_I                                    |dynshreg_f_22                              |    40|
|45    |        I_CMD_STATUS                                            |axi_datamover_cmd_status                   |    88|
|46    |          \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |axi_datamover_fifo__parameterized0         |    14|
|47    |          I_CMD_FIFO                                            |axi_datamover_fifo_17                      |    74|
|48    |        I_MSTR_PCC                                              |axi_datamover_pcc                          |  1268|
|49    |          I_END_STRB_GEN                                        |axi_datamover_strb_gen2__parameterized0    |    10|
|50    |          I_STRT_STRB_GEN                                       |axi_datamover_strb_gen2_16                 |   148|
|51    |        I_RD_DATA_CNTL                                          |axi_datamover_rddata_cntl                  |   739|
|52    |          \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |axi_datamover_fifo__parameterized2         |   299|
|53    |            \USE_SRL_FIFO.I_SYNC_FIFO                           |srl_fifo_f__parameterized0                 |   296|
|54    |              I_SRL_FIFO_RBU_F                                  |srl_fifo_rbu_f__parameterized0             |   296|
|55    |                CNTR_INCR_DECR_ADDN_F_I                         |cntr_incr_decr_addn_f_15                   |    32|
|56    |                DYNSHREG_F_I                                    |dynshreg_f__parameterized0                 |   262|
|57    |        I_RD_STATUS_CNTLR                                       |axi_datamover_rd_status_cntl               |     8|
|58    |        I_RESET                                                 |axi_datamover_reset_14                     |     5|
|59    |      \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                        |axi_datamover_s2mm_full_wrap               | 12525|
|60    |        \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                  |axi_datamover_skid_buf                     |   131|
|61    |        \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                    |axi_datamover_indet_btt                    |  6807|
|62    |          \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                |axi_datamover_skid_buf__parameterized0     |  3496|
|63    |          I_DATA_FIFO                                           |axi_datamover_sfifo_autord__parameterized1 |  1814|
|64    |            \BLK_MEM.I_SYNC_FIFOGEN_FIFO                        |sync_fifo_fg__parameterized1               |  1814|
|65    |              \xpm_fifo_instance.xpm_fifo_sync_inst             |xpm_fifo_sync__parameterized3              |   238|
|66    |                xpm_fifo_base_inst                              |xpm_fifo_base__parameterized1              |   238|
|67    |                  \gen_sdpram.xpm_memory_base_inst              |xpm_memory_base__parameterized1            |    17|
|68    |                  \gen_fwft.rdpp1_inst                          |xpm_counter_updn__parameterized1_8         |     8|
|69    |                  rdp_inst                                      |xpm_counter_updn__parameterized2           |    50|
|70    |                  rdpp1_inst                                    |xpm_counter_updn__parameterized3           |    18|
|71    |                  rst_d1_inst                                   |xpm_fifo_reg_bit_9                         |    12|
|72    |                  wrp_inst                                      |xpm_counter_updn__parameterized2_10        |    26|
|73    |                  wrpp1_inst                                    |xpm_counter_updn__parameterized3_11        |    25|
|74    |                  wrpp2_inst                                    |xpm_counter_updn__parameterized0           |    19|
|75    |                  xpm_fifo_rst_inst                             |xpm_fifo_rst_12                            |    10|
|76    |          I_XD_FIFO                                             |axi_datamover_sfifo_autord__parameterized0 |   222|
|77    |            \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                    |sync_fifo_fg__parameterized0               |   222|
|78    |              \xpm_fifo_instance.xpm_fifo_sync_inst             |xpm_fifo_sync__parameterized1              |   178|
|79    |                xpm_fifo_base_inst                              |xpm_fifo_base__parameterized0              |   178|
|80    |                  \gen_sdpram.xpm_memory_base_inst              |xpm_memory_base__parameterized0            |    31|
|81    |                  \gen_fwft.rdpp1_inst                          |xpm_counter_updn__parameterized1           |     7|
|82    |                  rdp_inst                                      |xpm_counter_updn__parameterized6           |    23|
|83    |                  rdpp1_inst                                    |xpm_counter_updn__parameterized7           |    10|
|84    |                  rst_d1_inst                                   |xpm_fifo_reg_bit                           |    10|
|85    |                  wrp_inst                                      |xpm_counter_updn__parameterized6_6         |    21|
|86    |                  wrpp1_inst                                    |xpm_counter_updn__parameterized7_7         |     8|
|87    |                  wrpp2_inst                                    |xpm_counter_updn__parameterized5           |    12|
|88    |                  xpm_fifo_rst_inst                             |xpm_fifo_rst                               |    13|
|89    |        \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                  |axi_datamover_ibttcc                       |   501|
|90    |        \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                 |axi_datamover_s2mm_realign                 |   611|
|91    |          \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                   |axi_datamover_s2mm_scatter                 |   538|
|92    |            I_MSSAI_SKID_BUF                                    |axi_datamover_mssai_skid_buf               |   294|
|93    |            I_TSTRB_FIFO                                        |axi_datamover_fifo__parameterized8         |    54|
|94    |              \USE_SRL_FIFO.I_SYNC_FIFO                         |srl_fifo_f__parameterized5                 |    48|
|95    |                I_SRL_FIFO_RBU_F                                |srl_fifo_rbu_f__parameterized5             |    48|
|96    |                  CNTR_INCR_DECR_ADDN_F_I                       |cntr_incr_decr_addn_f__parameterized1      |    17|
|97    |                  DYNSHREG_F_I                                  |dynshreg_f__parameterized5                 |    30|
|98    |            SLICE_INSERTION                                     |axi_datamover_slice                        |    37|
|99    |          I_DRE_CNTL_FIFO                                       |axi_datamover_fifo__parameterized7         |    61|
|100   |            \USE_SRL_FIFO.I_SYNC_FIFO                           |srl_fifo_f__parameterized4                 |    55|
|101   |              I_SRL_FIFO_RBU_F                                  |srl_fifo_rbu_f__parameterized4             |    55|
|102   |                CNTR_INCR_DECR_ADDN_F_I                         |cntr_incr_decr_addn_f_5                    |    11|
|103   |                DYNSHREG_F_I                                    |dynshreg_f__parameterized4                 |    43|
|104   |        I_ADDR_CNTL                                             |axi_datamover_addr_cntl__parameterized0    |   109|
|105   |          \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |axi_datamover_fifo__parameterized1         |    60|
|106   |            \USE_SRL_FIFO.I_SYNC_FIFO                           |srl_fifo_f                                 |    54|
|107   |              I_SRL_FIFO_RBU_F                                  |srl_fifo_rbu_f                             |    54|
|108   |                CNTR_INCR_DECR_ADDN_F_I                         |cntr_incr_decr_addn_f_4                    |     8|
|109   |                DYNSHREG_F_I                                    |dynshreg_f                                 |    44|
|110   |        I_CMD_STATUS                                            |axi_datamover_cmd_status__parameterized0   |   129|
|111   |          \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |axi_datamover_fifo__parameterized4         |    62|
|112   |          I_CMD_FIFO                                            |axi_datamover_fifo                         |    67|
|113   |        I_RESET                                                 |axi_datamover_reset                        |    10|
|114   |        I_S2MM_MMAP_SKID_BUF                                    |axi_datamover_skid2mm_buf                  |  3338|
|115   |        I_WR_DATA_CNTL                                          |axi_datamover_wrdata_cntl                  |   761|
|116   |          \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |axi_datamover_fifo__parameterized9         |   246|
|117   |            \USE_SRL_FIFO.I_SYNC_FIFO                           |srl_fifo_f__parameterized6                 |   240|
|118   |              I_SRL_FIFO_RBU_F                                  |srl_fifo_rbu_f__parameterized6             |   240|
|119   |                CNTR_INCR_DECR_ADDN_F_I                         |cntr_incr_decr_addn_f                      |    26|
|120   |                DYNSHREG_F_I                                    |dynshreg_f__parameterized6                 |   212|
|121   |          \GEN_INDET_BTT.I_STRT_STRB_GEN                        |axi_datamover_strb_gen2                    |     7|
|122   |        I_WR_STATUS_CNTLR                                       |axi_datamover_wr_status_cntl               |   128|
|123   |          \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO      |axi_datamover_fifo__parameterized6         |    51|
|124   |            \USE_SRL_FIFO.I_SYNC_FIFO                           |srl_fifo_f__parameterized3                 |    48|
|125   |              I_SRL_FIFO_RBU_F                                  |srl_fifo_rbu_f__parameterized3             |    48|
|126   |                CNTR_INCR_DECR_ADDN_F_I                         |cntr_incr_decr_addn_f__parameterized0_3    |    10|
|127   |                DYNSHREG_F_I                                    |dynshreg_f__parameterized3                 |    36|
|128   |          I_WRESP_STATUS_FIFO                                   |axi_datamover_fifo__parameterized5         |    28|
|129   |            \USE_SRL_FIFO.I_SYNC_FIFO                           |srl_fifo_f__parameterized2                 |    21|
|130   |              I_SRL_FIFO_RBU_F                                  |srl_fifo_rbu_f__parameterized2             |    21|
|131   |                CNTR_INCR_DECR_ADDN_F_I                         |cntr_incr_decr_addn_f__parameterized0      |    10|
|132   |                DYNSHREG_F_I                                    |dynshreg_f__parameterized2                 |     4|
|133   |    I_RST_MODULE                                                |axi_dma_rst_module                         |    72|
|134   |      \GEN_RESET_FOR_MM2S.RESET_I                               |axi_dma_reset                              |    31|
|135   |      \GEN_RESET_FOR_S2MM.RESET_I                               |axi_dma_reset_1                            |    30|
|136   |      REG_HRD_RST                                               |cdc_sync                                   |     4|
|137   |      REG_HRD_RST_OUT                                           |cdc_sync_2                                 |     4|
+------+----------------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1326.328 ; gain = 611.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 1326.328 ; gain = 521.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1326.328 ; gain = 611.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1332.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1335.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
695 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1335.117 ; gain = 919.359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1335.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.runs/cnniot_axi_dma_0_0_synth_1/cnniot_axi_dma_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cnniot_axi_dma_0_0, cache-ID = 5115f04eff0ddf67
INFO: [Coretcl 2-1174] Renamed 136 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1335.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_vivado/cnniot/cnniot.runs/cnniot_axi_dma_0_0_synth_1/cnniot_axi_dma_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cnniot_axi_dma_0_0_utilization_synth.rpt -pb cnniot_axi_dma_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 17:12:15 2025...
