Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Sep  8 09:44:38 2023
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bcd_adders_timing_summary_routed.rpt -pb bcd_adders_timing_summary_routed.pb -rpx bcd_adders_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd_adders
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (17)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSDCLK/state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.897        0.000                      0                   36        0.259        0.000                      0                   36        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.897        0.000                      0                   36        0.259        0.000                      0                   36        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.897ns  (required time - arrival time)
  Source:                 SSDCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.587ns (21.945%)  route 2.088ns (78.055%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.316     4.247    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.393     4.640 f  SSDCLK/counter_reg[1]/Q
                         net (fo=2, routed)           0.709     5.348    SSDCLK/counter[1]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.097     5.445 f  SSDCLK/counter[17]_i_3/O
                         net (fo=1, routed)           0.667     6.112    SSDCLK/counter[17]_i_3_n_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I4_O)        0.097     6.209 r  SSDCLK/counter[17]_i_2/O
                         net (fo=18, routed)          0.712     6.921    SSDCLK/state
    SLICE_X84Y85         FDRE                                         r  SSDCLK/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.217    13.995    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  SSDCLK/counter_reg[17]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X84Y85         FDRE (Setup_fdre_C_R)       -0.373    13.818    SSDCLK/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  6.897    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 SSDCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.587ns (22.777%)  route 1.990ns (77.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.316     4.247    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.393     4.640 f  SSDCLK/counter_reg[1]/Q
                         net (fo=2, routed)           0.709     5.348    SSDCLK/counter[1]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.097     5.445 f  SSDCLK/counter[17]_i_3/O
                         net (fo=1, routed)           0.667     6.112    SSDCLK/counter[17]_i_3_n_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I4_O)        0.097     6.209 r  SSDCLK/counter[17]_i_2/O
                         net (fo=18, routed)          0.614     6.824    SSDCLK/state
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.216    13.994    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[13]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X84Y84         FDRE (Setup_fdre_C_R)       -0.373    13.817    SSDCLK/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 SSDCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.587ns (22.777%)  route 1.990ns (77.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.316     4.247    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.393     4.640 f  SSDCLK/counter_reg[1]/Q
                         net (fo=2, routed)           0.709     5.348    SSDCLK/counter[1]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.097     5.445 f  SSDCLK/counter[17]_i_3/O
                         net (fo=1, routed)           0.667     6.112    SSDCLK/counter[17]_i_3_n_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I4_O)        0.097     6.209 r  SSDCLK/counter[17]_i_2/O
                         net (fo=18, routed)          0.614     6.824    SSDCLK/state
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.216    13.994    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[14]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X84Y84         FDRE (Setup_fdre_C_R)       -0.373    13.817    SSDCLK/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 SSDCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.587ns (22.777%)  route 1.990ns (77.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.316     4.247    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.393     4.640 f  SSDCLK/counter_reg[1]/Q
                         net (fo=2, routed)           0.709     5.348    SSDCLK/counter[1]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.097     5.445 f  SSDCLK/counter[17]_i_3/O
                         net (fo=1, routed)           0.667     6.112    SSDCLK/counter[17]_i_3_n_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I4_O)        0.097     6.209 r  SSDCLK/counter[17]_i_2/O
                         net (fo=18, routed)          0.614     6.824    SSDCLK/state
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.216    13.994    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[15]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X84Y84         FDRE (Setup_fdre_C_R)       -0.373    13.817    SSDCLK/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 SSDCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.587ns (22.777%)  route 1.990ns (77.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.316     4.247    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.393     4.640 f  SSDCLK/counter_reg[1]/Q
                         net (fo=2, routed)           0.709     5.348    SSDCLK/counter[1]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.097     5.445 f  SSDCLK/counter[17]_i_3/O
                         net (fo=1, routed)           0.667     6.112    SSDCLK/counter[17]_i_3_n_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I4_O)        0.097     6.209 r  SSDCLK/counter[17]_i_2/O
                         net (fo=18, routed)          0.614     6.824    SSDCLK/state
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.216    13.994    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[16]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X84Y84         FDRE (Setup_fdre_C_R)       -0.373    13.817    SSDCLK/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 SSDCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.587ns (23.752%)  route 1.884ns (76.247%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.316     4.247    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.393     4.640 f  SSDCLK/counter_reg[1]/Q
                         net (fo=2, routed)           0.709     5.348    SSDCLK/counter[1]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.097     5.445 f  SSDCLK/counter[17]_i_3/O
                         net (fo=1, routed)           0.667     6.112    SSDCLK/counter[17]_i_3_n_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I4_O)        0.097     6.209 r  SSDCLK/counter[17]_i_2/O
                         net (fo=18, routed)          0.508     6.718    SSDCLK/state
    SLICE_X84Y83         FDRE                                         r  SSDCLK/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.216    13.994    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  SSDCLK/counter_reg[10]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X84Y83         FDRE (Setup_fdre_C_R)       -0.373    13.817    SSDCLK/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 SSDCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.587ns (23.752%)  route 1.884ns (76.247%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.316     4.247    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.393     4.640 f  SSDCLK/counter_reg[1]/Q
                         net (fo=2, routed)           0.709     5.348    SSDCLK/counter[1]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.097     5.445 f  SSDCLK/counter[17]_i_3/O
                         net (fo=1, routed)           0.667     6.112    SSDCLK/counter[17]_i_3_n_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I4_O)        0.097     6.209 r  SSDCLK/counter[17]_i_2/O
                         net (fo=18, routed)          0.508     6.718    SSDCLK/state
    SLICE_X84Y83         FDRE                                         r  SSDCLK/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.216    13.994    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  SSDCLK/counter_reg[11]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X84Y83         FDRE (Setup_fdre_C_R)       -0.373    13.817    SSDCLK/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 SSDCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.587ns (23.752%)  route 1.884ns (76.247%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.316     4.247    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.393     4.640 f  SSDCLK/counter_reg[1]/Q
                         net (fo=2, routed)           0.709     5.348    SSDCLK/counter[1]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.097     5.445 f  SSDCLK/counter[17]_i_3/O
                         net (fo=1, routed)           0.667     6.112    SSDCLK/counter[17]_i_3_n_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I4_O)        0.097     6.209 r  SSDCLK/counter[17]_i_2/O
                         net (fo=18, routed)          0.508     6.718    SSDCLK/state
    SLICE_X84Y83         FDRE                                         r  SSDCLK/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.216    13.994    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  SSDCLK/counter_reg[12]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X84Y83         FDRE (Setup_fdre_C_R)       -0.373    13.817    SSDCLK/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 SSDCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.587ns (23.752%)  route 1.884ns (76.247%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.316     4.247    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.393     4.640 f  SSDCLK/counter_reg[1]/Q
                         net (fo=2, routed)           0.709     5.348    SSDCLK/counter[1]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.097     5.445 f  SSDCLK/counter[17]_i_3/O
                         net (fo=1, routed)           0.667     6.112    SSDCLK/counter[17]_i_3_n_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I4_O)        0.097     6.209 r  SSDCLK/counter[17]_i_2/O
                         net (fo=18, routed)          0.508     6.718    SSDCLK/state
    SLICE_X84Y83         FDRE                                         r  SSDCLK/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.216    13.994    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  SSDCLK/counter_reg[9]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X84Y83         FDRE (Setup_fdre_C_R)       -0.373    13.817    SSDCLK/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 SSDCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.684ns (24.139%)  route 2.150ns (75.861%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.316     4.247    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.393     4.640 f  SSDCLK/counter_reg[1]/Q
                         net (fo=2, routed)           0.709     5.348    SSDCLK/counter[1]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.097     5.445 f  SSDCLK/counter[17]_i_3/O
                         net (fo=1, routed)           0.667     6.112    SSDCLK/counter[17]_i_3_n_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I4_O)        0.097     6.209 r  SSDCLK/counter[17]_i_2/O
                         net (fo=18, routed)          0.774     6.983    SSDCLK/state
    SLICE_X85Y84         LUT2 (Prop_lut2_I0_O)        0.097     7.080 r  SSDCLK/state_i_1/O
                         net (fo=1, routed)           0.000     7.080    SSDCLK/state_i_1_n_0
    SLICE_X85Y84         FDRE                                         r  SSDCLK/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.216    13.994    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X85Y84         FDRE                                         r  SSDCLK/state_reg/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X85Y84         FDRE (Setup_fdre_C_D)        0.032    14.222    SSDCLK/state_reg
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  7.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SSDCLK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.600     1.519    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y82         FDRE                                         r  SSDCLK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  SSDCLK/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.802    SSDCLK/counter[7]
    SLICE_X84Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  SSDCLK/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.912    SSDCLK/data0[7]
    SLICE_X84Y82         FDRE                                         r  SSDCLK/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.870     2.035    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y82         FDRE                                         r  SSDCLK/counter_reg[7]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X84Y82         FDRE (Hold_fdre_C_D)         0.134     1.653    SSDCLK/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SSDCLK/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.602     1.521    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  SSDCLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.806    SSDCLK/counter[15]
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  SSDCLK/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.916    SSDCLK/data0[15]
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[15]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.134     1.655    SSDCLK/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SSDCLK/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  SSDCLK/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.803    SSDCLK/counter[3]
    SLICE_X84Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  SSDCLK/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.913    SSDCLK/data0[3]
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[3]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.134     1.652    SSDCLK/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 SSDCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.166%)  route 0.178ns (48.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.602     1.521    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X85Y84         FDRE                                         r  SSDCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  SSDCLK/counter_reg[0]/Q
                         net (fo=3, routed)           0.178     1.840    SSDCLK/counter[0]
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.885 r  SSDCLK/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    SSDCLK/counter_0[0]
    SLICE_X85Y84         FDRE                                         r  SSDCLK/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X85Y84         FDRE                                         r  SSDCLK/counter_reg[0]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X85Y84         FDRE (Hold_fdre_C_D)         0.091     1.612    SSDCLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 SSDCLK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.310ns (72.245%)  route 0.119ns (27.755%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.600     1.519    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y82         FDRE                                         r  SSDCLK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  SSDCLK/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.802    SSDCLK/counter[7]
    SLICE_X84Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.948 r  SSDCLK/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.948    SSDCLK/data0[8]
    SLICE_X84Y82         FDRE                                         r  SSDCLK/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.870     2.035    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y82         FDRE                                         r  SSDCLK/counter_reg[8]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X84Y82         FDRE (Hold_fdre_C_D)         0.134     1.653    SSDCLK/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 SSDCLK/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.310ns (72.012%)  route 0.120ns (27.988%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  SSDCLK/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.803    SSDCLK/counter[3]
    SLICE_X84Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  SSDCLK/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.949    SSDCLK/data0[4]
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[4]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.134     1.652    SSDCLK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 SSDCLK/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.310ns (72.012%)  route 0.120ns (27.988%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.602     1.521    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  SSDCLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.806    SSDCLK/counter[15]
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  SSDCLK/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.952    SSDCLK/data0[16]
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[16]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.134     1.655    SSDCLK/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 SSDCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.279ns (61.683%)  route 0.173ns (38.317%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  SSDCLK/counter_reg[1]/Q
                         net (fo=2, routed)           0.173     1.856    SSDCLK/counter[1]
    SLICE_X84Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.971 r  SSDCLK/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.971    SSDCLK/data0[1]
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  SSDCLK/counter_reg[1]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.134     1.652    SSDCLK/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 SSDCLK/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.275ns (60.710%)  route 0.178ns (39.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.601     1.520    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  SSDCLK/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  SSDCLK/counter_reg[10]/Q
                         net (fo=2, routed)           0.178     1.862    SSDCLK/counter[10]
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.973 r  SSDCLK/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.973    SSDCLK/data0[10]
    SLICE_X84Y83         FDRE                                         r  SSDCLK/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.871     2.036    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  SSDCLK/counter_reg[10]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.134     1.654    SSDCLK/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 SSDCLK/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDCLK/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.275ns (60.710%)  route 0.178ns (39.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.602     1.521    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  SSDCLK/counter_reg[14]/Q
                         net (fo=2, routed)           0.178     1.863    SSDCLK/counter[14]
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.974 r  SSDCLK/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.974    SSDCLK/data0[14]
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    SSDCLK/CLK_100MHZ_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  SSDCLK/counter_reg[14]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.134     1.655    SSDCLK/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK_100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y84    SSDCLK/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y83    SSDCLK/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y83    SSDCLK/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y83    SSDCLK/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y84    SSDCLK/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y84    SSDCLK/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y84    SSDCLK/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y84    SSDCLK/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y85    SSDCLK/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y84    SSDCLK/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y83    SSDCLK/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y83    SSDCLK/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y83    SSDCLK/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y84    SSDCLK/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y84    SSDCLK/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y84    SSDCLK/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y84    SSDCLK/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y85    SSDCLK/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y85    SSDCLK/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y83    SSDCLK/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y83    SSDCLK/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y83    SSDCLK/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    SSDCLK/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    SSDCLK/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    SSDCLK/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    SSDCLK/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y82    SSDCLK/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y82    SSDCLK/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y82    SSDCLK/counter_reg[7]/C



