module mux
(
	input     [31:0] ans1, ans2, ans3,  
	input	    [5:0] funct,
   output    [31:0] rd
);

	reg [31:0] tmp;
	
always@ (*) begin
	case (funct)
		6'b100000 : begin
			assign rd = ans1;
			end
		6'b100010 : begin
			assign rd = ans2;
			end
		6'b000010 : begin
			assign rd = ans3;
			end
		endcase
end

endmodule