
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Wed Mar 19 12:07:47 2025
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Wed Mar 19 12:08:20 2025
viaInitial ends at Wed Mar 19 12:08:20 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/testpnr/pnr_fullchip/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/testpnr/pnr_fullchip/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.25min, fe_real=0.60min, fe_mem=467.6M) ***
*** Begin netlist parsing (mem=467.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.v'
**WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
**WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 498.215M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=498.2M) ***
Set top cell to fullchip.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1851 modules.
** info: there are 36565 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 573.727M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:16.6, real=0:00:37.0, peak res=327.0M, current mem=697.5M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[9]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[8]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[7]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[6]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[5]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[4]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=342.3M, current mem=714.8M)
Current (total cpu=0:00:16.7, real=0:00:37.0, peak res=342.3M, current mem=714.8M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1902 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -s 1200 1700 10 10 50 10
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1136.62 CPU=0:00:05.8 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 1136.6M) ***
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:00:27.8 mem=1136.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 11.31 sec
Total Real time: 12.0 sec
Total Memory Usage: 1045.488281 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
36568 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
36568 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M2 bottom M2 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1045.5M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 35

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 70 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1045.5M) ***
<CMD> setObjFPlanBox Instance core_instance/kmem_instance 200 100 404.0255 1071.085
<CMD> setObjFPlanBox Instance core_instance/qmem_instance 200 660.1875 1027.255 1080.1875
<CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 200.0 1194.847 1020.0 1614.847
<CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}

Ring generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M7 at (196.50, 656.68) (1023.50, 657.68)
The power planner created 24 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1045.5M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Wed Mar 19 12:08:42 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/testpnr/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1930.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 72 used
Read in 74 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 logical pins
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 148 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1023.400, 522.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (196.000, 1192.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1023.400, 1192.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (196.000, 1617.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1023.400, 1617.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1023.400, 522.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1023.400, 1617.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1023.400, 522.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (196.000, 522.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (196.000, 1192.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (196.000, 1192.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1023.400, 1192.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1023.400, 1192.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (196.000, 1617.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (196.000, 1617.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1023.400, 1617.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1023.400, 1617.235), it will not be connected.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 4
  Number of Stripe ports routed: 0
  Number of Core ports routed: 3310
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 1656
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1953.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 134 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Wed Mar 19 12:08:43 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Wed Mar 19 12:08:43 2025

sroute post-processing starts at Wed Mar 19 12:08:43 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Wed Mar 19 12:08:43 2025
sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 18.57 megs
sroute: Total Peak Memory used = 1064.05 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1087.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    209 |     149 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    209 |     149 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location ( 778.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location ( 482.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location ( 484.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location ( 486.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location ( 488.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location ( 490.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location ( 492.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location ( 494.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location ( 496.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location ( 498.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location ( 500.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location ( 502.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location ( 504.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location ( 506.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location ( 508.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location ( 510.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location ( 512.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location ( 514.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location ( 516.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location ( 518.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location ( 520.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location ( 522.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location ( 524.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location ( 526.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location ( 528.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location ( 530.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location ( 532.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location ( 534.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location ( 536.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location ( 538.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location ( 540.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location ( 542.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location ( 544.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location ( 546.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location ( 548.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location ( 550.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location ( 552.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location ( 554.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location ( 556.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location ( 558.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location ( 560.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location ( 562.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location ( 564.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location ( 566.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location ( 568.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location ( 570.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location ( 572.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location ( 574.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location ( 576.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location ( 578.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location ( 580.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location ( 582.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location ( 584.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location ( 586.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location ( 588.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location ( 590.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location ( 592.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location ( 594.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location ( 596.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location ( 598.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location ( 600.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location ( 602.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location ( 604.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location ( 606.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location ( 608.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location ( 610.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location ( 612.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location ( 614.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location ( 616.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location ( 618.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location ( 620.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location ( 622.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location ( 624.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location ( 626.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location ( 628.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location ( 630.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location ( 632.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location ( 634.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location ( 636.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location ( 638.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location ( 640.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location ( 642.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location ( 644.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location ( 646.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location ( 648.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location ( 650.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location ( 652.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location ( 654.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location ( 656.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location ( 658.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location ( 660.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location ( 662.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location ( 664.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location ( 666.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location ( 668.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location ( 670.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location ( 672.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location ( 674.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location ( 676.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location ( 678.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location ( 680.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location ( 682.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location ( 684.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location ( 686.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location ( 688.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location ( 690.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location ( 692.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location ( 694.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location ( 696.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location ( 698.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location ( 700.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location ( 702.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location ( 704.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location ( 706.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location ( 708.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location ( 710.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location ( 712.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location ( 714.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location ( 716.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location ( 718.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location ( 720.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location ( 722.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location ( 724.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location ( 726.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location ( 728.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location ( 730.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location ( 732.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location ( 734.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location ( 736.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[18]] is [FIXED] at location ( 738.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[17]] is [FIXED] at location ( 740.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location ( 742.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location ( 744.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location ( 746.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location ( 748.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location ( 750.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location ( 752.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location ( 754.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location ( 756.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location ( 758.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location ( 760.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location ( 762.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location ( 764.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location ( 766.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location ( 768.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location ( 770.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location ( 772.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location ( 774.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location ( 776.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 209
	Illegally Assigned Pins            : 149
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
149 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.6M).
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 4.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1090.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 4.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1090.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1090.6M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    209 |     149 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    209 |     149 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1090.6M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location ( 926.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location ( 334.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location ( 338.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location ( 342.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location ( 346.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location ( 350.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location ( 354.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location ( 358.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location ( 362.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location ( 366.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location ( 370.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location ( 374.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location ( 378.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location ( 382.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location ( 386.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location ( 390.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location ( 394.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location ( 398.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location ( 402.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location ( 406.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location ( 410.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location ( 414.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location ( 418.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location ( 422.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location ( 426.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location ( 430.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location ( 434.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location ( 438.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location ( 442.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location ( 446.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location ( 450.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location ( 454.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location ( 458.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location ( 462.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location ( 466.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location ( 470.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location ( 474.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location ( 478.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location ( 482.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location ( 486.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location ( 490.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location ( 494.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location ( 498.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location ( 502.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location ( 506.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location ( 510.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location ( 514.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location ( 518.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location ( 522.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location ( 526.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location ( 530.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location ( 534.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location ( 538.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location ( 542.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location ( 546.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location ( 550.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location ( 554.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location ( 558.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location ( 562.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location ( 566.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location ( 570.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location ( 574.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location ( 578.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location ( 582.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location ( 586.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location ( 590.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location ( 594.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location ( 598.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location ( 602.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location ( 606.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location ( 610.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location ( 614.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location ( 618.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location ( 622.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location ( 626.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location ( 630.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location ( 634.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location ( 638.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location ( 642.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location ( 646.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location ( 650.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location ( 654.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location ( 658.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location ( 662.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location ( 666.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location ( 670.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location ( 674.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location ( 678.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location ( 682.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location ( 686.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location ( 690.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location ( 694.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location ( 698.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location ( 702.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location ( 706.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location ( 710.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location ( 714.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location ( 718.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location ( 722.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location ( 726.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location ( 730.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location ( 734.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location ( 738.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location ( 742.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location ( 746.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location ( 750.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location ( 754.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location ( 758.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location ( 762.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location ( 766.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location ( 770.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location ( 774.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location ( 778.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location ( 782.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location ( 786.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location ( 790.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location ( 794.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location ( 798.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location ( 802.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location ( 806.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location ( 810.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location ( 814.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location ( 818.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location ( 822.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location ( 826.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location ( 830.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location ( 834.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location ( 838.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location ( 842.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[18]] is [FIXED] at location ( 846.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[17]] is [FIXED] at location ( 850.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location ( 854.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location ( 858.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location ( 862.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location ( 866.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location ( 870.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location ( 874.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location ( 878.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location ( 882.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location ( 886.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location ( 890.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location ( 894.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location ( 898.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location ( 902.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location ( 906.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location ( 910.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location ( 914.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location ( 918.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location ( 922.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 209
	Illegally Assigned Pins            : 149
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
149 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1090.6M).
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 5.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1090.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 5.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1090.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 5.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1090.6M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.7M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 358
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.7M).
<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.7M).
<CMD> fit
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1094.7M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOpins false
<CMD> setOptMode -effort medium -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct false -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort medium -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct false -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.16363 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1237.09 CPU=0:00:05.9 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:07.0  mem= 1237.1M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:10.5) (Real : 0:00:10.0) (mem : 1237.1M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 73 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD2' removed
*       :      8 instances of type 'INVD1' removed
*       :     11 instances of type 'INVD0' removed
*       :      7 instances of type 'CKND2' removed
*       :     31 instances of type 'CKBD2' removed
*       :      1 instance  of type 'CKBD1' removed
*       :      9 instances of type 'BUFFD1' removed
*       :      5 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.8) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Some Marcos are marked as preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=36498 (0 fixed + 36498 movable) #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=42200 #term=152791 #term/net=3.62, #fixedIo=0, #floatIo=0, #fixedPin=277, #floatPin=0
stdCell: 36498 single + 0 double + 0 multi
Total standard cell length = 84.0500 (mm), area = 0.1513 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.156.
Density for the design = 0.156.
       = stdcell_area 420250 sites (151290 um^2) / alloc_area 2700446 sites (972161 um^2).
Pin Density = 0.02698.
            = total # of pins 152791 / total area 5664000.
=== lastAutoLevel = 11 
End delay calculation. (MEM=1275.25 CPU=0:00:05.8 REAL=0:00:06.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.572e+05 (6.23e+04 1.95e+05)
              Est.  stn bbox = 2.758e+05 (6.70e+04 2.09e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1339.2M
Iteration  2: Total net bbox = 2.572e+05 (6.23e+04 1.95e+05)
              Est.  stn bbox = 2.758e+05 (6.70e+04 2.09e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1339.2M
Iteration  3: Total net bbox = 2.698e+05 (8.40e+04 1.86e+05)
              Est.  stn bbox = 3.118e+05 (1.01e+05 2.11e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1339.2M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1464.92 CPU=0:00:05.8 REAL=0:00:05.0)
Iteration  4: Total net bbox = 7.547e+05 (3.22e+05 4.33e+05)
              Est.  stn bbox = 9.119e+05 (3.97e+05 5.15e+05)
              cpu = 0:01:10 real = 0:01:10 mem = 1659.6M
Iteration  5: Total net bbox = 7.547e+05 (3.22e+05 4.33e+05)
              Est.  stn bbox = 9.119e+05 (3.97e+05 5.15e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1659.6M
Iteration  6: Total net bbox = 7.278e+05 (3.41e+05 3.87e+05)
              Est.  stn bbox = 9.042e+05 (4.37e+05 4.67e+05)
              cpu = 0:00:44.5 real = 0:00:44.0 mem = 1675.6M
Iteration  7: Total net bbox = 9.101e+05 (4.13e+05 4.97e+05)
              Est.  stn bbox = 1.087e+06 (5.10e+05 5.78e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1675.6M
Iteration  8: Total net bbox = 9.101e+05 (4.13e+05 4.97e+05)
              Est.  stn bbox = 1.087e+06 (5.10e+05 5.78e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1675.6M
Iteration  9: Total net bbox = 1.329e+06 (6.65e+05 6.63e+05)
              Est.  stn bbox = 1.558e+06 (8.03e+05 7.56e+05)
              cpu = 0:01:15 real = 0:01:15 mem = 1675.6M
Iteration 10: Total net bbox = 1.329e+06 (6.65e+05 6.63e+05)
              Est.  stn bbox = 1.558e+06 (8.03e+05 7.56e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1675.6M
Iteration 11: Total net bbox = 1.316e+06 (6.46e+05 6.70e+05)
              Est.  stn bbox = 1.545e+06 (7.83e+05 7.62e+05)
              cpu = 0:00:54.0 real = 0:00:54.0 mem = 1675.6M
Iteration 12: Total net bbox = 1.316e+06 (6.46e+05 6.70e+05)
              Est.  stn bbox = 1.545e+06 (7.83e+05 7.62e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1675.6M
Iteration 13: Total net bbox = 1.339e+06 (6.51e+05 6.88e+05)
              Est.  stn bbox = 1.578e+06 (7.88e+05 7.89e+05)
              cpu = 0:01:27 real = 0:01:27 mem = 1724.4M
Iteration 14: Total net bbox = 1.339e+06 (6.51e+05 6.88e+05)
              Est.  stn bbox = 1.578e+06 (7.88e+05 7.89e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1724.4M
Iteration 15: Total net bbox = 1.350e+06 (6.50e+05 6.99e+05)
              Est.  stn bbox = 1.593e+06 (7.90e+05 8.04e+05)
              cpu = 0:00:55.1 real = 0:00:55.0 mem = 1724.4M
Iteration 16: Total net bbox = 1.350e+06 (6.50e+05 6.99e+05)
              Est.  stn bbox = 1.593e+06 (7.90e+05 8.04e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1724.4M
Iteration 17: Total net bbox = 1.326e+06 (6.32e+05 6.94e+05)
              Est.  stn bbox = 1.566e+06 (7.69e+05 7.97e+05)
              cpu = 0:01:06 real = 0:01:06 mem = 1730.1M
Iteration 18: Total net bbox = 1.326e+06 (6.32e+05 6.94e+05)
              Est.  stn bbox = 1.566e+06 (7.69e+05 7.97e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1730.1M
Iteration 19: Total net bbox = 1.326e+06 (6.32e+05 6.94e+05)
              Est.  stn bbox = 1.566e+06 (7.69e+05 7.97e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1730.1M
Finished Global Placement (cpu=0:07:35, real=0:07:35, mem=1730.1M)
Info: 129 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:09:09 mem=1316.2M) ***
Total net bbox length = 1.326e+06 (6.320e+05 6.941e+05) (ext = 9.084e+04)
Move report: Detail placement moves 36498 insts, mean move: 1.12 um, max move: 36.46 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1004): (54.46, 563.88) --> (90.40, 564.40)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 1316.2MB
Summary Report:
Instances move: 36498 (out of 36498 movable)
Mean displacement: 1.12 um
Max displacement: 36.46 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1004) (54.4595, 563.876) -> (90.4, 564.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.289e+06 (5.938e+05 6.953e+05) (ext = 9.084e+04)
Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 1316.2MB
*** Finished refinePlace (0:09:17 mem=1316.2M) ***
*** Finished Initial Placement (cpu=0:07:53, real=0:07:53, mem=1316.2M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=5912 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=42200  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 42200 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 42200 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.391108e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 151725
[NR-eagl] Layer2(M2)(V) length: 3.095281e+05um, number of vias: 215304
[NR-eagl] Layer3(M3)(H) length: 4.066175e+05um, number of vias: 16236
[NR-eagl] Layer4(M4)(V) length: 1.657552e+05um, number of vias: 7245
[NR-eagl] Layer5(M5)(H) length: 2.361356e+05um, number of vias: 2087
[NR-eagl] Layer6(M6)(V) length: 2.869774e+05um, number of vias: 112
[NR-eagl] Layer7(M7)(H) length: 8.147699e+03um, number of vias: 120
[NR-eagl] Layer8(M8)(V) length: 3.579000e+03um, number of vias: 0
[NR-eagl] Total length: 1.416741e+06um, number of vias: 392829
[NR-eagl] End Peak syMemory usage = 1349.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.75 seconds
**placeDesign ... cpu = 0: 8: 8, real = 0: 8: 8, mem = 1342.9M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1352.9M, totSessionCpu=0:09:22 **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1352.9M)
Extraction called for design 'fullchip' of instances=36501 and nets=42648 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1352.867M)
** Profile ** Start :  cpu=0:00:00.0, mem=1352.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=1352.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1460.52 CPU=0:00:07.2 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1460.5M) ***
*** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:09.0 totSessionCpu=0:09:34 mem=1460.5M)
** Profile ** Overall slacks :  cpu=0:00:09.9, mem=1460.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1460.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -67.543 |
|           TNS (ns):|-25004.4 |
|    Violating Paths:|  6544   |
|          All Paths:|  7702   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1134 (1134)    |   -0.450   |   1237 (1237)    |
|   max_tran     |   1240 (19340)   |   -7.693   |   1240 (19340)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.454%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1460.5M
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1403.3M, totSessionCpu=0:09:35 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1403.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1403.3M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 36501

Instance distribution across the VT partitions:

 LVT : inst = 26 (0.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 26 (0.1%)

 HVT : inst = 36471 (99.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 36471 (99.9%)

Reporting took 0 sec
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Design State:
    #signal nets       :  42281
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1101.62MB/1101.62MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1101.74MB/1101.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1101.77MB/1101.77MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-19 12:20:10 (2025-Mar-19 19:20:10 GMT)
2025-Mar-19 12:20:10 (2025-Mar-19 19:20:10 GMT): 10%
2025-Mar-19 12:20:10 (2025-Mar-19 19:20:10 GMT): 20%
2025-Mar-19 12:20:11 (2025-Mar-19 19:20:11 GMT): 30%
2025-Mar-19 12:20:11 (2025-Mar-19 19:20:11 GMT): 40%
2025-Mar-19 12:20:11 (2025-Mar-19 19:20:11 GMT): 50%
2025-Mar-19 12:20:11 (2025-Mar-19 19:20:11 GMT): 60%
2025-Mar-19 12:20:11 (2025-Mar-19 19:20:11 GMT): 70%
2025-Mar-19 12:20:11 (2025-Mar-19 19:20:11 GMT): 80%
2025-Mar-19 12:20:11 (2025-Mar-19 19:20:11 GMT): 90%

Finished Levelizing
2025-Mar-19 12:20:11 (2025-Mar-19 19:20:11 GMT)

Starting Activity Propagation
2025-Mar-19 12:20:11 (2025-Mar-19 19:20:11 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-19 12:20:11 (2025-Mar-19 19:20:11 GMT): 10%
2025-Mar-19 12:20:11 (2025-Mar-19 19:20:11 GMT): 20%

Finished Activity Propagation
2025-Mar-19 12:20:12 (2025-Mar-19 19:20:12 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1104.56MB/1104.56MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-19 12:20:12 (2025-Mar-19 19:20:12 GMT)
 ... Calculating leakage power
2025-Mar-19 12:20:12 (2025-Mar-19 19:20:12 GMT): 10%
2025-Mar-19 12:20:12 (2025-Mar-19 19:20:12 GMT): 20%
2025-Mar-19 12:20:13 (2025-Mar-19 19:20:13 GMT): 30%
2025-Mar-19 12:20:13 (2025-Mar-19 19:20:13 GMT): 40%

Finished Calculating power
2025-Mar-19 12:20:13 (2025-Mar-19 19:20:13 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1104.72MB/1104.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1104.72MB/1104.72MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total)=1104.75MB/1104.75MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-19 12:20:13 (2025-Mar-19 19:20:13 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance core_instance/qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.15160475
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2858       24.79
Macro                                  0           0
IO                               7.6e-07   6.592e-05
Combinational                     0.8644       74.98
Clock (Combinational)           0.001338      0.1161
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.152         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.152         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001338      0.1162
-----------------------------------------------------------------------------------------
Total                           0.001338      0.1162
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.30202e-10 F
* 		Total instances in design: 36501
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.1516 mW
Cell usage statistics:  
Library tcbn65gpluswc , 36498 cells ( 100.000000%) , 1.1516 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1105.27MB/1105.27MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -67.643 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 1.150 mW
Resizable instances =  36368 (99.6%), leakage = 1.148 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     25 ( 0.1%), lkg = 0.001 mW ( 0.1%)
   -ve slk =     25 ( 0.1%), lkg = 0.001 mW ( 0.1%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  36343 (99.6%), lkg = 1.148 mW (99.8%)
   -ve slk =  36266 (99.4%), lkg = 1.147 mW (99.8%)

OptMgr: Begin forced downsizing
OptMgr: 89 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -67.964 ns
OptMgr: 25 (28%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -67.964 ns

Design leakage power (state independent) = 1.149 mW
Resizable instances =  36368 (99.6%), leakage = 1.148 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     21 ( 0.1%), lkg = 0.001 mW ( 0.0%)
   -ve slk =     21 ( 0.1%), lkg = 0.001 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  36347 (99.6%), lkg = 1.147 mW (99.8%)
   -ve slk =  36270 (99.4%), lkg = 1.146 mW (99.8%)


Summary: cell sizing

 64 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0         64         64

    1 instances changed cell type from      AOI21D1   to    AOI21D0
    3 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
    8 instances changed cell type from        INVD1   to      CKND0
   47 instances changed cell type from       NR2XD0   to      NR2D0
    5 instances changed cell type from       OA21D1   to     OA21D0
  checkSum: 64



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1126.71MB/1126.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1126.71MB/1126.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1126.71MB/1126.71MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-19 12:20:18 (2025-Mar-19 19:20:18 GMT)
2025-Mar-19 12:20:18 (2025-Mar-19 19:20:18 GMT): 10%
2025-Mar-19 12:20:18 (2025-Mar-19 19:20:18 GMT): 20%
2025-Mar-19 12:20:18 (2025-Mar-19 19:20:18 GMT): 30%
2025-Mar-19 12:20:18 (2025-Mar-19 19:20:18 GMT): 40%
2025-Mar-19 12:20:18 (2025-Mar-19 19:20:18 GMT): 50%
2025-Mar-19 12:20:18 (2025-Mar-19 19:20:18 GMT): 60%
2025-Mar-19 12:20:18 (2025-Mar-19 19:20:18 GMT): 70%
2025-Mar-19 12:20:18 (2025-Mar-19 19:20:18 GMT): 80%
2025-Mar-19 12:20:18 (2025-Mar-19 19:20:18 GMT): 90%

Finished Levelizing
2025-Mar-19 12:20:19 (2025-Mar-19 19:20:19 GMT)

Starting Activity Propagation
2025-Mar-19 12:20:19 (2025-Mar-19 19:20:19 GMT)
2025-Mar-19 12:20:19 (2025-Mar-19 19:20:19 GMT): 10%
2025-Mar-19 12:20:19 (2025-Mar-19 19:20:19 GMT): 20%

Finished Activity Propagation
2025-Mar-19 12:20:20 (2025-Mar-19 19:20:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1131.90MB/1131.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-19 12:20:20 (2025-Mar-19 19:20:20 GMT)
 ... Calculating leakage power
2025-Mar-19 12:20:20 (2025-Mar-19 19:20:20 GMT): 10%
2025-Mar-19 12:20:21 (2025-Mar-19 19:20:21 GMT): 20%
2025-Mar-19 12:20:21 (2025-Mar-19 19:20:21 GMT): 30%
2025-Mar-19 12:20:21 (2025-Mar-19 19:20:21 GMT): 40%

Finished Calculating power
2025-Mar-19 12:20:21 (2025-Mar-19 19:20:21 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.90MB/1131.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.90MB/1131.90MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:03, mem(process/total)=1131.90MB/1131.90MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-19 12:20:21 (2025-Mar-19 19:20:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance core_instance/qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.15129221
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2858        24.8
Macro                                  0           0
IO                               7.6e-07   6.594e-05
Combinational                     0.8641       74.97
Clock (Combinational)           0.001338      0.1161
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.151         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.151         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001338      0.1163
-----------------------------------------------------------------------------------------
Total                           0.001338      0.1163
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.30165e-10 F
* 		Total instances in design: 36501
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.15129 mW
Cell usage statistics:  
Library tcbn65gpluswc , 36498 cells ( 100.000000%) , 1.15129 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1132.16MB/1132.16MB)

OptMgr: Leakage power optimization took: 11 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1577.0M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1577.0M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.1 (mem :1577.0M)

Removed instances... 
	-Remove inst core_instance/sfp_instance/U8923 (MUX3D0) 
	-Remove inst core_instance/sfp_instance/U8922 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8921 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8920 (MUX3D0) 
	-Remove inst core_instance/sfp_instance/U8919 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8918 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8917 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8916 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8915 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8914 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8913 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8912 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8911 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8910 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8909 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8908 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8907 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8906 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8905 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8904 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8903 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8902 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8901 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8900 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8899 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8898 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8897 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8896 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8895 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8894 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8893 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8892 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8891 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8890 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8889 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8888 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8887 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8886 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8885 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8884 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8883 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8882 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8881 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8880 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8879 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8878 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8877 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8876 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8875 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8874 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8873 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8872 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8871 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8870 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8869 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8868 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8867 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8866 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8865 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8864 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8863 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8862 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8861 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8860 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8859 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8858 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8857 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8856 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8855 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8854 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8853 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8852 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8851 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8850 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8849 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8848 (AOI221D0) 
	-Remove inst core_instance/sfp_instance/U8847 (OAI22D0) 
	-Remove inst core_instance/sfp_instance/U8846 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8845 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8844 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8843 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8842 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8841 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8840 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8839 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8838 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8837 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8836 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8835 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8834 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8833 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8832 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8831 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8830 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8829 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8828 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8827 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8826 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8825 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8824 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8823 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8822 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8821 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8820 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8819 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8818 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8817 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8816 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8815 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8814 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8813 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8812 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8811 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8810 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8809 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8808 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8807 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8806 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8805 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8804 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8803 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8802 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8801 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8800 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8799 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8798 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8797 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8796 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8795 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8794 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8793 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8792 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8791 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8790 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8789 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8788 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8787 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8786 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8785 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8784 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8783 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8782 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8781 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8780 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8779 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8778 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8777 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8776 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8775 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8774 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8773 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8772 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8771 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8770 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8769 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8768 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8767 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8766 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8765 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8764 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8763 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8762 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8761 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8760 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8759 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8758 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8757 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8756 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8755 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8754 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8753 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8752 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8751 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8750 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8749 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8748 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8747 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8746 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8745 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8744 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8743 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8742 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8741 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8740 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8739 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8738 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8737 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8736 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8735 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8734 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8733 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8732 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8731 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8730 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8729 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8728 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8727 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8726 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8725 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8724 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8723 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8722 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8721 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8720 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8719 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8718 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8717 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8716 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8715 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8714 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8713 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8712 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8711 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8710 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8709 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8708 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8707 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8706 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8705 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8704 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8703 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8702 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8701 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8700 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8699 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8698 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8697 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8696 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8695 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8694 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8693 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8692 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8691 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8690 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8689 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8688 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8687 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8686 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8685 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8684 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8683 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8682 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8681 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8680 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8679 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8678 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8677 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8676 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8675 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8674 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8673 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8672 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8671 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8670 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8669 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8668 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8667 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8666 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8665 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8664 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8663 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8662 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8661 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8660 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8659 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8658 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8657 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8656 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8655 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8654 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8653 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8652 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8651 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8650 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8649 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8648 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8647 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8646 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8645 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8644 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8643 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8642 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8641 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8640 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8639 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8638 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8637 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8636 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8635 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8634 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8633 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8632 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8631 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8630 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8629 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8628 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8627 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8626 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8625 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8624 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8623 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8622 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8621 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8620 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8619 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8618 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8617 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8616 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8615 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8614 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8613 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8612 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8611 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8610 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8609 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8608 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8607 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8606 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8605 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8604 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8603 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8602 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8601 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8600 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8599 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8598 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8597 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8596 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8595 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8594 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8593 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8592 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8591 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8590 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8589 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8588 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8587 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8586 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8585 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8584 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8583 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8582 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8581 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8580 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8579 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8578 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8577 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8576 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8575 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8574 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8573 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8572 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8571 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8570 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8569 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8568 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8567 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8566 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8565 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8564 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8563 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8562 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8561 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8560 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8559 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8558 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8557 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8556 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8555 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8554 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8553 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8552 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8551 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8550 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8549 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8548 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8547 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8546 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8545 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8544 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8543 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8542 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8541 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8540 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8539 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8538 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8537 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8536 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8535 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8534 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8533 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8532 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8531 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8530 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8529 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8528 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8527 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8526 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8525 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8524 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8523 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8522 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8521 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8520 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8519 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8518 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8517 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8516 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8515 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8514 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8513 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8512 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8511 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8510 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8509 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8508 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8507 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8506 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8505 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8504 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8503 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8502 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8501 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8500 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8499 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8498 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8497 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8496 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8495 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8494 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8493 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8492 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8491 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8490 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8489 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8488 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8487 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8486 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8485 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8484 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8483 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8482 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8481 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8480 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8479 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8478 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8477 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8476 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8475 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8474 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8473 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8472 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8471 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8470 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8469 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8468 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8467 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8466 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8465 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8464 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8463 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8462 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8461 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8460 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8459 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8458 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8457 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8456 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8455 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8454 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8453 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8452 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8451 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8450 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8449 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8448 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8447 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8446 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8445 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8444 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8443 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8442 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8441 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8440 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8439 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8438 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8437 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8436 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8435 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8434 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8433 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8432 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8431 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8430 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8429 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8428 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8427 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8426 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8425 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8424 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8423 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8422 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8421 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8420 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8419 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8418 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8417 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8416 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8415 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8414 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8413 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8412 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8411 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8410 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8409 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8408 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8407 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8406 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8405 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8404 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8403 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8402 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8401 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8400 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8399 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8398 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8397 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8396 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8395 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8394 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8393 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8392 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8391 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8390 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8389 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8388 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8387 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8386 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8385 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8384 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8383 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8382 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8381 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8380 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8379 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8378 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8377 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8376 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8375 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8374 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8373 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8372 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8371 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8370 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8369 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8368 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8367 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8366 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8365 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8364 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8363 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8362 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8361 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8360 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8359 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8358 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8357 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8356 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8355 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8354 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8353 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8352 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8351 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8350 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8349 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8348 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8347 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8346 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8345 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8344 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8343 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8342 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8341 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8340 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8339 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8338 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8337 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8336 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8335 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8334 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8333 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8332 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8331 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8330 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8329 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8328 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8327 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8326 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8325 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8324 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8323 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8322 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8321 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8320 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8319 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8318 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8317 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8316 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8315 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8314 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8313 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8312 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8311 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8310 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8309 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8308 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8307 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8306 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8305 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8304 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8303 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8302 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8301 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8300 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8299 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8298 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8297 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8296 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8295 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8294 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8293 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8292 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8291 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8290 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8289 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8288 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8287 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8286 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8285 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8284 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8283 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8282 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8281 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8280 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8279 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8278 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8277 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8276 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8275 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8274 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8273 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8272 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8271 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8270 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8269 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8268 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8267 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8266 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8265 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8264 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8263 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8262 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8261 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8260 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8259 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8258 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8257 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8256 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8255 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8254 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8253 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8252 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8251 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8250 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8249 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8248 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8247 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8246 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8245 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8244 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8243 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8242 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8241 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8240 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8239 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8238 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8237 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8236 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8235 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8234 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8233 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8232 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8231 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8230 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8229 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8228 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8227 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8226 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8225 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8224 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8223 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8222 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8221 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8220 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8219 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8218 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8217 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8216 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8215 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8214 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8213 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8212 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8211 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8210 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8209 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8208 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8207 (IAO21D0) 
	-Remove inst core_instance/sfp_instance/U8206 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8205 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8204 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8203 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8202 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8201 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8200 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8199 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8198 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8197 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8196 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8195 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8194 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8193 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8192 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8191 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8190 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8189 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8188 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8187 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8186 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8185 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8184 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8183 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8182 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8181 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8180 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8179 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8178 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8177 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8176 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8175 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8174 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8173 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8172 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8171 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8170 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8169 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8168 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8167 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8166 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8165 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8164 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8163 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8162 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8161 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8160 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8159 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8158 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8157 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8156 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8155 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8154 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8153 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8152 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8151 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8150 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8149 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8148 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8147 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8146 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8145 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8144 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8143 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8142 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8141 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8140 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8139 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8138 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8137 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8136 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8135 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8134 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8133 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8132 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8131 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8130 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8129 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8128 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8127 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8126 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8125 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8124 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8123 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8122 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8121 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8120 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8119 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8118 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8117 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8116 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8115 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8114 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8113 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8112 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8111 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8110 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8109 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8108 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8107 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8106 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8105 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8104 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8103 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8102 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8101 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8100 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8099 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8098 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8097 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8096 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8095 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8094 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8093 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8092 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8091 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8090 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8089 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8088 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8087 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U8086 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8085 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8084 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8083 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8082 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8081 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8080 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8079 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8078 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8077 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8076 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8075 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8074 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8073 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8072 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8071 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8070 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8069 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8068 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8067 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8066 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8065 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8064 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8063 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8062 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8061 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8060 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8059 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8058 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8057 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8056 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8055 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8054 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8053 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8052 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8051 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8050 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8049 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8048 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8047 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8046 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8045 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8044 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8043 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8042 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8041 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8040 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8039 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8038 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8037 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8036 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8035 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8034 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8033 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8032 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8031 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8030 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8029 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8028 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8027 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U8026 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8025 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8024 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8023 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8022 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8021 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8020 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8019 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8018 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8017 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8016 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8015 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8014 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8013 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8012 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8011 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8010 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8009 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8008 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8007 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8006 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8005 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8004 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8003 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8002 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8001 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8000 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7999 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7998 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7997 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7996 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7995 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7994 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7993 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7992 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U7991 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7990 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7989 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7988 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7987 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U7986 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7985 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7984 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7983 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U7982 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7981 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7980 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7979 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7978 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7977 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7976 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7975 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7974 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7973 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7972 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7971 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7970 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7969 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7968 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7967 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7966 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7965 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7964 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7963 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7962 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7961 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U7960 (OAI22D0) 
	-Remove inst core_instance/sfp_instance/U7959 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7958 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7957 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7956 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7955 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7954 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7953 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7952 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7951 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7950 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7949 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7948 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7947 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7946 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7945 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7944 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7943 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7942 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7941 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7940 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7939 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7938 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7937 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7936 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7935 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7934 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7933 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7932 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7931 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7930 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7929 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7928 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7927 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7926 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7925 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7924 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7923 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7922 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7921 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7920 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7919 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7918 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7917 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7916 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7915 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7914 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U439 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U436 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U417 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U416 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U414 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U413 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U412 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U395 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U394 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U359 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U358 (INVD0) 
	-Remove inst core_instance/sfp_instance/U321 (INVD0) 
	-Remove inst core_instance/sfp_instance/U320 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U319 (INVD0) 
	-Remove inst core_instance/sfp_instance/U280 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U259 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U258 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U257 (INVD0) 
	-Remove inst core_instance/sfp_instance/U256 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U237 (INVD0) 
	-Remove inst core_instance/sfp_instance/U236 (INVD0) 
	-Remove inst core_instance/sfp_instance/U221 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U196 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U195 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U194 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U177 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U163 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U146 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U145 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U128 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U127 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U112 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U111 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U110 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U97 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U96 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U79 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U78 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U62 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U61 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U50 (INVD0) 
	-Remove inst core_instance/sfp_instance/U49 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U40 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U39 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U34 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U4 (AOI32D0) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_0_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_1_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_2_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_3_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_4_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_5_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_6_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_7_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_8_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_9_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_10_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_11_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_12_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_13_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_14_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_15_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_16_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_17_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_18_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_19_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_8_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_9_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_10_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_11_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_12_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_13_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_14_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_15_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_16_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_17_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_18_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_19_ (DFQD1) 

Replaced instances... 

Removed 1088 instances
	CPU for removing db instances : 0:00:00.1 (mem :1577.0M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1577.0M)
CPU of: netlist preparation :0:00:00.2 (mem :1577.0M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1577.0M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 14 out of 35410 instances
     #inst not ok to resize: 130
     #inst with no smaller cells: 35225
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -70.012  TNS Slack -26374.072 Density 15.18
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    15.18%|        -| -70.012|-26374.072|   0:00:00.0| 1660.9M|
|    15.18%|        0| -70.012|-26374.072|   0:00:02.0| 1660.9M|
|    15.18%|        0| -70.012|-26374.072|   0:00:01.0| 1660.9M|
|    15.18%|        0| -70.012|-26374.072|   0:00:01.0| 1660.9M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -70.012  TNS Slack -26374.072 Density 15.18
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.5) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1504.11M, totSessionCpu=0:10:00).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt high fanout net optimization
Info: 130 clock nets excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    15.18%|        -| -70.012|-26374.072|   0:00:00.0| 1637.7M|
|    15.18%|        -| -70.012|-26374.072|   0:00:00.0| 1637.7M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1637.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2073   | 21915   |  1864   |   1864  |     0   |     0   |     0   |     0   | -70.01 |          0|          0|          0|  15.18  |            |           |
|    40   |   754   |    16   |     16  |     0   |     0   |     0   |     0   | -48.17 |        462|          0|       1842|  15.37  |   0:00:26.0|    1679.9M|
|     2   |    26   |     0   |      0  |     0   |     0   |     0   |     0   | -48.17 |          5|          2|         36|  15.37  |   0:00:01.0|    1681.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:27.1 real=0:00:27.0 mem=1681.9M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 1531.1M, totSessionCpu=0:10:37 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1511 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -48.166  TNS Slack -14293.581 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -48.166|-14293.581|    15.37%|   0:00:00.0| 1669.7M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -46.868|-13266.183|    15.64%|   0:00:44.0| 1778.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -43.132|-12047.912|    15.79%|   0:00:23.0| 1816.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -43.132|-12047.912|    15.79%|   0:00:04.0| 1816.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -36.198| -9866.293|    16.30%|   0:01:40.0| 1816.8M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -36.244| -9772.784|    16.51%|   0:00:39.0| 1846.4M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.641| -9481.386|    16.59%|   0:00:20.0| 1818.7M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.641| -9481.386|    16.59%|   0:00:04.0| 1818.7M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.883| -9081.329|    16.81%|   0:00:42.0| 1818.7M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.920| -9079.357|    16.87%|   0:00:33.0| 1856.8M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.530| -8996.313|    16.91%|   0:00:15.0| 1837.7M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.530| -8996.313|    16.91%|   0:00:04.0| 1837.7M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.421| -8780.541|    17.04%|   0:00:22.0| 1837.7M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -32.382| -8782.116|    17.05%|   0:00:22.0| 1794.7M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -32.237| -8771.220|    17.08%|   0:00:10.0| 1832.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -32.237| -8771.220|    17.08%|   0:00:04.0| 1832.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -32.609| -8742.642|    17.12%|   0:00:15.0| 1832.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.609| -8681.594|    17.10%|   0:00:16.0| 1832.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:06:57 real=0:06:57 mem=1832.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:06:57 real=0:06:57 mem=1832.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -32.609  TNS Slack -8681.594 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -32.609
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -32.609  TNS Slack -8681.594 Density 17.10
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    17.10%|        -| -32.609|-8681.594|   0:00:00.0| 1751.5M|
|    17.10%|       32| -32.608|-8681.585|   0:00:07.0| 1753.2M|
|    17.10%|        4| -32.608|-8681.585|   0:00:00.0| 1753.2M|
|    17.10%|        2| -32.608|-8681.585|   0:00:01.0| 1753.2M|
|    17.10%|        2| -32.608|-8681.585|   0:00:00.0| 1753.2M|
|    17.08%|      132| -32.607|-8681.242|   0:00:03.0| 1753.2M|
|    16.83%|     3610| -32.493|-8701.952|   0:00:20.0| 1753.2M|
|    16.82%|       76| -32.489|-8701.905|   0:00:01.0| 1753.2M|
|    16.82%|        8| -32.489|-8701.905|   0:00:00.0| 1753.2M|
|    16.82%|        0| -32.489|-8701.905|   0:00:00.0| 1753.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -32.489  TNS Slack -8701.905 Density 16.82
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 75 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:33.7) (real = 0:00:34.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=1602.30M, totSessionCpu=0:18:18).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1602.3 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=5912 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44198  numIgnoredNets=9
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44189 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 75 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.211800e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 44114 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.326566e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1706.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.13 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:18:22 mem=1706.5M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 38311 insts, mean move: 8.88 um, max move: 105.80 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC7007_q_temp_933_): (89.60, 299.80) --> (82.80, 200.80)
	Runtime: CPU: 0:02:08 REAL: 0:02:08 MEM: 2018.9MB
Move report: Detail placement moves 9977 insts, mean move: 1.50 um, max move: 38.40 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC2009_q_temp_388_): (196.00, 587.80) --> (157.60, 587.80)
	Runtime: CPU: 0:00:05.6 REAL: 0:00:06.0 MEM: 2018.9MB
Summary Report:
Instances move: 38324 (out of 38496 movable)
Mean displacement: 8.93 um
Max displacement: 114.60 um (Instance: core_instance/mac_array_instance/FE_OFC7106_q_temp_351_) (384.4, 649) -> (275.2, 654.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:02:14 REAL: 0:02:14 MEM: 2018.9MB
*** Finished refinePlace (0:20:36 mem=2018.9M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=5912 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44198  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44198 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 75 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.152940e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 44123 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.344400e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 154109
[NR-eagl] Layer2(M2)(V) length: 3.201369e+05um, number of vias: 215888
[NR-eagl] Layer3(M3)(H) length: 4.025099e+05um, number of vias: 17444
[NR-eagl] Layer4(M4)(V) length: 1.639901e+05um, number of vias: 8172
[NR-eagl] Layer5(M5)(H) length: 2.133341e+05um, number of vias: 3180
[NR-eagl] Layer6(M6)(V) length: 2.569717e+05um, number of vias: 1045
[NR-eagl] Layer7(M7)(H) length: 3.474950e+04um, number of vias: 1377
[NR-eagl] Layer8(M8)(V) length: 3.858914e+04um, number of vias: 0
[NR-eagl] Total length: 1.430281e+06um, number of vias: 401215
End of congRepair (cpu=0:00:03.6, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1612.1M)
Extraction called for design 'fullchip' of instances=38499 and nets=45782 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1612.090M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:11:20, real = 0:11:19, mem = 1605.0M, totSessionCpu=0:20:42 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1702.24 CPU=0:00:07.1 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1702.2M) ***
*** Timing NOT met, worst failing slack is -32.266
*** Check timing (0:00:09.9)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -32.267 TNS Slack -8844.709 Density 16.82
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -32.267|  -32.267|-8762.483|-8844.709|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.238|  -32.238|-8761.594|-8843.819|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.238|  -32.238|-8757.646|-8839.872|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.174|  -32.174|-8756.357|-8838.584|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.132|  -32.132|-8754.418|-8836.644|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.086|  -32.086|-8750.538|-8832.764|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.054|  -32.054|-8748.991|-8831.218|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.016|  -32.016|-8745.976|-8828.201|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.988|  -31.988|-8744.127|-8826.353|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.960|  -31.960|-8742.725|-8824.951|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.922|  -31.922|-8739.364|-8821.591|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.876|  -31.876|-8736.898|-8819.124|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.831|  -31.831|-8731.366|-8813.592|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.792|  -31.792|-8729.325|-8811.552|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.763|  -31.763|-8725.745|-8807.972|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.723|  -31.723|-8724.133|-8806.359|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.693|  -31.693|-8720.023|-8802.250|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.655|  -31.655|-8715.899|-8798.126|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.633|  -31.633|-8713.662|-8795.889|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.587|  -31.587|-8707.727|-8789.953|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.558|  -31.558|-8702.280|-8784.507|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.511|  -31.511|-8697.895|-8780.121|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.484|  -31.484|-8692.993|-8775.220|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.461|  -31.461|-8689.812|-8772.038|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.428|  -31.428|-8686.682|-8768.907|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.404|  -31.404|-8683.322|-8765.549|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.360|  -31.360|-8678.954|-8761.181|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.329|  -31.329|-8673.871|-8756.097|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.301|  -31.301|-8670.411|-8752.637|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.273|  -31.273|-8666.011|-8748.237|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.249|  -31.249|-8662.821|-8745.048|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.217|  -31.217|-8660.281|-8742.508|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.194|  -31.194|-8657.665|-8739.892|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.167|  -31.167|-8652.819|-8735.045|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.134|  -31.134|-8649.697|-8731.923|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.095|  -31.095|-8643.645|-8725.870|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.073|  -31.073|-8640.570|-8722.797|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.044|  -31.044|-8637.137|-8719.363|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.018|  -31.018|-8634.687|-8716.913|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.990|  -30.990|-8629.513|-8711.739|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.967|  -30.967|-8627.485|-8709.712|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.935|  -30.935|-8624.775|-8707.002|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.914|  -30.914|-8620.019|-8702.245|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.887|  -30.887|-8617.509|-8699.735|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.862|  -30.862|-8614.776|-8697.003|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.816|  -30.816|-8609.879|-8692.105|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.790|  -30.790|-8606.226|-8688.451|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.771|  -30.771|-8601.232|-8683.458|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.742|  -30.742|-8598.781|-8681.008|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.718|  -30.718|-8597.636|-8679.862|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.688|  -30.688|-8592.089|-8674.315|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.653|  -30.653|-8589.361|-8671.588|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.623|  -30.623|-8584.140|-8666.366|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.607|  -30.607|-8582.181|-8664.407|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.581|  -30.581|-8579.965|-8662.191|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.549|  -30.549|-8575.442|-8657.669|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.527|  -30.527|-8571.206|-8653.433|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.498|  -30.498|-8568.090|-8650.315|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.476|  -30.476|-8566.547|-8648.772|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.449|  -30.449|-8560.973|-8643.199|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.427|  -30.427|-8559.851|-8642.077|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.396|  -30.396|-8554.936|-8637.161|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.379|  -30.379|-8552.433|-8634.659|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.354|  -30.354|-8549.812|-8632.038|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.332|  -30.332|-8547.430|-8629.656|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.310|  -30.310|-8544.247|-8626.473|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.279|  -30.279|-8541.188|-8623.415|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.256|  -30.256|-8537.751|-8619.978|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.239|  -30.239|-8535.526|-8617.752|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.213|  -30.213|-8531.318|-8613.545|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.182|  -30.182|-8528.166|-8610.393|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.156|  -30.156|-8523.671|-8605.897|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.127|  -30.127|-8521.463|-8603.689|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.104|  -30.104|-8517.453|-8599.680|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.079|  -30.079|-8515.024|-8597.251|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.065|  -30.065|-8512.297|-8594.522|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.043|  -30.043|-8509.199|-8591.425|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.018|  -30.018|-8506.959|-8589.186|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.984|  -29.984|-8501.953|-8584.180|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.957|  -29.957|-8499.407|-8581.634|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.935|  -29.935|-8495.805|-8578.031|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.908|  -29.908|-8493.400|-8575.627|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.880|  -29.880|-8489.365|-8571.591|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.850|  -29.850|-8484.607|-8566.834|    16.82%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.822|  -29.822|-8482.469|-8564.694|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.809|  -29.809|-8479.706|-8561.933|    16.82%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -29.791|  -29.791|-8477.485|-8559.711|    16.83%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.777|  -29.777|-8475.313|-8557.540|    16.83%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.758|  -29.758|-8473.922|-8556.148|    16.83%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.740|  -29.740|-8471.749|-8553.976|    16.83%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.716|  -29.716|-8467.627|-8549.853|    16.83%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.704|  -29.704|-8466.493|-8548.720|    16.83%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.691|  -29.691|-8464.858|-8547.085|    16.83%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.680|  -29.680|-8461.654|-8543.881|    16.83%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.667|  -29.667|-8460.958|-8543.184|    16.83%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.656|  -29.656|-8460.538|-8542.765|    16.83%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.642|  -29.642|-8458.574|-8540.801|    16.83%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.631|  -29.631|-8456.883|-8539.109|    16.83%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.613|  -29.613|-8456.056|-8538.281|    16.83%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.602|  -29.602|-8452.388|-8534.614|    16.83%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.586|  -29.586|-8451.575|-8533.802|    16.84%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.562|  -29.562|-8450.798|-8533.023|    16.84%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.559|  -29.559|-8447.940|-8530.167|    16.84%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.539|  -29.539|-8447.548|-8529.773|    16.84%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.530|  -29.530|-8445.489|-8527.716|    16.84%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.515|  -29.515|-8444.086|-8526.312|    16.84%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.506|  -29.506|-8441.369|-8523.596|    16.84%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.489|  -29.489|-8440.872|-8523.099|    16.84%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.472|  -29.472|-8438.983|-8521.210|    16.84%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.458|  -29.458|-8436.448|-8518.674|    16.84%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.444|  -29.444|-8435.126|-8517.353|    16.84%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.432|  -29.432|-8433.748|-8515.974|    16.84%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.416|  -29.416|-8431.724|-8513.950|    16.85%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.394|  -29.394|-8430.319|-8512.546|    16.85%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.384|  -29.384|-8427.182|-8509.407|    16.85%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.364|  -29.364|-8425.434|-8507.660|    16.85%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.354|  -29.354|-8424.655|-8506.881|    16.85%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.338|  -29.338|-8422.314|-8504.541|    16.85%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.324|  -29.324|-8419.617|-8501.843|    16.85%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.318|  -29.318|-8418.830|-8501.057|    16.85%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.304|  -29.304|-8418.156|-8500.383|    16.85%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.311|  -29.311|-8416.716|-8498.942|    16.85%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.286|  -29.286|-8416.202|-8498.428|    16.85%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.274|  -29.274|-8414.788|-8497.015|    16.85%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.268|  -29.268|-8413.664|-8495.891|    16.85%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.257|  -29.257|-8413.448|-8495.675|    16.86%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.242|  -29.242|-8411.592|-8493.818|    16.86%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.229|  -29.229|-8410.373|-8492.600|    16.86%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.229|  -29.229|-8410.048|-8492.274|    16.86%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.228|  -29.228|-8410.037|-8492.264|    16.86%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.211|  -29.211|-8409.219|-8491.445|    16.86%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.210|  -29.210|-8409.631|-8491.856|    16.86%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.202|  -29.202|-8409.518|-8491.744|    16.86%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.197|  -29.197|-8409.194|-8491.421|    16.86%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.189|  -29.189|-8408.980|-8491.206|    16.86%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.183|  -29.183|-8408.802|-8491.028|    16.86%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.175|  -29.175|-8408.339|-8490.565|    16.86%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.156|  -29.156|-8408.413|-8490.640|    16.86%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.144|  -29.144|-8408.502|-8490.728|    16.86%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.139|  -29.139|-8406.982|-8489.209|    16.87%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.128|  -29.128|-8406.247|-8488.473|    16.87%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.128|  -29.128|-8405.137|-8487.363|    16.87%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.099|  -29.099|-8404.791|-8487.018|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.087|  -29.087|-8405.584|-8487.811|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.076|  -29.076|-8404.423|-8486.648|    16.87%|   0:00:01.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.076|  -29.076|-8403.763|-8485.989|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.065|  -29.065|-8403.482|-8485.709|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.046|  -29.046|-8403.344|-8485.570|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.045|  -29.045|-8403.172|-8485.398|    16.87%|   0:00:01.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.045|  -29.045|-8403.048|-8485.274|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.045|  -29.045|-8402.490|-8484.717|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.032|  -29.032|-8402.382|-8484.608|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.014|  -29.014|-8402.681|-8484.907|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.014|  -29.014|-8402.303|-8484.529|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.992|  -28.992|-8402.016|-8484.242|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.985|  -28.985|-8400.914|-8483.141|    16.87%|   0:00:01.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.981|  -28.981|-8400.234|-8482.460|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.981|  -28.981|-8399.160|-8481.387|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.969|  -28.969|-8398.930|-8481.156|    16.87%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.969|  -28.969|-8398.342|-8480.568|    16.88%|   0:00:01.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.947|  -28.947|-8397.740|-8479.967|    16.88%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.940|  -28.940|-8396.493|-8478.719|    16.88%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.940|  -28.940|-8395.463|-8477.689|    16.88%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.938|  -28.938|-8394.424|-8476.649|    16.88%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.938|  -28.938|-8394.111|-8476.338|    16.88%|   0:00:01.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.921|  -28.921|-8393.912|-8476.139|    16.88%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.921|  -28.921|-8392.861|-8475.088|    16.88%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.911|  -28.911|-8392.306|-8474.531|    16.88%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.911|  -28.911|-8391.679|-8473.905|    16.88%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.900|  -28.900|-8391.590|-8473.816|    16.88%|   0:00:00.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.902|  -28.902|-8390.561|-8472.787|    16.88%|   0:00:01.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.895|  -28.895|-8390.203|-8472.429|    16.88%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.895|  -28.895|-8389.901|-8472.128|    16.88%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.884|  -28.884|-8389.722|-8471.948|    16.88%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.884|  -28.884|-8387.048|-8469.273|    16.88%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.869|  -28.869|-8386.758|-8468.983|    16.88%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.861|  -28.861|-8385.581|-8467.808|    16.88%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.851|  -28.851|-8384.162|-8466.389|    16.88%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.840|  -28.840|-8383.733|-8465.960|    16.88%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.829|  -28.829|-8382.817|-8465.043|    16.88%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.822|  -28.822|-8381.088|-8463.313|    16.88%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.813|  -28.813|-8380.821|-8463.048|    16.88%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.802|  -28.802|-8379.033|-8461.260|    16.89%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.795|  -28.795|-8378.349|-8460.575|    16.89%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.776|  -28.776|-8376.752|-8458.979|    16.89%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.771|  -28.771|-8375.286|-8457.513|    16.89%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.764|  -28.764|-8374.878|-8457.104|    16.89%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.764|  -28.764|-8373.885|-8456.111|    16.89%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.742|  -28.742|-8373.708|-8455.935|    16.89%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.736|  -28.736|-8371.729|-8453.955|    16.89%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.716|  -28.716|-8369.548|-8451.774|    16.89%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.716|  -28.716|-8368.057|-8450.282|    16.90%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.717|  -28.717|-8367.401|-8449.628|    16.90%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.711|  -28.711|-8367.355|-8449.581|    16.90%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.711|  -28.711|-8367.287|-8449.513|    16.90%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.709|  -28.709|-8367.266|-8449.492|    16.90%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.708|  -28.708|-8367.263|-8449.489|    16.90%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.705|  -28.705|-8367.232|-8449.459|    16.90%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.683|  -28.683|-8367.001|-8449.228|    16.90%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.666|  -28.666|-8364.529|-8446.756|    16.90%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.653|  -28.653|-8362.937|-8445.162|    16.90%|   0:00:01.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.642|  -28.642|-8361.448|-8443.675|    16.90%|   0:00:01.0| 1781.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.631|  -28.631|-8359.090|-8441.315|    16.90%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.618|  -28.618|-8357.752|-8439.979|    16.90%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.608|  -28.608|-8356.073|-8438.300|    16.91%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.600|  -28.600|-8354.134|-8436.360|    16.91%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.588|  -28.588|-8353.531|-8435.757|    16.91%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.583|  -28.583|-8352.242|-8434.469|    16.91%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.573|  -28.573|-8351.438|-8433.663|    16.91%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.564|  -28.564|-8349.739|-8431.966|    16.91%|   0:00:02.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.564|  -28.564|-8349.534|-8431.760|    16.91%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.558|  -28.558|-8348.621|-8430.848|    16.92%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.551|  -28.551|-8347.396|-8429.623|    16.92%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.548|  -28.548|-8346.771|-8428.998|    16.92%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.548|  -28.548|-8346.628|-8428.854|    16.92%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.545|  -28.545|-8346.604|-8428.831|    16.92%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.545|  -28.545|-8346.324|-8428.551|    16.92%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.545|  -28.545|-8344.993|-8427.220|    16.92%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.545|  -28.545|-8344.846|-8427.072|    16.92%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.545|  -28.545|-8343.985|-8426.211|    16.92%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.544|  -28.544|-8342.340|-8424.565|    16.92%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -28.544|  -28.544|-8342.292|-8424.518|    16.92%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -28.545|  -28.545|-8340.833|-8423.060|    16.92%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -28.545|  -28.545|-8339.549|-8421.775|    16.92%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
| -28.545|  -28.545|-8339.115|-8421.341|    16.93%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
| -28.545|  -28.545|-8337.886|-8420.111|    16.93%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.545|  -28.545|-8336.632|-8418.858|    16.93%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.545|  -28.545|-8335.840|-8418.066|    16.93%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -28.545|  -28.545|-8335.086|-8417.312|    16.93%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -28.545|  -28.545|-8335.060|-8417.286|    16.93%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -28.545|  -28.545|-8334.167|-8416.394|    16.93%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.545|  -28.545|-8333.472|-8415.697|    16.93%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.545|  -28.545|-8332.160|-8414.387|    16.93%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.545|  -28.545|-8330.479|-8412.706|    16.93%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.546|  -28.546|-8329.684|-8411.910|    16.93%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.546|  -28.546|-8329.447|-8411.674|    16.93%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.546|  -28.546|-8329.357|-8411.583|    16.93%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.546|  -28.546|-8328.934|-8411.160|    16.94%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.546|  -28.546|-8328.354|-8410.580|    16.94%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.546|  -28.546|-8327.560|-8409.785|    16.94%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.546|  -28.546|-8327.390|-8409.615|    16.94%|   0:00:00.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.546|  -28.546|-8326.735|-8408.962|    16.94%|   0:00:01.0| 1800.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.546|  -28.546|-8325.521|-8407.747|    16.94%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.546|  -28.546|-8322.537|-8404.764|    16.94%|   0:00:02.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.546|  -28.546|-8322.459|-8404.686|    16.94%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.546|  -28.546|-8322.243|-8404.470|    16.94%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.546|  -28.546|-8322.062|-8404.288|    16.94%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.546|  -28.546|-8320.462|-8402.688|    16.94%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -28.546|  -28.546|-8320.146|-8402.372|    16.94%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -28.546|  -28.546|-8318.688|-8400.914|    16.95%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.546|  -28.546|-8317.279|-8399.506|    16.95%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -28.546|  -28.546|-8316.980|-8399.207|    16.95%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -28.546|  -28.546|-8316.690|-8398.917|    16.95%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -28.546|  -28.546|-8316.414|-8398.641|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -28.546|  -28.546|-8315.369|-8397.596|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -28.546|  -28.546|-8315.285|-8397.512|    16.96%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -28.546|  -28.546|-8315.205|-8397.432|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -28.546|  -28.546|-8314.262|-8396.488|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.546|  -28.546|-8313.485|-8395.712|    16.96%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.546|  -28.546|-8313.424|-8395.650|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.546|  -28.546|-8313.346|-8395.572|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.546|  -28.546|-8313.298|-8395.524|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.546|  -28.546|-8312.573|-8394.800|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -28.546|  -28.546|-8312.132|-8394.357|    16.96%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.546|  -28.546|-8311.831|-8394.058|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.546|  -28.546|-8311.228|-8393.454|    16.96%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -28.546|  -28.546|-8310.434|-8392.660|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -28.546|  -28.546|-8309.825|-8392.052|    16.96%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.546|  -28.546|-8309.629|-8391.855|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.546|  -28.546|-8308.667|-8390.894|    16.96%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.546|  -28.546|-8308.594|-8390.819|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.546|  -28.546|-8308.428|-8390.653|    16.97%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.546|  -28.546|-8307.758|-8389.984|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
| -28.546|  -28.546|-8307.442|-8389.669|    16.97%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.546|  -28.546|-8306.980|-8389.207|    16.97%|   0:00:03.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
| -28.546|  -28.546|-8306.761|-8388.987|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
| -28.546|  -28.546|-8306.598|-8388.824|    16.97%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
| -28.546|  -28.546|-8306.246|-8388.473|    16.97%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -28.546|  -28.546|-8306.106|-8388.332|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.546|  -28.546|-8306.054|-8388.280|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.546|  -28.546|-8305.908|-8388.135|    16.97%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -28.546|  -28.546|-8305.837|-8388.063|    16.97%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -28.546|  -28.546|-8305.881|-8388.107|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_15_/D |
| -28.546|  -28.546|-8305.746|-8387.973|    16.97%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -28.546|  -28.546|-8305.731|-8387.957|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -28.546|  -28.546|-8305.699|-8387.926|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -28.546|  -28.546|-8305.610|-8387.837|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -28.546|  -28.546|-8305.587|-8387.813|    16.97%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_3_/D  |
| -28.546|  -28.546|-8305.573|-8387.800|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -28.546|  -28.546|-8305.544|-8387.770|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -28.546|  -28.546|-8305.434|-8387.660|    16.97%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -28.546|  -28.546|-8305.421|-8387.646|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -28.546|  -28.546|-8305.397|-8387.623|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -28.546|  -28.546|-8305.392|-8387.618|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -28.546|  -28.546|-8305.379|-8387.605|    16.97%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -28.546|  -28.546|-8305.323|-8387.550|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.546|  -28.546|-8305.240|-8387.466|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -28.546|  -28.546|-8305.197|-8387.423|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -28.546|  -28.546|-8305.165|-8387.391|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -28.546|  -28.546|-8305.161|-8387.387|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -28.546|  -28.546|-8305.138|-8387.364|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -28.546|  -28.546|-8297.398|-8379.625|    16.97%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.546|  -28.546|-8296.977|-8379.202|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.546|  -28.546|-8291.623|-8373.850|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.546|  -28.546|-8291.527|-8373.754|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.546|  -28.546|-8290.734|-8372.961|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8267.233|-8349.460|    16.97%|   0:00:02.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8267.165|-8349.392|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8267.096|-8349.322|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8267.061|-8349.287|    16.97%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8266.902|-8349.129|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8259.421|-8341.646|    16.98%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8259.353|-8341.579|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8259.002|-8341.228|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8258.999|-8341.226|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8258.798|-8341.024|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8237.278|-8319.505|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8227.898|-8310.125|    16.98%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8222.479|-8304.705|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8214.493|-8296.720|    16.98%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8206.175|-8288.401|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8205.813|-8288.039|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8205.589|-8287.815|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8205.448|-8287.675|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8205.290|-8287.516|    16.98%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8191.859|-8274.086|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8189.935|-8272.161|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8187.684|-8269.910|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8179.333|-8261.560|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8176.452|-8258.679|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8174.213|-8256.439|    16.98%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8167.861|-8250.087|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8162.439|-8244.665|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8162.354|-8244.580|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8155.603|-8237.829|    16.98%|   0:00:02.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8153.764|-8235.990|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.541|  -28.541|-8123.455|-8205.681|    16.98%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -28.541|  -28.541|-8119.741|-8201.967|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -28.541|  -28.541|-8119.683|-8201.909|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -28.541|  -28.541|-8113.047|-8195.273|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.541|  -28.541|-8091.447|-8173.673|    16.98%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.541|  -28.541|-8078.235|-8160.461|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.541|  -28.541|-8072.407|-8154.633|    16.98%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.541|  -28.541|-8064.043|-8146.270|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.541|  -28.541|-8058.126|-8140.353|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.541|  -28.541|-8045.242|-8127.468|    16.98%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.541|  -28.541|-8035.885|-8118.112|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.541|  -28.541|-8033.026|-8115.253|    16.98%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.541|  -28.541|-8030.445|-8112.671|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.541|  -28.541|-8028.848|-8111.075|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.541|  -28.541|-8027.743|-8109.970|    16.98%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.541|  -28.541|-8013.998|-8096.224|    16.99%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.541|  -28.541|-8002.874|-8085.100|    16.99%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.541|  -28.541|-7995.088|-8077.315|    16.99%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.541|  -28.541|-7987.004|-8069.231|    16.99%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.541|  -28.541|-7976.028|-8058.255|    16.99%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.541|  -28.541|-7966.104|-8048.331|    16.99%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.541|  -28.541|-7959.304|-8041.531|    16.99%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7952.484|-8034.711|    16.99%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7944.739|-8026.966|    17.00%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7935.246|-8017.473|    17.00%|   0:00:03.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.541|  -28.541|-7928.113|-8010.341|    17.00%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.541|  -28.541|-7927.810|-8010.037|    17.00%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.541|  -28.541|-7924.845|-8007.072|    17.00%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.541|  -28.541|-7921.728|-8003.955|    17.00%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.541|  -28.541|-7916.269|-7998.496|    17.00%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.541|  -28.541|-7915.846|-7998.074|    17.00%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.541|  -28.541|-7913.376|-7995.604|    17.00%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.541|  -28.541|-7911.097|-7993.325|    17.00%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.541|  -28.541|-7910.601|-7992.829|    17.00%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.541|  -28.541|-7903.057|-7985.284|    17.01%|   0:00:02.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7896.002|-7978.229|    17.01%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7889.825|-7972.053|    17.01%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.541|  -28.541|-7884.463|-7966.690|    17.01%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7877.019|-7959.246|    17.01%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.541|  -28.541|-7868.162|-7950.389|    17.02%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.541|  -28.541|-7861.577|-7943.805|    17.02%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7855.269|-7937.496|    17.02%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7849.578|-7931.805|    17.02%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7845.158|-7927.386|    17.02%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7841.568|-7923.795|    17.02%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7837.750|-7919.976|    17.03%|   0:00:02.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7830.674|-7912.900|    17.03%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7829.673|-7911.899|    17.03%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7827.332|-7909.557|    17.03%|   0:00:02.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.541|  -28.541|-7825.036|-7907.261|    17.03%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.541|  -28.541|-7815.283|-7897.508|    17.03%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.541|  -28.541|-7808.080|-7890.305|    17.04%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.541|  -28.541|-7800.868|-7883.092|    17.04%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.541|  -28.541|-7798.678|-7880.902|    17.04%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.541|  -28.541|-7791.915|-7874.140|    17.04%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.541|  -28.541|-7787.149|-7869.374|    17.05%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.541|  -28.541|-7785.332|-7867.557|    17.05%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.541|  -28.541|-7781.848|-7864.074|    17.05%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.541|  -28.541|-7776.664|-7858.974|    17.05%|   0:00:02.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.541|  -28.541|-7773.215|-7855.525|    17.05%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.541|  -28.541|-7770.644|-7853.063|    17.06%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.541|  -28.541|-7770.439|-7852.859|    17.06%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.541|  -28.541|-7765.196|-7847.616|    17.06%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.541|  -28.541|-7758.651|-7841.071|    17.06%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.541|  -28.541|-7756.060|-7838.479|    17.06%|   0:00:02.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7752.628|-7835.049|    17.07%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7751.739|-7834.159|    17.07%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7747.749|-7830.152|    17.07%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7746.681|-7829.083|    17.07%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7746.069|-7828.472|    17.07%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7744.368|-7826.771|    17.08%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7742.125|-7824.528|    17.08%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7740.747|-7823.150|    17.08%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7740.413|-7822.816|    17.08%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7739.186|-7821.589|    17.08%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.541|  -28.541|-7737.384|-7819.788|    17.08%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.541|  -28.541|-7735.208|-7817.612|    17.08%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.541|  -28.541|-7732.072|-7814.475|    17.08%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.541|  -28.541|-7730.110|-7812.513|    17.09%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.541|  -28.541|-7727.144|-7809.547|    17.09%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -28.541|  -28.541|-7723.353|-7805.756|    17.09%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7717.209|-7799.613|    17.09%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.541|  -28.541|-7715.596|-7798.000|    17.10%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7711.494|-7793.897|    17.10%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.541|  -28.541|-7706.428|-7788.928|    17.10%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7703.729|-7786.229|    17.10%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7702.637|-7785.137|    17.10%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7702.051|-7784.552|    17.11%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7700.208|-7782.709|    17.11%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7699.268|-7781.764|    17.11%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7697.797|-7780.293|    17.11%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7696.772|-7779.269|    17.11%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7695.462|-7777.959|    17.12%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.541|  -28.541|-7693.991|-7776.476|    17.12%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.541|  -28.541|-7692.615|-7775.100|    17.12%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.541|  -28.541|-7691.423|-7773.908|    17.12%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7688.351|-7770.836|    17.12%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7685.884|-7768.368|    17.12%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7684.295|-7766.780|    17.13%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7683.726|-7766.210|    17.13%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7681.668|-7764.153|    17.13%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7680.958|-7763.443|    17.13%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7677.655|-7760.140|    17.13%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.541|  -28.541|-7675.751|-7758.218|    17.13%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7672.812|-7755.278|    17.14%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.541|  -28.541|-7670.231|-7752.698|    17.14%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7669.828|-7752.295|    17.14%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7668.993|-7751.454|    17.14%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7668.988|-7751.449|    17.14%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7665.662|-7748.123|    17.14%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7664.412|-7746.872|    17.15%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.541|  -28.541|-7662.758|-7745.218|    17.15%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.541|  -28.541|-7662.751|-7745.212|    17.15%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.541|  -28.541|-7662.570|-7745.031|    17.15%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.541|  -28.541|-7662.262|-7744.723|    17.15%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -28.541|  -28.541|-7660.958|-7743.419|    17.15%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.541|  -28.541|-7660.874|-7743.334|    17.15%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.541|  -28.541|-7660.037|-7742.498|    17.15%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.541|  -28.541|-7659.554|-7742.014|    17.15%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.541|  -28.541|-7659.503|-7741.964|    17.16%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.541|  -28.541|-7659.323|-7741.783|    17.16%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.541|  -28.541|-7659.041|-7741.502|    17.16%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.541|  -28.541|-7658.301|-7740.761|    17.16%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.541|  -28.541|-7657.389|-7739.849|    17.16%|   0:00:02.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.541|  -28.541|-7656.273|-7738.729|    17.16%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.541|  -28.541|-7655.339|-7737.794|    17.17%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.541|  -28.541|-7652.859|-7735.314|    17.17%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7652.214|-7734.669|    17.17%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.541|  -28.541|-7651.207|-7733.663|    17.17%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7649.197|-7731.652|    17.17%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7648.683|-7731.138|    17.18%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7647.918|-7730.374|    17.18%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7645.176|-7727.631|    17.18%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7643.022|-7725.477|    17.18%|   0:00:02.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7642.240|-7724.696|    17.18%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7642.132|-7724.587|    17.18%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7641.365|-7723.821|    17.18%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7641.164|-7723.619|    17.18%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7639.727|-7722.182|    17.19%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7639.583|-7722.038|    17.19%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7639.134|-7721.590|    17.19%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7638.570|-7721.026|    17.19%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7638.355|-7720.811|    17.19%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7638.231|-7720.687|    17.19%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7638.138|-7720.593|    17.19%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7637.275|-7719.730|    17.19%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.541|  -28.541|-7635.104|-7717.560|    17.20%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7634.536|-7716.992|    17.20%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7634.306|-7716.761|    17.20%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7633.837|-7716.292|    17.20%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.541|  -28.541|-7632.889|-7715.345|    17.20%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7631.989|-7714.492|    17.20%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7630.621|-7713.124|    17.21%|   0:00:02.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.541|  -28.541|-7630.231|-7712.734|    17.21%|   0:00:01.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7629.318|-7711.821|    17.21%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7628.926|-7711.429|    17.21%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7627.941|-7710.443|    17.21%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7627.800|-7710.303|    17.21%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7627.417|-7709.919|    17.22%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7627.394|-7709.896|    17.22%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.541|  -28.541|-7627.141|-7709.644|    17.22%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -28.541|  -28.541|-7626.283|-7708.786|    17.22%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -28.541|  -28.541|-7626.280|-7708.783|    17.22%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -28.541|  -28.541|-7625.703|-7708.210|    17.22%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7624.082|-7706.589|    17.22%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7623.247|-7705.754|    17.22%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7622.613|-7705.120|    17.22%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7620.995|-7703.503|    17.22%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7620.709|-7703.216|    17.22%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7619.793|-7702.301|    17.23%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7618.623|-7701.130|    17.23%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7618.472|-7700.979|    17.23%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7617.493|-7700.000|    17.23%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7615.766|-7698.273|    17.23%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7615.177|-7697.685|    17.23%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7613.801|-7696.309|    17.23%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7613.597|-7696.104|    17.24%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7612.608|-7695.115|    17.24%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7612.035|-7694.542|    17.24%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7612.014|-7694.522|    17.24%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.541|  -28.541|-7611.375|-7693.882|    17.24%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
| -28.541|  -28.541|-7611.351|-7693.858|    17.24%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
| -28.541|  -28.541|-7611.334|-7693.842|    17.24%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
| -28.541|  -28.541|-7610.636|-7693.144|    17.24%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -28.541|  -28.541|-7609.113|-7691.620|    17.24%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -28.541|  -28.541|-7609.064|-7691.572|    17.24%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -28.541|  -28.541|-7608.141|-7690.648|    17.24%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -28.541|  -28.541|-7607.521|-7690.028|    17.24%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -28.541|  -28.541|-7607.512|-7690.020|    17.24%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -28.541|  -28.541|-7607.490|-7689.998|    17.25%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -28.541|  -28.541|-7607.388|-7689.896|    17.25%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -28.541|  -28.541|-7607.002|-7689.510|    17.25%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -28.541|  -28.541|-7606.984|-7689.492|    17.25%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -28.541|  -28.541|-7606.357|-7688.865|    17.25%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -28.541|  -28.541|-7605.725|-7688.233|    17.25%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -28.541|  -28.541|-7604.941|-7687.449|    17.25%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -28.541|  -28.541|-7603.944|-7686.452|    17.25%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -28.541|  -28.541|-7603.289|-7685.796|    17.25%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -28.541|  -28.541|-7603.221|-7685.729|    17.25%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -28.541|  -28.541|-7602.063|-7684.571|    17.26%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -28.541|  -28.541|-7601.616|-7684.124|    17.26%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -28.541|  -28.541|-7601.441|-7683.949|    17.26%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -28.541|  -28.541|-7600.832|-7683.340|    17.26%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -28.541|  -28.541|-7600.300|-7682.809|    17.26%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -28.541|  -28.541|-7599.574|-7682.082|    17.26%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -28.541|  -28.541|-7598.515|-7681.023|    17.26%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -28.541|  -28.541|-7597.491|-7679.999|    17.26%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
| -28.541|  -28.541|-7597.267|-7679.775|    17.26%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
| -28.541|  -28.541|-7596.618|-7679.125|    17.27%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
| -28.541|  -28.541|-7596.301|-7678.809|    17.27%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
| -28.541|  -28.541|-7595.015|-7677.522|    17.27%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
| -28.541|  -28.541|-7594.935|-7677.442|    17.27%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
| -28.541|  -28.541|-7594.020|-7676.532|    17.27%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -28.541|  -28.541|-7593.496|-7676.008|    17.27%|   0:00:01.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.541|  -28.541|-7592.945|-7675.458|    17.27%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.541|  -28.541|-7592.817|-7675.330|    17.27%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.541|  -28.541|-7592.817|-7675.330|    17.27%|   0:00:00.0| 1785.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:35 real=0:03:35 mem=1785.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:36 real=0:03:36 mem=1785.1M) ***
** GigaOpt Optimizer WNS Slack -28.541 TNS Slack -7675.330 Density 17.27
** GigaOpt Optimizer WNS Slack -28.541 TNS Slack -7675.330 Density 17.27
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 75 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:03:36 real=0:03:36 mem=1785.1M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1647.5 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=5912 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44659  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44659 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 75 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.143760e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 44584 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.354552e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1721.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.30 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:24:41 mem=1721.6M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 38453 insts, mean move: 5.90 um, max move: 79.80 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC7982_fifo_out_22_): (377.80, 1126.00) --> (457.60, 1126.00)
	Runtime: CPU: 0:01:54 REAL: 0:01:54 MEM: 2033.5MB
Move report: Detail placement moves 10174 insts, mean move: 1.45 um, max move: 49.80 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC1297_q_temp_185_): (476.40, 593.20) --> (426.60, 593.20)
	Runtime: CPU: 0:00:05.5 REAL: 0:00:06.0 MEM: 2033.5MB
Summary Report:
Instances move: 38452 (out of 38957 movable)
Mean displacement: 5.97 um
Max displacement: 88.00 um (Instance: core_instance/sfp_instance/FE_OCPC7982_fifo_out_22_) (377.8, 1126) -> (465.8, 1126)
	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
Runtime: CPU: 0:02:00 REAL: 0:02:00 MEM: 2033.5MB
*** Finished refinePlace (0:26:41 mem=2033.5M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=5912 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44659  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44659 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 75 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.195960e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 44584 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.358995e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 155031
[NR-eagl] Layer2(M2)(V) length: 3.249326e+05um, number of vias: 216905
[NR-eagl] Layer3(M3)(H) length: 4.088221e+05um, number of vias: 17689
[NR-eagl] Layer4(M4)(V) length: 1.661739e+05um, number of vias: 8070
[NR-eagl] Layer5(M5)(H) length: 2.092881e+05um, number of vias: 3256
[NR-eagl] Layer6(M6)(V) length: 2.613041e+05um, number of vias: 1044
[NR-eagl] Layer7(M7)(H) length: 3.632350e+04um, number of vias: 1396
[NR-eagl] Layer8(M8)(V) length: 3.831554e+04um, number of vias: 0
[NR-eagl] Total length: 1.445160e+06um, number of vias: 403391
End of congRepair (cpu=0:00:03.6, real=0:00:04.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1621.8M)
Extraction called for design 'fullchip' of instances=38960 and nets=46243 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1621.793M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:17:25, real = 0:17:23, mem = 1614.5M, totSessionCpu=0:26:47 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1700.47 CPU=0:00:07.3 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.5  real=0:00:10.0  mem= 1700.5M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    45   |   268   |    12   |     12  |     0   |     0   |     0   |     0   | -28.63 |          0|          0|          0|  17.27  |            |           |
|     6   |   400   |     0   |      0  |     0   |     0   |     0   |     0   | -28.65 |         29|          0|         55|  17.28  |   0:00:03.0|    1795.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -28.65 |          0|          0|          6|  17.28  |   0:00:00.0|    1795.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -28.65 |          0|          0|          0|  17.28  |   0:00:00.0|    1795.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 75 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.6 real=0:00:04.0 mem=1795.9M) ***

*** Starting refinePlace (0:27:10 mem=1827.9M) ***
Total net bbox length = 1.330e+06 (6.044e+05 7.254e+05) (ext = 9.108e+04)
Move report: Detail placement moves 82 insts, mean move: 0.54 um, max move: 2.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC8485_n136): (116.20, 190.00) --> (116.80, 188.20)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1827.9MB
Summary Report:
Instances move: 82 (out of 38986 movable)
Mean displacement: 0.54 um
Max displacement: 2.40 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC8485_n136) (116.2, 190) -> (116.8, 188.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 1.330e+06 (6.044e+05 7.254e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1827.9MB
*** Finished refinePlace (0:27:12 mem=1827.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1827.9M)


Density : 0.1728
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=1827.9M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1647.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=1647.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1657.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1657.3M

------------------------------------------------------------
     Summary (cpu=0.23min real=0.22min mem=1647.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.651 | -28.651 | -0.511  |
|           TNS (ns):| -8093.7 | -7816.4 |-473.377 |
|    Violating Paths:|  5250   |  3661   |  3531   |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    104 (104)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.280%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1657.3M
**optDesign ... cpu = 0:17:51, real = 0:17:49, mem = 1647.3M, totSessionCpu=0:27:14 **
*** Timing NOT met, worst failing slack is -28.651
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.651 TNS Slack -8093.703 Density 17.28
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.651|  -28.651|-7816.397|-8093.703|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.633|  -28.633|-7815.923|-8093.229|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.607|  -28.607|-7814.744|-8092.050|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.592|  -28.592|-7814.580|-8091.887|    17.28%|   0:00:01.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.584|  -28.584|-7814.407|-8091.714|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.571|  -28.571|-7814.057|-8091.364|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.540|  -28.540|-7813.036|-8090.342|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.509|  -28.509|-7812.361|-8089.668|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.501|  -28.501|-7811.911|-8089.217|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.485|  -28.485|-7811.461|-8088.768|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.466|  -28.466|-7810.037|-8087.343|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.453|  -28.453|-7809.285|-8086.592|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.441|  -28.441|-7808.323|-8085.630|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.428|  -28.428|-7807.940|-8085.247|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.414|  -28.414|-7807.321|-8084.627|    17.28%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.399|  -28.399|-7806.796|-8084.103|    17.28%|   0:00:01.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.383|  -28.383|-7806.091|-8083.398|    17.29%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.365|  -28.365|-7805.530|-8082.837|    17.29%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.358|  -28.358|-7805.410|-8082.717|    17.29%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.351|  -28.351|-7805.068|-8082.375|    17.29%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.342|  -28.342|-7804.753|-8082.060|    17.29%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.333|  -28.333|-7804.265|-8081.571|    17.29%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.324|  -28.324|-7803.435|-8080.741|    17.29%|   0:00:01.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.316|  -28.316|-7803.258|-8080.565|    17.29%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.308|  -28.308|-7802.632|-8079.938|    17.29%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.299|  -28.299|-7802.384|-8079.691|    17.29%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.290|  -28.290|-7801.629|-8078.936|    17.29%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.288|  -28.288|-7801.333|-8078.640|    17.29%|   0:00:01.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.278|  -28.278|-7801.397|-8078.704|    17.29%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.279|  -28.279|-7800.725|-8078.031|    17.30%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.271|  -28.271|-7800.666|-8077.973|    17.30%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.262|  -28.262|-7800.164|-8077.471|    17.30%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.261|  -28.261|-7799.490|-8076.796|    17.30%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.253|  -28.253|-7799.322|-8076.629|    17.30%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.254|  -28.254|-7798.605|-8075.912|    17.30%|   0:00:01.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.247|  -28.247|-7798.494|-8075.801|    17.30%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.247|  -28.247|-7798.482|-8075.789|    17.30%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.262|  -28.262|-7798.343|-8075.650|    17.30%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.252|  -28.252|-7798.418|-8075.725|    17.30%|   0:00:00.0| 1780.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.244|  -28.244|-7798.312|-8075.618|    17.30%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.236|  -28.236|-7798.046|-8075.353|    17.30%|   0:00:01.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.228|  -28.228|-7797.484|-8074.791|    17.30%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.227|  -28.227|-7797.479|-8074.786|    17.30%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.224|  -28.224|-7796.943|-8074.250|    17.30%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.221|  -28.221|-7796.519|-8073.826|    17.30%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.212|  -28.212|-7796.302|-8073.609|    17.30%|   0:00:01.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.197|  -28.197|-7795.149|-8072.453|    17.30%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.190|  -28.190|-7794.499|-8071.803|    17.30%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.182|  -28.182|-7792.779|-8070.083|    17.31%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.185|  -28.185|-7792.114|-8069.417|    17.31%|   0:00:01.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.179|  -28.179|-7792.245|-8069.548|    17.31%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.182|  -28.182|-7791.669|-8068.973|    17.31%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.176|  -28.176|-7791.768|-8069.072|    17.31%|   0:00:01.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.171|  -28.171|-7791.575|-8068.878|    17.31%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.171|  -28.171|-7791.054|-8068.357|    17.31%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.163|  -28.163|-7790.682|-8067.985|    17.31%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.156|  -28.156|-7790.302|-8067.605|    17.31%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.156|  -28.156|-7789.523|-8066.827|    17.31%|   0:00:01.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.154|  -28.154|-7789.652|-8066.956|    17.31%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.144|  -28.144|-7789.297|-8066.600|    17.31%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.144|  -28.144|-7788.064|-8065.368|    17.31%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.136|  -28.136|-7787.994|-8065.298|    17.31%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.133|  -28.133|-7787.221|-8064.524|    17.32%|   0:00:01.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.127|  -28.127|-7786.894|-8064.197|    17.32%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.121|  -28.121|-7786.355|-8063.658|    17.32%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.112|  -28.112|-7784.710|-8062.014|    17.32%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.101|  -28.101|-7784.219|-8061.522|    17.32%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.093|  -28.093|-7783.559|-8060.862|    17.32%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.079|  -28.079|-7780.781|-8058.084|    17.32%|   0:00:01.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.069|  -28.069|-7780.018|-8057.321|    17.32%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.061|  -28.061|-7778.300|-8055.604|    17.33%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.053|  -28.053|-7777.960|-8055.264|    17.33%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.044|  -28.044|-7776.226|-8053.529|    17.33%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.034|  -28.034|-7775.503|-8052.807|    17.33%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.022|  -28.022|-7773.522|-8050.826|    17.33%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.013|  -28.013|-7771.742|-8049.045|    17.33%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.998|  -27.998|-7770.539|-8047.842|    17.33%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.985|  -27.985|-7768.605|-8045.908|    17.34%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.976|  -27.976|-7767.951|-8045.254|    17.34%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.966|  -27.966|-7767.175|-8044.479|    17.34%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.959|  -27.959|-7766.045|-8043.349|    17.34%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.950|  -27.950|-7765.361|-8042.665|    17.34%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.942|  -27.942|-7764.434|-8041.737|    17.34%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.933|  -27.933|-7763.075|-8040.378|    17.35%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.925|  -27.925|-7762.608|-8039.912|    17.35%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.910|  -27.910|-7760.918|-8038.222|    17.35%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.899|  -27.899|-7759.264|-8036.567|    17.36%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.889|  -27.889|-7757.979|-8035.283|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.880|  -27.880|-7756.917|-8034.221|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.872|  -27.872|-7756.039|-8033.342|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.865|  -27.865|-7754.876|-8032.180|    17.36%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.857|  -27.857|-7753.866|-8031.169|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.859|  -27.859|-7753.632|-8030.936|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.852|  -27.852|-7753.870|-8031.173|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.862|  -27.862|-7753.043|-8030.346|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.846|  -27.846|-7753.415|-8030.719|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.836|  -27.836|-7751.793|-8029.097|    17.36%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.826|  -27.826|-7751.695|-8028.999|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.820|  -27.820|-7751.033|-8028.336|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.815|  -27.815|-7750.146|-8027.449|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.825|  -27.825|-7749.409|-8026.712|    17.36%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.812|  -27.812|-7749.122|-8026.425|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.804|  -27.804|-7748.102|-8025.405|    17.36%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.797|  -27.797|-7746.744|-8024.047|    17.37%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.797|  -27.797|-7746.227|-8023.531|    17.37%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.785|  -27.785|-7746.286|-8023.589|    17.37%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.776|  -27.776|-7745.451|-8022.755|    17.37%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.769|  -27.769|-7744.829|-8022.132|    17.37%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.761|  -27.761|-7744.171|-8021.474|    17.37%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.753|  -27.753|-7743.378|-8020.682|    17.37%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.743|  -27.743|-7742.364|-8019.667|    17.37%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.743|  -27.743|-7741.669|-8018.973|    17.37%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.738|  -27.738|-7741.569|-8018.873|    17.37%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.738|  -27.738|-7741.426|-8018.729|    17.37%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.731|  -27.731|-7741.290|-8018.594|    17.38%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.723|  -27.723|-7740.072|-8017.375|    17.38%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.715|  -27.715|-7739.216|-8016.519|    17.38%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.706|  -27.706|-7738.123|-8015.426|    17.38%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.704|  -27.704|-7737.795|-8015.112|    17.38%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.700|  -27.700|-7737.028|-8014.344|    17.38%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.700|  -27.700|-7736.806|-8014.131|    17.38%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.695|  -27.695|-7736.583|-8013.908|    17.38%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.695|  -27.695|-7736.260|-8013.585|    17.39%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.689|  -27.689|-7735.862|-8013.187|    17.39%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.689|  -27.689|-7735.344|-8012.669|    17.39%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.682|  -27.682|-7735.030|-8012.354|    17.39%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.682|  -27.682|-7734.432|-8011.757|    17.39%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.674|  -27.674|-7734.414|-8011.738|    17.39%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.675|  -27.675|-7733.987|-8011.312|    17.39%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.667|  -27.667|-7733.841|-8011.166|    17.39%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.667|  -27.667|-7732.827|-8010.152|    17.39%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.667|  -27.667|-7732.788|-8010.113|    17.40%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.659|  -27.659|-7732.586|-8009.911|    17.40%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.659|  -27.659|-7732.024|-8009.349|    17.40%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.651|  -27.651|-7731.860|-8009.185|    17.40%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.654|  -27.654|-7731.017|-8008.342|    17.40%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.650|  -27.650|-7730.849|-8008.174|    17.40%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.647|  -27.647|-7730.727|-8008.052|    17.40%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.648|  -27.648|-7730.487|-8007.812|    17.40%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.641|  -27.641|-7730.435|-8007.760|    17.40%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.644|  -27.644|-7729.989|-8007.314|    17.40%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.638|  -27.638|-7729.843|-8007.168|    17.40%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.639|  -27.639|-7729.562|-8006.887|    17.40%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.635|  -27.635|-7729.353|-8006.677|    17.40%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.630|  -27.630|-7729.161|-8006.485|    17.40%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.630|  -27.630|-7728.512|-8005.837|    17.40%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.622|  -27.622|-7728.310|-8005.635|    17.40%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.621|  -27.621|-7728.207|-8005.532|    17.41%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.621|  -27.621|-7727.932|-8005.256|    17.41%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.614|  -27.614|-7727.780|-8005.104|    17.41%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.617|  -27.617|-7726.349|-8003.673|    17.41%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.609|  -27.609|-7726.188|-8003.513|    17.41%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.614|  -27.614|-7725.688|-8003.013|    17.41%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.609|  -27.609|-7725.482|-8002.807|    17.41%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.606|  -27.606|-7725.474|-8002.798|    17.41%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.604|  -27.604|-7725.213|-8002.538|    17.41%|   0:00:02.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.602|  -27.602|-7724.995|-8002.320|    17.41%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.596|  -27.596|-7724.720|-8002.044|    17.41%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.597|  -27.597|-7724.303|-8001.628|    17.41%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.596|  -27.596|-7724.018|-8001.342|    17.41%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.593|  -27.593|-7723.963|-8001.288|    17.41%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.585|  -27.585|-7723.468|-8000.792|    17.41%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.588|  -27.588|-7723.061|-8000.386|    17.41%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.580|  -27.580|-7722.891|-8000.216|    17.41%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.572|  -27.572|-7722.357|-7999.682|    17.41%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.572|  -27.572|-7721.376|-7998.701|    17.41%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.566|  -27.566|-7721.209|-7998.534|    17.41%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.563|  -27.563|-7720.310|-7997.634|    17.41%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.550|  -27.550|-7719.851|-7997.175|    17.42%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.545|  -27.545|-7718.796|-7996.121|    17.42%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.541|  -27.541|-7717.680|-7995.005|    17.42%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.540|  -27.540|-7717.658|-7994.983|    17.42%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.538|  -27.538|-7717.278|-7994.603|    17.42%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.530|  -27.530|-7716.694|-7994.019|    17.42%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.527|  -27.527|-7716.180|-7993.505|    17.42%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.522|  -27.522|-7716.060|-7993.385|    17.42%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.520|  -27.520|-7715.224|-7992.548|    17.42%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.511|  -27.511|-7714.926|-7992.251|    17.42%|   0:00:02.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.503|  -27.503|-7714.342|-7991.667|    17.42%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.505|  -27.505|-7713.375|-7990.699|    17.42%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.498|  -27.498|-7713.292|-7990.617|    17.42%|   0:00:02.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.498|  -27.498|-7713.129|-7990.454|    17.42%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.491|  -27.491|-7713.054|-7990.378|    17.42%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.490|  -27.490|-7712.239|-7989.563|    17.42%|   0:00:02.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.485|  -27.485|-7712.028|-7989.353|    17.42%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.482|  -27.482|-7711.462|-7988.787|    17.42%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.479|  -27.479|-7711.418|-7988.743|    17.42%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.470|  -27.470|-7710.133|-7987.458|    17.42%|   0:00:03.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.472|  -27.472|-7709.330|-7986.654|    17.42%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.463|  -27.463|-7709.147|-7986.472|    17.42%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.460|  -27.460|-7709.091|-7986.416|    17.42%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.452|  -27.452|-7707.854|-7985.179|    17.42%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.449|  -27.449|-7707.078|-7984.403|    17.43%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.445|  -27.445|-7706.992|-7984.317|    17.43%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.441|  -27.441|-7706.624|-7983.949|    17.43%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.432|  -27.432|-7705.884|-7983.208|    17.43%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.431|  -27.431|-7704.884|-7982.209|    17.43%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.426|  -27.426|-7704.667|-7981.991|    17.43%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.425|  -27.425|-7704.114|-7981.439|    17.43%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.418|  -27.418|-7703.446|-7980.771|    17.43%|   0:00:03.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.412|  -27.412|-7702.475|-7979.799|    17.43%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.408|  -27.408|-7702.033|-7979.358|    17.44%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.411|  -27.411|-7701.480|-7978.805|    17.44%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.408|  -27.408|-7701.420|-7978.745|    17.44%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.407|  -27.407|-7701.186|-7978.511|    17.44%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.401|  -27.401|-7701.081|-7978.405|    17.44%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.399|  -27.399|-7700.959|-7978.284|    17.44%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.395|  -27.395|-7700.104|-7977.429|    17.44%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.397|  -27.397|-7699.993|-7977.318|    17.44%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.392|  -27.392|-7699.932|-7977.256|    17.44%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.395|  -27.395|-7699.482|-7976.807|    17.44%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.389|  -27.389|-7699.418|-7976.743|    17.44%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.389|  -27.389|-7699.401|-7976.726|    17.44%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.388|  -27.388|-7699.266|-7976.590|    17.44%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.383|  -27.383|-7699.157|-7976.481|    17.44%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.386|  -27.386|-7699.008|-7976.333|    17.45%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.383|  -27.383|-7698.948|-7976.273|    17.45%|   0:00:01.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.386|  -27.386|-7698.347|-7975.672|    17.45%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.383|  -27.383|-7698.287|-7975.612|    17.45%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.373|  -27.373|-7695.911|-7973.236|    17.45%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -27.369|  -27.369|-7695.473|-7972.797|    17.45%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.367|  -27.367|-7694.977|-7972.301|    17.45%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.369|  -27.369|-7694.752|-7972.077|    17.45%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.367|  -27.367|-7694.692|-7972.017|    17.45%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.370|  -27.370|-7694.760|-7972.084|    17.45%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.367|  -27.367|-7694.700|-7972.024|    17.45%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.367|  -27.367|-7694.700|-7972.025|    17.45%|   0:00:01.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:14 real=0:01:14 mem=1782.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.410|  -27.367|-468.618|-7972.025|    17.45%|   0:00:00.0| 1782.5M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
|  -0.384|  -27.367|-463.808|-7972.000|    17.45%|   0:00:00.0| 1782.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_111_/D                          |
|  -0.336|  -27.367|-407.791|-7933.877|    17.45%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_111_/D                          |
|  -0.322|  -27.367|-385.460|-7922.111|    17.45%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_90_/E                             |
|  -0.303|  -27.367|-490.822|-7967.507|    17.46%|   0:00:01.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_90_/E                             |
|  -0.289|  -27.367|-419.456|-7926.275|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_111_/D                          |
|  -0.281|  -27.367|-393.345|-7907.514|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_85_/D                           |
|  -0.274|  -27.366|-385.550|-7901.700|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_76_/D                           |
|  -0.259|  -27.366|-367.339|-7888.595|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_110_/E                            |
|  -0.243|  -27.366|-347.889|-7869.146|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
|  -0.235|  -27.366|-319.516|-7855.749|    17.46%|   0:00:01.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_85_/D                           |
|  -0.227|  -27.366|-303.479|-7841.586|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_90_/D                           |
|  -0.217|  -27.366|-291.479|-7829.585|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
|  -0.209|  -27.366|-256.525|-7799.850|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -0.193|  -27.366|-243.794|-7793.582|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
|  -0.182|  -27.366|-235.546|-7785.066|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.181|  -27.366|-227.005|-7780.889|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_6_/E                                       |
|  -0.173|  -27.366|-223.611|-7779.504|    17.46%|   0:00:01.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_121_/D                          |
|  -0.165|  -27.366|-200.484|-7763.426|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -0.159|  -27.366|-193.600|-7758.733|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
|  -0.151|  -27.366|-193.516|-7758.645|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -0.142|  -27.366|-170.810|-7742.962|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
|  -0.134|  -27.366|-152.872|-7725.638|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_19_/E                                       |
|  -0.127|  -27.366|-145.150|-7717.275|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_113_/E                            |
|  -0.120|  -27.366|-136.155|-7708.100|    17.46%|   0:00:01.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -0.109|  -27.366|-114.700|-7698.852|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -0.101|  -27.366|-110.981|-7695.805|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_111_/D                          |
|  -0.086|  -27.366|-107.221|-7691.971|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_111_/E                            |
|  -0.080|  -27.366| -89.810|-7674.824|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.076|  -27.366| -79.239|-7666.452|    17.46%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.066|  -27.366| -68.335|-7658.783|    17.46%|   0:00:01.0| 1801.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_121_/D                          |
|  -0.059|  -27.366| -54.127|-7645.599|    17.47%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.055|  -27.366| -39.051|-7637.712|    17.47%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
|  -0.053|  -27.366| -34.659|-7633.657|    17.47%|   0:00:01.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.055|  -27.366| -32.321|-7632.668|    17.47%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.054|  -27.366| -32.092|-7632.575|    17.47%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.051|  -27.366| -32.021|-7632.453|    17.47%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.053|  -27.366| -31.088|-7632.400|    17.47%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.046|  -27.366| -31.613|-7632.712|    17.47%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -0.046|  -27.366| -25.263|-7629.663|    17.47%|   0:00:01.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -0.046|  -27.366| -23.655|-7629.764|    17.47%|   0:00:00.0| 1801.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -0.037|  -27.366| -20.415|-7628.424|    17.47%|   0:00:02.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.037|  -27.366| -15.819|-7626.623|    17.47%|   0:00:01.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.037|  -27.366| -15.569|-7626.667|    17.47%|   0:00:00.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.030|  -27.366| -14.753|-7626.548|    17.48%|   0:00:01.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -0.026|  -27.366|  -9.263|-7622.340|    17.48%|   0:00:00.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_10_/E                                       |
|  -0.024|  -27.366|  -7.369|-7621.013|    17.48%|   0:00:00.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -0.027|  -27.366|  -5.830|-7620.572|    17.48%|   0:00:01.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.026|  -27.366|  -5.787|-7620.572|    17.48%|   0:00:00.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.021|  -27.366|  -5.510|-7620.312|    17.48%|   0:00:00.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -0.022|  -27.366|  -3.534|-7619.104|    17.48%|   0:00:00.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -0.022|  -27.366|  -3.524|-7619.066|    17.48%|   0:00:00.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -0.005|  -27.366|  -0.017|-7616.162|    17.48%|   0:00:01.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
|  -0.005|  -27.366|  -0.009|-7615.985|    17.48%|   0:00:00.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
|   0.002|  -27.366|   0.000|-7615.898|    17.49%|   0:00:01.0| 1803.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_36_/D                           |
|   0.013|  -27.366|   0.000|-7615.800|    17.49%|   0:00:00.0| 1803.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_7_/D                                       |
|   0.021|  -27.366|   0.000|-7609.783|    17.49%|   0:00:00.0| 1803.6M|        NA|       NA| NA                                                 |
|   0.021|  -27.366|   0.000|-7609.783|    17.49%|   0:00:00.0| 1803.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.4 real=0:00:14.0 mem=1803.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:28 real=0:01:28 mem=1803.6M) ***
** GigaOpt Optimizer WNS Slack -27.366 TNS Slack -7609.783 Density 17.49
*** Starting refinePlace (0:28:48 mem=1819.6M) ***
Total net bbox length = 1.335e+06 (6.071e+05 7.276e+05) (ext = 9.108e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1819.6MB
Move report: Detail placement moves 2334 insts, mean move: 0.54 um, max move: 3.60 um
	Max move on inst (core_instance/FE_OCPC9208_reset): (193.60, 179.20) --> (193.60, 175.60)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1819.6MB
Summary Report:
Instances move: 2334 (out of 39675 movable)
Mean displacement: 0.54 um
Max displacement: 3.60 um (Instance: core_instance/FE_OCPC9208_reset) (193.6, 179.2) -> (193.6, 175.6)
	Length: 17 sites, height: 1 rows, site name: core, cell type: CKND12
Total net bbox length = 1.335e+06 (6.076e+05 7.278e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1819.6MB
*** Finished refinePlace (0:28:50 mem=1819.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1819.6M)


Density : 0.1749
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=1819.6M) ***
** GigaOpt Optimizer WNS Slack -27.366 TNS Slack -7609.783 Density 17.49
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.366|  -27.366|-7609.783|-7609.783|    17.49%|   0:00:00.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.348|  -27.348|-7608.958|-7608.958|    17.49%|   0:00:02.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.339|  -27.339|-7608.039|-7608.039|    17.49%|   0:00:01.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.331|  -27.331|-7607.580|-7607.580|    17.49%|   0:00:00.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.340|  -27.340|-7607.553|-7607.553|    17.49%|   0:00:00.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.334|  -27.334|-7607.439|-7607.439|    17.49%|   0:00:00.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.330|  -27.330|-7606.487|-7606.487|    17.49%|   0:00:01.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.324|  -27.324|-7606.254|-7606.254|    17.49%|   0:00:00.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.319|  -27.319|-7605.676|-7605.676|    17.49%|   0:00:01.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.318|  -27.318|-7605.570|-7605.570|    17.49%|   0:00:00.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.312|  -27.312|-7605.259|-7605.259|    17.49%|   0:00:01.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.304|  -27.304|-7604.423|-7604.423|    17.49%|   0:00:00.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.331|  -27.331|-7603.182|-7603.182|    17.49%|   0:00:01.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.313|  -27.313|-7602.816|-7602.816|    17.49%|   0:00:00.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.306|  -27.306|-7602.672|-7602.672|    17.49%|   0:00:00.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.305|  -27.305|-7602.747|-7602.747|    17.49%|   0:00:01.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.299|  -27.299|-7602.601|-7602.601|    17.49%|   0:00:01.0| 1819.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.295|  -27.295|-7602.386|-7602.386|    17.50%|   0:00:01.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.295|  -27.295|-7602.382|-7602.382|    17.50%|   0:00:00.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.287|  -27.287|-7602.090|-7602.090|    17.50%|   0:00:00.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -27.278|  -27.278|-7600.515|-7600.515|    17.50%|   0:00:01.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.270|  -27.270|-7599.826|-7599.826|    17.50%|   0:00:00.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.264|  -27.264|-7599.134|-7599.134|    17.50%|   0:00:02.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.264|  -27.264|-7599.120|-7599.120|    17.50%|   0:00:01.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.257|  -27.257|-7598.506|-7598.506|    17.50%|   0:00:01.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.251|  -27.251|-7598.056|-7598.056|    17.50%|   0:00:00.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.249|  -27.249|-7597.713|-7597.713|    17.51%|   0:00:01.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.242|  -27.242|-7597.280|-7597.280|    17.51%|   0:00:02.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.242|  -27.242|-7596.240|-7596.240|    17.51%|   0:00:01.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.238|  -27.238|-7596.349|-7596.349|    17.51%|   0:00:00.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.237|  -27.237|-7595.745|-7595.745|    17.51%|   0:00:01.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.233|  -27.233|-7595.853|-7595.853|    17.51%|   0:00:00.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.242|  -27.242|-7595.536|-7595.536|    17.51%|   0:00:00.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.232|  -27.232|-7595.720|-7595.720|    17.51%|   0:00:01.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.227|  -27.227|-7595.463|-7595.463|    17.51%|   0:00:00.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.235|  -27.235|-7594.650|-7594.650|    17.51%|   0:00:01.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.227|  -27.227|-7594.792|-7594.792|    17.51%|   0:00:00.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.226|  -27.226|-7594.663|-7594.663|    17.51%|   0:00:00.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.224|  -27.224|-7594.755|-7594.755|    17.51%|   0:00:00.0| 1800.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.221|  -27.221|-7594.646|-7594.646|    17.51%|   0:00:03.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.220|  -27.220|-7594.722|-7594.722|    17.51%|   0:00:00.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.218|  -27.218|-7594.617|-7594.617|    17.51%|   0:00:04.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.215|  -27.215|-7593.781|-7593.781|    17.52%|   0:00:01.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.214|  -27.214|-7593.644|-7593.644|    17.52%|   0:00:04.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.214|  -27.214|-7593.625|-7593.625|    17.52%|   0:00:00.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.214|  -27.214|-7593.629|-7593.629|    17.52%|   0:00:01.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.5 real=0:00:35.0 mem=1819.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.6 real=0:00:35.0 mem=1819.3M) ***
** GigaOpt Optimizer WNS Slack -27.214 TNS Slack -7593.629 Density 17.52
*** Starting refinePlace (0:29:26 mem=1819.3M) ***
Total net bbox length = 1.336e+06 (6.078e+05 7.278e+05) (ext = 9.108e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1819.3MB
Move report: Detail placement moves 629 insts, mean move: 0.44 um, max move: 2.60 um
	Max move on inst (core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U20): (605.00, 541.00) --> (604.20, 542.80)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1819.3MB
Summary Report:
Instances move: 629 (out of 39774 movable)
Mean displacement: 0.44 um
Max displacement: 2.60 um (Instance: core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U20) (605, 541) -> (604.2, 542.8)
	Length: 17 sites, height: 1 rows, site name: core, cell type: MUX2D4
Total net bbox length = 1.336e+06 (6.079e+05 7.279e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1819.3MB
*** Finished refinePlace (0:29:27 mem=1819.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1819.3M)


Density : 0.1752
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=1819.3M) ***
** GigaOpt Optimizer WNS Slack -27.214 TNS Slack -7593.629 Density 17.52
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.214|  -27.214|-7593.629|-7593.629|    17.52%|   0:00:00.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.227|  -27.227|-7592.951|-7592.951|    17.52%|   0:00:14.0| 1818.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.210|  -27.210|-7592.786|-7592.786|    17.52%|   0:00:00.0| 1818.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.210|  -27.210|-7592.742|-7592.742|    17.52%|   0:00:01.0| 1818.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.207|  -27.207|-7592.482|-7592.482|    17.52%|   0:00:00.0| 1818.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.205|  -27.205|-7592.318|-7592.318|    17.52%|   0:00:01.0| 1818.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.209|  -27.209|-7592.139|-7592.139|    17.52%|   0:00:00.0| 1818.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.205|  -27.205|-7592.129|-7592.129|    17.52%|   0:00:00.0| 1818.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.206|  -27.206|-7592.093|-7592.093|    17.52%|   0:00:01.0| 1818.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.203|  -27.203|-7592.033|-7592.033|    17.53%|   0:00:00.0| 1818.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.203|  -27.203|-7591.769|-7591.769|    17.53%|   0:00:00.0| 1818.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.204|  -27.204|-7591.553|-7591.553|    17.53%|   0:00:03.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.204|  -27.204|-7591.552|-7591.552|    17.53%|   0:00:00.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.2 real=0:00:20.0 mem=1837.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.3 real=0:00:20.0 mem=1837.7M) ***
** GigaOpt Optimizer WNS Slack -27.204 TNS Slack -7591.552 Density 17.53
*** Starting refinePlace (0:29:49 mem=1837.7M) ***
Total net bbox length = 1.336e+06 (6.083e+05 7.280e+05) (ext = 9.108e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1837.7MB
Move report: Detail placement moves 126 insts, mean move: 0.64 um, max move: 3.60 um
	Max move on inst (core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OCPC9342_rd_ptr_0_): (385.00, 1106.20) --> (386.80, 1104.40)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1837.7MB
Summary Report:
Instances move: 126 (out of 39788 movable)
Mean displacement: 0.64 um
Max displacement: 3.60 um (Instance: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OCPC9342_rd_ptr_0_) (385, 1106.2) -> (386.8, 1104.4)
	Length: 22 sites, height: 1 rows, site name: core, cell type: CKND16
Total net bbox length = 1.336e+06 (6.083e+05 7.280e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1837.7MB
*** Finished refinePlace (0:29:51 mem=1837.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1837.7M)


Density : 0.1753
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=1837.7M) ***
** GigaOpt Optimizer WNS Slack -27.204 TNS Slack -7591.552 Density 17.53
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.204|  -27.204|-7591.552|-7591.552|    17.53%|   0:00:00.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
Analyzing useful skew in preCTS mode ...
| -27.200|  -27.200|-7591.238|-7591.238|    17.53%|   0:00:16.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.200|  -27.200|-7591.238|-7591.238|    17.53%|   0:00:00.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.0 real=0:00:16.0 mem=1837.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.1 real=0:00:16.0 mem=1837.7M) ***
** GigaOpt Optimizer WNS Slack -27.200 TNS Slack -7591.238 Density 17.53
*** Starting refinePlace (0:30:08 mem=1837.7M) ***
Total net bbox length = 1.336e+06 (6.083e+05 7.280e+05) (ext = 9.108e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1837.7MB
Move report: Detail placement moves 11 insts, mean move: 1.58 um, max move: 3.00 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC9356_n1797): (537.40, 1102.60) --> (540.40, 1102.60)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1837.7MB
Summary Report:
Instances move: 11 (out of 39788 movable)
Mean displacement: 1.58 um
Max displacement: 3.00 um (Instance: core_instance/sfp_instance/FE_OCPC9356_n1797) (537.4, 1102.6) -> (540.4, 1102.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: INVD4
Total net bbox length = 1.336e+06 (6.083e+05 7.280e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1837.7MB
*** Finished refinePlace (0:30:09 mem=1837.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1837.7M)


Density : 0.1753
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1837.7M) ***
** GigaOpt Optimizer WNS Slack -27.200 TNS Slack -7591.238 Density 17.53
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 105 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:51 real=0:02:51 mem=1837.7M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -27.200
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.200 TNS Slack -7591.238 Density 17.53
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.200|  -27.200|-7591.238|-7591.238|    17.53%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.197|  -27.197|-7590.024|-7590.024|    17.53%|   0:00:13.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.197|  -27.197|-7590.010|-7590.010|    17.53%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.197|  -27.197|-7588.591|-7588.591|    17.53%|   0:00:04.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.197|  -27.197|-7587.479|-7587.479|    17.53%|   0:00:05.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.197|  -27.197|-7586.773|-7586.773|    17.53%|   0:00:03.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.197|  -27.197|-7586.239|-7586.239|    17.53%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.197|  -27.197|-7586.005|-7586.005|    17.53%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.197|  -27.197|-7584.948|-7584.948|    17.54%|   0:00:09.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.198|  -27.198|-7584.455|-7584.455|    17.54%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.198|  -27.198|-7584.450|-7584.450|    17.54%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.198|  -27.198|-7583.918|-7583.918|    17.54%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.198|  -27.198|-7582.939|-7582.939|    17.54%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.199|  -27.199|-7582.799|-7582.799|    17.54%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.199|  -27.199|-7582.713|-7582.713|    17.54%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.199|  -27.199|-7581.809|-7581.809|    17.54%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -27.199|  -27.199|-7581.673|-7581.673|    17.54%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -27.199|  -27.199|-7581.457|-7581.457|    17.54%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -27.199|  -27.199|-7581.419|-7581.419|    17.54%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -27.199|  -27.199|-7581.105|-7581.105|    17.54%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -27.199|  -27.199|-7580.895|-7580.895|    17.54%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -27.200|  -27.200|-7580.273|-7580.273|    17.54%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.200|  -27.200|-7579.880|-7579.880|    17.54%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.200|  -27.200|-7579.463|-7579.463|    17.54%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -27.200|  -27.200|-7579.403|-7579.403|    17.54%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -27.200|  -27.200|-7579.223|-7579.223|    17.55%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.200|  -27.200|-7579.081|-7579.081|    17.55%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.200|  -27.200|-7578.923|-7578.923|    17.55%|   0:00:01.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -27.200|  -27.200|-7578.732|-7578.732|    17.55%|   0:00:01.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -27.200|  -27.200|-7578.728|-7578.728|    17.55%|   0:00:01.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -27.200|  -27.200|-7578.694|-7578.694|    17.55%|   0:00:00.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -27.200|  -27.200|-7578.292|-7578.292|    17.55%|   0:00:01.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.200|  -27.200|-7577.976|-7577.976|    17.55%|   0:00:01.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.200|  -27.200|-7577.757|-7577.757|    17.55%|   0:00:00.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.200|  -27.200|-7577.706|-7577.706|    17.55%|   0:00:02.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.200|  -27.200|-7576.678|-7576.678|    17.55%|   0:00:01.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.200|  -27.200|-7576.673|-7576.673|    17.55%|   0:00:00.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.200|  -27.200|-7576.664|-7576.664|    17.55%|   0:00:01.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.201|  -27.201|-7576.479|-7576.479|    17.55%|   0:00:01.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.201|  -27.201|-7576.314|-7576.314|    17.55%|   0:00:02.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.201|  -27.201|-7576.038|-7576.038|    17.55%|   0:00:00.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.201|  -27.201|-7575.392|-7575.392|    17.56%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.201|  -27.201|-7575.261|-7575.261|    17.56%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.201|  -27.201|-7575.246|-7575.246|    17.56%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.201|  -27.201|-7574.417|-7574.417|    17.56%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.201|  -27.201|-7574.336|-7574.336|    17.56%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.201|  -27.201|-7573.795|-7573.795|    17.56%|   0:00:00.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.201|  -27.201|-7573.715|-7573.715|    17.56%|   0:00:01.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.201|  -27.201|-7573.067|-7573.067|    17.56%|   0:00:01.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -27.201|  -27.201|-7572.984|-7572.984|    17.56%|   0:00:00.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -27.201|  -27.201|-7572.921|-7572.921|    17.56%|   0:00:00.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.201|  -27.201|-7572.462|-7572.462|    17.56%|   0:00:02.0| 1804.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -27.201|  -27.201|-7572.064|-7572.064|    17.56%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.201|  -27.201|-7572.057|-7572.057|    17.56%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -27.201|  -27.201|-7572.024|-7572.024|    17.56%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -27.202|  -27.202|-7571.454|-7571.454|    17.56%|   0:00:04.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.202|  -27.202|-7570.916|-7570.916|    17.56%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -27.202|  -27.202|-7570.825|-7570.825|    17.56%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -27.202|  -27.202|-7570.683|-7570.683|    17.56%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.202|  -27.202|-7570.513|-7570.513|    17.56%|   0:00:03.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_6_/D  |
| -27.202|  -27.202|-7570.108|-7570.108|    17.56%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_6_/D  |
| -27.202|  -27.202|-7570.093|-7570.093|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -27.202|  -27.202|-7569.718|-7569.718|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -27.202|  -27.202|-7568.871|-7568.871|    17.57%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.202|  -27.202|-7568.347|-7568.347|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.202|  -27.202|-7568.340|-7568.340|    17.57%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.202|  -27.202|-7568.340|-7568.340|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.202|  -27.202|-7568.272|-7568.272|    17.57%|   0:00:02.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
| -27.202|  -27.202|-7568.241|-7568.241|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
| -27.202|  -27.202|-7567.959|-7567.959|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
| -27.202|  -27.202|-7567.360|-7567.360|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -27.202|  -27.202|-7567.125|-7567.125|    17.57%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -27.202|  -27.202|-7567.122|-7567.122|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -27.202|  -27.202|-7567.117|-7567.117|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -27.202|  -27.202|-7566.937|-7566.937|    17.57%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.202|  -27.202|-7566.610|-7566.610|    17.57%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -27.202|  -27.202|-7566.599|-7566.599|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.202|  -27.202|-7566.312|-7566.312|    17.57%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.202|  -27.202|-7565.999|-7565.999|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.202|  -27.202|-7565.462|-7565.462|    17.57%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.202|  -27.202|-7565.456|-7565.456|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.202|  -27.202|-7565.244|-7565.244|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -27.202|  -27.202|-7565.096|-7565.096|    17.57%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -27.202|  -27.202|-7564.906|-7564.906|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -27.202|  -27.202|-7564.858|-7564.858|    17.57%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -27.203|  -27.203|-7564.565|-7564.565|    17.57%|   0:00:02.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -27.203|  -27.203|-7564.534|-7564.534|    17.57%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -27.203|  -27.203|-7564.432|-7564.432|    17.57%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -27.203|  -27.203|-7564.301|-7564.301|    17.58%|   0:00:02.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_8_/D  |
| -27.203|  -27.203|-7564.292|-7564.292|    17.58%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_8_/D  |
| -27.203|  -27.203|-7564.259|-7564.259|    17.58%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -27.203|  -27.203|-7564.165|-7564.165|    17.58%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -27.203|  -27.203|-7564.130|-7564.130|    17.58%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -27.203|  -27.203|-7563.952|-7563.952|    17.58%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.203|  -27.203|-7563.464|-7563.464|    17.58%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -27.203|  -27.203|-7563.191|-7563.191|    17.58%|   0:00:03.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -27.203|  -27.203|-7563.005|-7563.005|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -27.203|  -27.203|-7562.985|-7562.985|    17.58%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -27.203|  -27.203|-7562.963|-7562.963|    17.58%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -27.203|  -27.203|-7562.930|-7562.930|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -27.203|  -27.203|-7562.903|-7562.903|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -27.204|  -27.204|-7562.687|-7562.687|    17.58%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -27.204|  -27.204|-7562.600|-7562.600|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -27.204|  -27.204|-7562.327|-7562.327|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -27.204|  -27.204|-7562.042|-7562.042|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -27.204|  -27.204|-7562.029|-7562.029|    17.58%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -27.204|  -27.204|-7561.956|-7561.956|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -27.204|  -27.204|-7561.738|-7561.738|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_1_/D  |
| -27.204|  -27.204|-7561.576|-7561.576|    17.58%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -27.204|  -27.204|-7561.540|-7561.540|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -27.204|  -27.204|-7561.342|-7561.342|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -27.204|  -27.204|-7561.339|-7561.339|    17.58%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -27.204|  -27.204|-7561.311|-7561.311|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -27.204|  -27.204|-7561.300|-7561.300|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -27.204|  -27.204|-7561.271|-7561.271|    17.58%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -27.204|  -27.204|-7561.122|-7561.122|    17.58%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -27.204|  -27.204|-7560.874|-7560.874|    17.58%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -27.204|  -27.204|-7560.851|-7560.851|    17.58%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -27.204|  -27.204|-7560.843|-7560.843|    17.58%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -27.204|  -27.204|-7560.605|-7560.605|    17.59%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -27.204|  -27.204|-7560.589|-7560.589|    17.59%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -27.204|  -27.204|-7560.580|-7560.580|    17.59%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -27.204|  -27.204|-7560.391|-7560.391|    17.59%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.204|  -27.204|-7560.385|-7560.385|    17.59%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.204|  -27.204|-7560.320|-7560.320|    17.59%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.204|  -27.204|-7560.149|-7560.149|    17.59%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -27.204|  -27.204|-7559.951|-7559.951|    17.59%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.204|  -27.204|-7559.947|-7559.947|    17.59%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.204|  -27.204|-7559.861|-7559.861|    17.59%|   0:00:00.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.204|  -27.204|-7559.747|-7559.747|    17.59%|   0:00:01.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.204|  -27.204|-7558.865|-7558.865|    17.59%|   0:00:02.0| 1802.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.204|  -27.204|-7558.628|-7558.628|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.205|  -27.205|-7558.409|-7558.409|    17.59%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.205|  -27.205|-7558.273|-7558.273|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.205|  -27.205|-7558.269|-7558.269|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.205|  -27.205|-7558.031|-7558.031|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.205|  -27.205|-7557.892|-7557.892|    17.59%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.205|  -27.205|-7557.811|-7557.811|    17.59%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.205|  -27.205|-7557.600|-7557.600|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.205|  -27.205|-7557.454|-7557.454|    17.59%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -27.205|  -27.205|-7557.363|-7557.363|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.205|  -27.205|-7557.347|-7557.347|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.205|  -27.205|-7557.333|-7557.333|    17.59%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.205|  -27.205|-7557.312|-7557.312|    17.59%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -27.205|  -27.205|-7557.303|-7557.303|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -27.205|  -27.205|-7557.279|-7557.279|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -27.205|  -27.205|-7557.275|-7557.275|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -27.205|  -27.205|-7557.204|-7557.204|    17.59%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -27.205|  -27.205|-7557.147|-7557.147|    17.59%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.205|  -27.205|-7557.065|-7557.065|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.205|  -27.205|-7557.042|-7557.042|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.205|  -27.205|-7557.022|-7557.022|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.205|  -27.205|-7557.014|-7557.014|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.205|  -27.205|-7556.915|-7556.915|    17.59%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -27.205|  -27.205|-7556.908|-7556.908|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -27.205|  -27.205|-7556.899|-7556.899|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -27.205|  -27.205|-7556.883|-7556.883|    17.59%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.205|  -27.205|-7556.788|-7556.788|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.205|  -27.205|-7556.769|-7556.769|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -27.205|  -27.205|-7556.764|-7556.764|    17.59%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -27.205|  -27.205|-7556.745|-7556.745|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.205|  -27.205|-7556.734|-7556.734|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.205|  -27.205|-7556.718|-7556.718|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.205|  -27.205|-7556.662|-7556.662|    17.59%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -27.205|  -27.205|-7556.627|-7556.627|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -27.205|  -27.205|-7556.588|-7556.588|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -27.205|  -27.205|-7556.583|-7556.583|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -27.205|  -27.205|-7556.576|-7556.576|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -27.205|  -27.205|-7556.568|-7556.568|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -27.205|  -27.205|-7554.571|-7554.571|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7553.528|-7553.528|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7553.469|-7553.469|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7552.640|-7552.640|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7552.143|-7552.143|    17.59%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7552.067|-7552.067|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7551.916|-7551.916|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7551.797|-7551.797|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7551.394|-7551.394|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7551.304|-7551.304|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7551.113|-7551.113|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7551.000|-7551.000|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7550.919|-7550.919|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7550.524|-7550.524|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7550.421|-7550.421|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7550.211|-7550.211|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7550.188|-7550.188|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7550.172|-7550.172|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7549.992|-7549.992|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7549.946|-7549.946|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7549.859|-7549.859|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7549.752|-7549.752|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7549.613|-7549.613|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7549.003|-7549.003|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.980|-7548.980|    17.59%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.879|-7548.879|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.856|-7548.856|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.712|-7548.712|    17.59%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.613|-7548.613|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.534|-7548.534|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.490|-7548.490|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.391|-7548.391|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.337|-7548.337|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.511|-7548.511|    17.60%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.494|-7548.494|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.355|-7548.355|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.276|-7548.276|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.134|-7548.134|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7548.125|-7548.125|    17.60%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.861|-7547.861|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.844|-7547.844|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.822|-7547.822|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.496|-7547.496|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.474|-7547.474|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.457|-7547.457|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.392|-7547.392|    17.60%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.343|-7547.343|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.268|-7547.268|    17.60%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.259|-7547.259|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.188|-7547.188|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7547.115|-7547.115|    17.60%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7546.982|-7546.982|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7546.979|-7546.979|    17.60%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7546.968|-7546.968|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7546.958|-7546.958|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7546.898|-7546.898|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7546.874|-7546.874|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7546.792|-7546.792|    17.60%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7546.783|-7546.783|    17.60%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7546.715|-7546.715|    17.61%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7543.233|-7543.233|    17.61%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7543.198|-7543.198|    17.61%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.205|  -27.205|-7540.011|-7540.011|    17.61%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -27.205|  -27.205|-7537.223|-7537.223|    17.61%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -27.205|  -27.205|-7533.295|-7533.295|    17.61%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7530.938|-7530.938|    17.61%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7527.713|-7527.713|    17.61%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7525.661|-7525.661|    17.61%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7518.698|-7518.698|    17.61%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7516.638|-7516.638|    17.61%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7513.223|-7513.223|    17.61%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7504.221|-7504.221|    17.61%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7501.442|-7501.442|    17.62%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7500.270|-7500.270|    17.62%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7497.878|-7497.878|    17.62%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7494.841|-7494.841|    17.62%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7494.416|-7494.416|    17.62%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7492.826|-7492.826|    17.62%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7490.349|-7490.349|    17.63%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7490.157|-7490.157|    17.63%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7485.484|-7485.484|    17.63%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7484.988|-7484.988|    17.63%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7484.186|-7484.186|    17.63%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7483.576|-7483.576|    17.63%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.205|  -27.205|-7474.707|-7474.707|    17.64%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.205|  -27.205|-7468.463|-7468.463|    17.64%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7461.820|-7461.820|    17.65%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7456.057|-7456.057|    17.65%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7446.889|-7446.889|    17.65%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7437.673|-7437.673|    17.66%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7432.874|-7432.874|    17.66%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.205|  -27.205|-7430.469|-7430.469|    17.66%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7425.302|-7425.302|    17.67%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7418.685|-7418.685|    17.67%|   0:00:03.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.205|  -27.205|-7417.222|-7417.222|    17.68%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.205|  -27.205|-7412.858|-7412.858|    17.68%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.205|  -27.205|-7410.406|-7410.406|    17.68%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.205|  -27.205|-7406.910|-7406.910|    17.69%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.205|  -27.205|-7404.247|-7404.247|    17.69%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.205|  -27.205|-7403.823|-7403.823|    17.69%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.205|  -27.205|-7402.099|-7402.099|    17.70%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.205|  -27.205|-7400.811|-7400.811|    17.70%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.205|  -27.205|-7400.065|-7400.065|    17.70%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.205|  -27.205|-7398.585|-7398.585|    17.70%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.205|  -27.205|-7397.787|-7397.787|    17.70%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.205|  -27.205|-7396.708|-7396.708|    17.70%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.205|  -27.205|-7396.153|-7396.153|    17.70%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.205|  -27.205|-7392.078|-7392.078|    17.71%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.205|  -27.205|-7391.719|-7391.719|    17.71%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.205|  -27.205|-7388.070|-7388.070|    17.71%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.205|  -27.205|-7387.125|-7387.125|    17.72%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.205|  -27.205|-7384.354|-7384.354|    17.73%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.205|  -27.205|-7383.512|-7383.512|    17.73%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.205|  -27.205|-7380.545|-7380.545|    17.73%|   0:00:03.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.205|  -27.205|-7379.447|-7379.447|    17.73%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7378.050|-7378.050|    17.74%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7376.951|-7376.951|    17.74%|   0:00:00.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.205|  -27.205|-7373.148|-7373.148|    17.74%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7371.309|-7371.309|    17.74%|   0:00:02.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7367.464|-7367.464|    17.74%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7365.652|-7365.652|    17.75%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7364.242|-7364.242|    17.75%|   0:00:01.0| 1821.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7362.277|-7362.277|    17.75%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7360.255|-7360.255|    17.76%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7358.788|-7358.788|    17.76%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7356.679|-7356.679|    17.76%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7350.333|-7350.333|    17.76%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7345.248|-7345.248|    17.76%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7343.661|-7343.661|    17.77%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -27.205|  -27.205|-7338.128|-7338.128|    17.77%|   0:00:03.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.205|  -27.205|-7335.044|-7335.044|    17.77%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.205|  -27.205|-7334.223|-7334.223|    17.78%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7332.042|-7332.042|    17.78%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7331.441|-7331.441|    17.78%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7329.514|-7329.514|    17.78%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7329.348|-7329.348|    17.78%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7327.796|-7327.796|    17.78%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7327.609|-7327.609|    17.78%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7324.504|-7324.504|    17.79%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7319.221|-7319.221|    17.79%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7316.123|-7316.123|    17.80%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7313.286|-7313.286|    17.80%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.205|  -27.205|-7312.227|-7312.227|    17.81%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7309.579|-7309.579|    17.81%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7309.575|-7309.575|    17.81%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7309.042|-7309.042|    17.81%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7304.446|-7304.446|    17.81%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7302.573|-7302.573|    17.82%|   0:00:03.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7302.083|-7302.083|    17.82%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.205|  -27.205|-7301.022|-7301.022|    17.83%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.205|  -27.205|-7299.527|-7299.527|    17.83%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7299.428|-7299.428|    17.83%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7297.365|-7297.365|    17.83%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7295.897|-7295.897|    17.84%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7294.531|-7294.531|    17.84%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7293.391|-7293.391|    17.84%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7292.996|-7292.996|    17.84%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7291.979|-7291.979|    17.85%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7291.073|-7291.073|    17.85%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7290.700|-7290.700|    17.85%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7289.231|-7289.231|    17.86%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7287.368|-7287.368|    17.86%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7286.139|-7286.139|    17.86%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7283.528|-7283.528|    17.86%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7282.604|-7282.604|    17.87%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7280.417|-7280.417|    17.87%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.205|  -27.205|-7280.160|-7280.160|    17.87%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7279.344|-7279.344|    17.87%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.205|  -27.205|-7278.065|-7278.065|    17.87%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7277.725|-7277.725|    17.87%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7276.862|-7276.862|    17.88%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -27.205|  -27.205|-7276.512|-7276.512|    17.88%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7274.641|-7274.641|    17.88%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -27.205|  -27.205|-7273.655|-7273.655|    17.89%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7273.016|-7273.016|    17.89%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7272.317|-7272.317|    17.89%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7271.646|-7271.646|    17.89%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7268.781|-7268.781|    17.90%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7267.255|-7267.255|    17.90%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7266.933|-7266.933|    17.90%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7266.747|-7266.747|    17.90%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7265.028|-7265.028|    17.91%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.205|  -27.205|-7260.473|-7260.473|    17.91%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7260.096|-7260.096|    17.91%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7259.327|-7259.327|    17.92%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7258.392|-7258.392|    17.92%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7255.127|-7255.127|    17.92%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7255.035|-7255.035|    17.92%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.205|  -27.205|-7253.672|-7253.672|    17.92%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7252.596|-7252.596|    17.93%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7250.451|-7250.451|    17.93%|   0:00:03.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7248.891|-7248.891|    17.93%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7248.008|-7248.008|    17.93%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7247.761|-7247.761|    17.93%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7244.118|-7244.118|    17.94%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7242.800|-7242.800|    17.94%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -27.205|  -27.205|-7241.316|-7241.316|    17.94%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7238.083|-7238.083|    17.95%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -27.205|  -27.205|-7235.508|-7235.508|    17.95%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.205|  -27.205|-7234.567|-7234.567|    17.96%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7233.647|-7233.647|    17.96%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7233.057|-7233.057|    17.97%|   0:00:03.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7230.872|-7230.872|    17.97%|   0:00:03.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7230.562|-7230.562|    17.97%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7227.240|-7227.240|    17.97%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7218.963|-7218.963|    17.98%|   0:00:03.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7217.263|-7217.263|    17.98%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7217.079|-7217.079|    17.98%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7216.140|-7216.140|    17.99%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7213.091|-7213.091|    18.00%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7211.094|-7211.094|    18.00%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7208.661|-7208.661|    18.01%|   0:00:03.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.205|  -27.205|-7207.299|-7207.299|    18.01%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7206.638|-7206.638|    18.02%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7205.312|-7205.312|    18.02%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7205.004|-7205.004|    18.02%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7204.461|-7204.461|    18.02%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7204.264|-7204.264|    18.03%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -27.205|  -27.205|-7203.617|-7203.617|    18.03%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7203.118|-7203.118|    18.03%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7202.137|-7202.137|    18.03%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7200.983|-7200.983|    18.03%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7200.225|-7200.225|    18.04%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.205|  -27.205|-7199.391|-7199.391|    18.04%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7198.745|-7198.745|    18.04%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7198.685|-7198.685|    18.04%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7198.061|-7198.061|    18.04%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7197.693|-7197.693|    18.05%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.205|  -27.205|-7197.175|-7197.175|    18.05%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7197.164|-7197.164|    18.05%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7196.297|-7196.297|    18.05%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7196.037|-7196.037|    18.05%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7194.948|-7194.948|    18.05%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7194.789|-7194.789|    18.05%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7194.492|-7194.492|    18.06%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7193.851|-7193.851|    18.06%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7193.025|-7193.025|    18.06%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.205|  -27.205|-7192.308|-7192.308|    18.06%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.205|  -27.205|-7191.810|-7191.810|    18.06%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.205|  -27.205|-7191.266|-7191.266|    18.06%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.205|  -27.205|-7191.073|-7191.073|    18.06%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.205|  -27.205|-7190.344|-7190.344|    18.06%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.205|  -27.205|-7190.307|-7190.307|    18.06%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.205|  -27.205|-7190.147|-7190.147|    18.07%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.205|  -27.205|-7189.646|-7189.646|    18.07%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.205|  -27.205|-7189.475|-7189.475|    18.07%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.205|  -27.205|-7189.049|-7189.049|    18.07%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.205|  -27.205|-7188.639|-7188.639|    18.07%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.205|  -27.205|-7188.289|-7188.289|    18.07%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.205|  -27.205|-7188.037|-7188.037|    18.07%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7187.668|-7187.668|    18.07%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7187.326|-7187.326|    18.07%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7186.884|-7186.884|    18.07%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7186.666|-7186.666|    18.08%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7186.170|-7186.170|    18.08%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7186.025|-7186.025|    18.08%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7184.291|-7184.291|    18.08%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7184.094|-7184.094|    18.09%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7182.750|-7182.750|    18.09%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7182.736|-7182.736|    18.09%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7182.696|-7182.696|    18.10%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7182.169|-7182.169|    18.10%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7180.883|-7180.883|    18.10%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7180.325|-7180.325|    18.10%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7179.946|-7179.946|    18.10%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.205|  -27.205|-7179.930|-7179.930|    18.10%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.205|  -27.205|-7179.923|-7179.923|    18.10%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.205|  -27.205|-7179.679|-7179.679|    18.10%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.205|  -27.205|-7179.657|-7179.657|    18.10%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.205|  -27.205|-7179.208|-7179.208|    18.10%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.205|  -27.205|-7178.831|-7178.831|    18.10%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.205|  -27.205|-7178.205|-7178.205|    18.11%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.205|  -27.205|-7178.188|-7178.188|    18.11%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -27.205|  -27.205|-7178.020|-7178.020|    18.11%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7177.940|-7177.940|    18.11%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7176.986|-7176.986|    18.11%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7176.427|-7176.427|    18.11%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7175.845|-7175.845|    18.11%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7175.436|-7175.436|    18.11%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7174.453|-7174.453|    18.12%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7173.534|-7173.534|    18.12%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7173.465|-7173.465|    18.12%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7172.127|-7172.127|    18.12%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.205|  -27.205|-7171.771|-7171.771|    18.13%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -27.205|  -27.205|-7171.096|-7171.096|    18.13%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -27.205|  -27.205|-7171.058|-7171.058|    18.13%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -27.205|  -27.205|-7171.006|-7171.006|    18.13%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -27.205|  -27.205|-7170.237|-7170.237|    18.13%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -27.205|  -27.205|-7169.517|-7169.517|    18.13%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -27.205|  -27.205|-7168.855|-7168.855|    18.13%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -27.205|  -27.205|-7168.773|-7168.773|    18.14%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -27.205|  -27.205|-7168.765|-7168.765|    18.14%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -27.205|  -27.205|-7168.578|-7168.578|    18.14%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7168.450|-7168.450|    18.14%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7168.320|-7168.320|    18.14%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.205|  -27.205|-7168.304|-7168.304|    18.14%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.205|  -27.205|-7168.301|-7168.301|    18.14%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7168.284|-7168.284|    18.14%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.205|  -27.205|-7168.231|-7168.231|    18.14%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.205|  -27.205|-7167.086|-7167.086|    18.14%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
| -27.205|  -27.205|-7166.817|-7166.817|    18.14%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.205|  -27.205|-7165.827|-7165.827|    18.14%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.205|  -27.205|-7165.307|-7165.307|    18.14%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -27.205|  -27.205|-7164.978|-7164.978|    18.14%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -27.205|  -27.205|-7164.770|-7164.770|    18.15%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.205|  -27.205|-7164.766|-7164.766|    18.15%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -27.205|  -27.205|-7164.193|-7164.193|    18.15%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.205|  -27.205|-7164.174|-7164.174|    18.15%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.205|  -27.205|-7164.096|-7164.096|    18.15%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.205|  -27.205|-7164.086|-7164.086|    18.15%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.205|  -27.205|-7163.864|-7163.864|    18.15%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.205|  -27.205|-7163.369|-7163.369|    18.15%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.205|  -27.205|-7162.528|-7162.528|    18.15%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.205|  -27.205|-7162.320|-7162.320|    18.16%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.205|  -27.205|-7162.122|-7162.122|    18.16%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.205|  -27.205|-7162.073|-7162.073|    18.16%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.205|  -27.205|-7161.595|-7161.595|    18.16%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.205|  -27.205|-7161.170|-7161.170|    18.16%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.205|  -27.205|-7160.618|-7160.618|    18.16%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.205|  -27.205|-7160.103|-7160.103|    18.16%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
| -27.205|  -27.205|-7159.607|-7159.607|    18.16%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
| -27.205|  -27.205|-7159.417|-7159.417|    18.16%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
| -27.205|  -27.205|-7158.480|-7158.480|    18.17%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.205|  -27.205|-7158.167|-7158.167|    18.17%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.205|  -27.205|-7157.890|-7157.890|    18.17%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
| -27.205|  -27.205|-7157.839|-7157.839|    18.17%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
| -27.205|  -27.205|-7157.741|-7157.741|    18.17%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
| -27.205|  -27.205|-7157.451|-7157.451|    18.17%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -27.205|  -27.205|-7157.386|-7157.386|    18.17%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -27.205|  -27.205|-7157.051|-7157.051|    18.17%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -27.205|  -27.205|-7154.970|-7154.970|    18.17%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -27.205|  -27.205|-7154.880|-7154.880|    18.17%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -27.205|  -27.205|-7154.815|-7154.815|    18.17%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -27.205|  -27.205|-7154.129|-7154.129|    18.18%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
| -27.205|  -27.205|-7153.699|-7153.699|    18.18%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.205|  -27.205|-7153.469|-7153.469|    18.18%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7153.162|-7153.162|    18.18%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7153.143|-7153.143|    18.18%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7152.795|-7152.795|    18.18%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7152.292|-7152.292|    18.18%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7151.758|-7151.758|    18.18%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7151.609|-7151.609|    18.18%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7151.167|-7151.167|    18.18%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7150.751|-7150.751|    18.18%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7150.626|-7150.626|    18.19%|   0:00:03.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7150.581|-7150.581|    18.19%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7150.214|-7150.214|    18.19%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
| -27.205|  -27.205|-7150.102|-7150.102|    18.19%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
| -27.205|  -27.205|-7149.660|-7149.660|    18.19%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7149.287|-7149.287|    18.19%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.205|  -27.205|-7148.055|-7148.055|    18.19%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.205|  -27.205|-7147.215|-7147.215|    18.19%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.205|  -27.205|-7147.166|-7147.166|    18.19%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.205|  -27.205|-7146.868|-7146.868|    18.20%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.205|  -27.205|-7146.840|-7146.840|    18.20%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.205|  -27.205|-7146.825|-7146.825|    18.20%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.205|  -27.205|-7146.606|-7146.606|    18.20%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -27.205|  -27.205|-7145.948|-7145.948|    18.20%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -27.205|  -27.205|-7145.506|-7145.506|    18.20%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -27.205|  -27.205|-7145.362|-7145.362|    18.20%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -27.205|  -27.205|-7145.337|-7145.337|    18.20%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -27.205|  -27.205|-7145.302|-7145.302|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -27.205|  -27.205|-7143.849|-7143.849|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
| -27.205|  -27.205|-7143.398|-7143.398|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
| -27.205|  -27.205|-7143.248|-7143.248|    18.21%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
| -27.205|  -27.205|-7143.217|-7143.217|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
| -27.205|  -27.205|-7142.724|-7142.724|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
| -27.205|  -27.205|-7142.707|-7142.707|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
| -27.205|  -27.205|-7142.134|-7142.134|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
| -27.205|  -27.205|-7142.115|-7142.115|    18.21%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
| -27.205|  -27.205|-7141.556|-7141.556|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
| -27.205|  -27.205|-7141.002|-7141.002|    18.21%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
| -27.205|  -27.205|-7140.908|-7140.908|    18.21%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
| -27.205|  -27.205|-7140.001|-7140.001|    18.21%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
| -27.205|  -27.205|-7139.833|-7139.833|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
| -27.205|  -27.205|-7139.779|-7139.779|    18.21%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
| -27.205|  -27.205|-7139.559|-7139.559|    18.21%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
| -27.205|  -27.205|-7139.466|-7139.466|    18.21%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
| -27.205|  -27.205|-7139.140|-7139.140|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
| -27.205|  -27.205|-7139.127|-7139.127|    18.21%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
| -27.205|  -27.205|-7138.941|-7138.941|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
| -27.205|  -27.205|-7138.824|-7138.824|    18.21%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
| -27.205|  -27.205|-7138.713|-7138.713|    18.21%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
| -27.205|  -27.205|-7138.132|-7138.132|    18.21%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
| -27.205|  -27.205|-7137.513|-7137.513|    18.21%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
| -27.205|  -27.205|-7137.080|-7137.080|    18.21%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
| -27.205|  -27.205|-7136.945|-7136.945|    18.21%|   0:00:01.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
| -27.205|  -27.205|-7136.948|-7136.948|    18.21%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:30 real=0:07:30 mem=1785.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.011|  -27.205|   0.000|-7136.948|    18.21%|   0:00:00.0| 1785.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_7_/D                                       |
|   0.021|  -27.205|   0.000|-7136.703|    18.21%|   0:00:00.0| 1785.6M|        NA|       NA| NA                                                 |
|   0.021|  -27.205|   0.000|-7136.703|    18.21%|   0:00:00.0| 1785.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1785.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:31 real=0:07:30 mem=1785.6M) ***
** GigaOpt Optimizer WNS Slack -27.205 TNS Slack -7136.703 Density 18.21
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -27.205  TNS Slack -7136.703 Density 18.21
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    18.21%|        -| -27.205|-7136.703|   0:00:00.0| 1785.6M|
|    18.15%|      254| -27.202|-7136.102|   0:00:06.0| 1785.6M|
|    18.04%|     1990| -27.198|-7152.329|   0:00:18.0| 1785.6M|
|    18.04%|       36| -27.198|-7152.329|   0:00:00.0| 1785.6M|
|    18.04%|        1| -27.198|-7152.329|   0:00:01.0| 1785.6M|
|    18.04%|        0| -27.198|-7152.329|   0:00:00.0| 1785.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.198  TNS Slack -7152.329 Density 18.04
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 320 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:25.2) (real = 0:00:26.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:25, real=0:00:26, mem=1783.55M, totSessionCpu=0:38:12).
*** Starting refinePlace (0:38:12 mem=1799.6M) ***
Total net bbox length = 1.351e+06 (6.170e+05 7.341e+05) (ext = 9.108e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1799.6MB
Move report: Detail placement moves 6137 insts, mean move: 0.65 um, max move: 8.20 um
	Max move on inst (core_instance/mac_array_instance/FE_OCPC9830_q_temp_331_): (196.80, 654.40) --> (195.80, 661.60)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1810.9MB
Summary Report:
Instances move: 6137 (out of 39907 movable)
Mean displacement: 0.65 um
Max displacement: 8.20 um (Instance: core_instance/mac_array_instance/FE_OCPC9830_q_temp_331_) (196.8, 654.4) -> (195.8, 661.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 1.353e+06 (6.179e+05 7.347e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1810.9MB
*** Finished refinePlace (0:38:14 mem=1810.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1810.9M)


Density : 0.1804
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=1810.9M) ***
** GigaOpt Optimizer WNS Slack -27.198 TNS Slack -7152.329 Density 18.04
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 320 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:08:00 real=0:08:00 mem=1810.9M) ***

End: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -27.198  TNS Slack -7152.329 Density 18.04
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    18.04%|        -| -27.198|-7152.329|   0:00:00.0| 1799.3M|
|    18.04%|        1| -27.198|-7152.329|   0:00:01.0| 1799.3M|
|    18.03%|       99| -27.198|-7152.374|   0:00:01.0| 1799.3M|
|    18.03%|        3| -27.198|-7152.374|   0:00:01.0| 1799.3M|
|    18.03%|        1| -27.198|-7152.374|   0:00:00.0| 1799.3M|
|    18.03%|        0| -27.198|-7152.374|   0:00:00.0| 1799.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.198  TNS Slack -7152.374 Density 18.03
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 320 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
*** Starting refinePlace (0:38:20 mem=1799.3M) ***
Total net bbox length = 1.353e+06 (6.179e+05 7.347e+05) (ext = 9.108e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1799.3MB
Summary Report:
Instances move: 0 (out of 39906 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.353e+06 (6.179e+05 7.347e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1799.3MB
*** Finished refinePlace (0:38:20 mem=1799.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1799.3M)


Density : 0.1803
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1799.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1650.46M, totSessionCpu=0:38:21).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=5912 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45608  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45608 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 320 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.036350e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45288 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.338833e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 157182
[NR-eagl] Layer2(M2)(V) length: 3.202050e+05um, number of vias: 219035
[NR-eagl] Layer3(M3)(H) length: 4.036181e+05um, number of vias: 19619
[NR-eagl] Layer4(M4)(V) length: 1.689936e+05um, number of vias: 9842
[NR-eagl] Layer5(M5)(H) length: 2.088193e+05um, number of vias: 4694
[NR-eagl] Layer6(M6)(V) length: 2.480022e+05um, number of vias: 2532
[NR-eagl] Layer7(M7)(H) length: 5.512610e+04um, number of vias: 3207
[NR-eagl] Layer8(M8)(V) length: 6.295334e+04um, number of vias: 0
[NR-eagl] Total length: 1.467718e+06um, number of vias: 416111
[NR-eagl] End Peak syMemory usage = 1631.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.54 seconds
Extraction called for design 'fullchip' of instances=39909 and nets=47192 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1623.652M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1714.75 CPU=0:00:07.4 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 1714.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |    13   |     1   |      1  |     0   |     0   |     0   |     0   | -27.52 |          0|          0|          0|  18.03  |            |           |
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | -27.52 |          1|          0|          2|  18.03  |   0:00:00.0|    1791.1M|
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | -27.52 |          0|          0|          0|  18.03  |   0:00:00.0|    1791.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 211 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1791.1M) ***

*** Starting refinePlace (0:38:44 mem=1823.1M) ***
Total net bbox length = 1.353e+06 (6.179e+05 7.346e+05) (ext = 9.108e+04)
Move report: Detail placement moves 1 insts, mean move: 2.80 um, max move: 2.80 um
	Max move on inst (core_instance/FE_OFC10264_pmem_in_3_): (464.20, 1172.80) --> (467.00, 1172.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1823.1MB
Summary Report:
Instances move: 1 (out of 39907 movable)
Mean displacement: 2.80 um
Max displacement: 2.80 um (Instance: core_instance/FE_OFC10264_pmem_in_3_) (464.2, 1172.8) -> (467, 1172.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Total net bbox length = 1.353e+06 (6.179e+05 7.346e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1823.1MB
*** Finished refinePlace (0:38:45 mem=1823.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1823.1M)


Density : 0.1803
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1823.1M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -27.198 -> -27.524 (bump = 0.326)
Begin: GigaOpt postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.525 TNS Slack -7258.727 Density 18.03
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.525|  -27.525|-7258.724|-7258.727|    18.03%|   0:00:00.0| 1806.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.486|  -27.486|-7257.975|-7257.978|    18.03%|   0:00:01.0| 1806.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.473|  -27.473|-7257.723|-7257.726|    18.03%|   0:00:01.0| 1806.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.479|  -27.479|-7257.411|-7257.414|    18.03%|   0:00:01.0| 1801.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.470|  -27.470|-7257.284|-7257.287|    18.03%|   0:00:00.0| 1801.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.464|  -27.464|-7257.162|-7257.165|    18.03%|   0:00:00.0| 1801.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.445|  -27.445|-7256.901|-7256.904|    18.03%|   0:00:00.0| 1801.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.438|  -27.438|-7256.561|-7256.564|    18.03%|   0:00:01.0| 1801.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.425|  -27.425|-7256.104|-7256.106|    18.03%|   0:00:01.0| 1801.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.419|  -27.419|-7255.835|-7255.838|    18.03%|   0:00:06.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.419|  -27.419|-7255.689|-7255.692|    18.03%|   0:00:00.0| 1801.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.419|  -27.419|-7255.697|-7255.700|    18.03%|   0:00:00.0| 1801.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:11.0 mem=1801.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|  -27.419|  -0.041|-7255.700|    18.03%|   0:00:00.0| 1801.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|   0.000|  -27.419|   0.000|-7255.702|    18.03%|   0:00:01.0| 1801.1M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1801.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.7 real=0:00:12.0 mem=1801.1M) ***
** GigaOpt Optimizer WNS Slack -27.419 TNS Slack -7255.702 Density 18.03
*** Starting refinePlace (0:39:02 mem=1801.1M) ***
Total net bbox length = 1.352e+06 (6.179e+05 7.345e+05) (ext = 9.108e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1801.1MB
Summary Report:
Instances move: 0 (out of 39928 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.352e+06 (6.179e+05 7.345e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1801.1MB
*** Finished refinePlace (0:39:02 mem=1801.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1801.1M)


Density : 0.1803
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1801.1M) ***
** GigaOpt Optimizer WNS Slack -27.419 TNS Slack -7255.702 Density 18.03
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 206 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:13.8 real=0:00:14.0 mem=1801.1M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -27.198 -> -27.419 (bump = 0.221)
Begin: GigaOpt nonLegal postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.419 TNS Slack -7255.702 Density 18.03
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.419|  -27.419|-7255.702|-7255.702|    18.03%|   0:00:00.0| 1801.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.410|  -27.410|-7255.389|-7255.389|    18.03%|   0:00:02.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.406|  -27.406|-7255.314|-7255.314|    18.03%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.392|  -27.392|-7255.035|-7255.035|    18.03%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.384|  -27.384|-7254.772|-7254.772|    18.03%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.384|  -27.384|-7254.768|-7254.768|    18.03%|   0:00:01.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.384|  -27.384|-7254.672|-7254.672|    18.03%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.385|  -27.385|-7254.731|-7254.731|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:03.0 mem=1820.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:03.0 mem=1820.1M) ***
** GigaOpt Optimizer WNS Slack -27.385 TNS Slack -7254.731 Density 18.04
*** Starting refinePlace (0:39:11 mem=1820.1M) ***
Total net bbox length = 1.353e+06 (6.182e+05 7.345e+05) (ext = 9.108e+04)
Move report: Detail placement moves 170 insts, mean move: 0.49 um, max move: 2.20 um
	Max move on inst (core_instance/sfp_instance/FE_OFC4394_n1910): (501.40, 1129.60) --> (501.00, 1127.80)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1820.1MB
Summary Report:
Instances move: 170 (out of 39927 movable)
Mean displacement: 0.49 um
Max displacement: 2.20 um (Instance: core_instance/sfp_instance/FE_OFC4394_n1910) (501.4, 1129.6) -> (501, 1127.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 1.353e+06 (6.182e+05 7.346e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1820.1MB
*** Finished refinePlace (0:39:13 mem=1820.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1820.1M)


Density : 0.1804
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=1820.1M) ***
** GigaOpt Optimizer WNS Slack -27.385 TNS Slack -7254.731 Density 18.04
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.385|  -27.385|-7254.731|-7254.731|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.379|  -27.379|-7254.661|-7254.661|    18.04%|   0:00:02.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.379|  -27.379|-7255.524|-7255.524|    18.04%|   0:00:01.0| 1839.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=1839.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1839.2M) ***
** GigaOpt Optimizer WNS Slack -27.379 TNS Slack -7255.524 Density 18.04
*** Starting refinePlace (0:39:17 mem=1839.2M) ***
Total net bbox length = 1.353e+06 (6.185e+05 7.346e+05) (ext = 9.108e+04)
Move report: Detail placement moves 38 insts, mean move: 1.72 um, max move: 3.60 um
	Max move on inst (core_instance/sfp_instance/U139): (511.80, 1108.00) --> (513.60, 1106.20)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1839.2MB
Summary Report:
Instances move: 38 (out of 39933 movable)
Mean displacement: 1.72 um
Max displacement: 3.60 um (Instance: core_instance/sfp_instance/U139) (511.8, 1108) -> (513.6, 1106.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 1.353e+06 (6.185e+05 7.347e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1839.2MB
*** Finished refinePlace (0:39:18 mem=1839.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1839.2M)


Density : 0.1804
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1839.2M) ***
** GigaOpt Optimizer WNS Slack -27.379 TNS Slack -7255.524 Density 18.04
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:12.1 real=0:00:12.0 mem=1839.2M) ***

End: GigaOpt nonLegal postEco optimization
GigaOpt: WNS changes after routing: -27.198 -> -27.379 (bump = 0.181)
Begin: GigaOpt postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.379 TNS Slack -7255.524 Density 18.04
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.379|  -27.379|-7255.524|-7255.524|    18.04%|   0:00:00.0| 1839.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.375|  -27.375|-7255.101|-7255.101|    18.04%|   0:00:09.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.3 real=0:00:09.0 mem=1820.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.3 real=0:00:09.0 mem=1820.1M) ***
** GigaOpt Optimizer WNS Slack -27.375 TNS Slack -7255.101 Density 18.04
*** Starting refinePlace (0:39:34 mem=1820.1M) ***
Total net bbox length = 1.353e+06 (6.185e+05 7.347e+05) (ext = 9.108e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1820.1MB
Summary Report:
Instances move: 0 (out of 39935 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.353e+06 (6.185e+05 7.347e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1820.1MB
*** Finished refinePlace (0:39:34 mem=1820.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1820.1M)


Density : 0.1804
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1820.1M) ***
** GigaOpt Optimizer WNS Slack -27.375 TNS Slack -7255.101 Density 18.04
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:11.5 real=0:00:12.0 mem=1820.1M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.083%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1785.8M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.375 TNS Slack -7255.101 Density 18.04
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.375|  -27.375|-7255.101|-7255.101|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.375|  -27.375|-7255.101|-7255.101|    18.04%|   0:00:01.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -27.375|  -27.375|-7255.101|-7255.101|    18.04%|   0:00:01.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_10_/D |
| -27.375|  -27.375|-7255.101|-7255.101|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.375|  -27.375|-7255.079|-7255.079|    18.04%|   0:00:01.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.375|  -27.375|-7255.079|-7255.079|    18.04%|   0:00:01.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.375|  -27.375|-7255.079|-7255.079|    18.04%|   0:00:03.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.375|  -27.375|-7255.079|-7255.079|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
| -27.375|  -27.375|-7255.079|-7255.079|    18.04%|   0:00:01.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.375|  -27.375|-7255.079|-7255.079|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
| -27.375|  -27.375|-7255.079|-7255.079|    18.04%|   0:00:01.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -27.375|  -27.375|-7255.079|-7255.079|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
| -27.375|  -27.375|-7255.079|-7255.079|    18.04%|   0:00:01.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
| -27.375|  -27.375|-7255.079|-7255.079|    18.04%|   0:00:01.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_6_/D                                       |
| -27.375|  -27.375|-7255.079|-7255.079|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
| -27.375|  -27.375|-7254.709|-7254.709|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.375|  -27.375|-7253.802|-7253.802|    18.04%|   0:00:01.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
| -27.375|  -27.375|-7253.802|-7253.802|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
| -27.375|  -27.375|-7248.531|-7248.531|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.375|  -27.375|-7244.290|-7244.290|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
| -27.375|  -27.375|-7244.290|-7244.290|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
| -27.375|  -27.375|-7241.928|-7241.928|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/fifo_inst_int/wr_ptr_re |
|        |         |         |         |          |            |        |          |         | g_0_/E                                             |
| -27.375|  -27.375|-7241.928|-7241.928|    18.04%|   0:00:00.0| 1820.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:12.0 mem=1820.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.8 real=0:00:12.0 mem=1820.1M) ***
** GigaOpt Optimizer WNS Slack -27.375 TNS Slack -7241.928 Density 18.04
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:12.3 real=0:00:12.0 mem=1820.1M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:30:29, real = 0:30:24, mem = 1652.2M, totSessionCpu=0:39:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=1652.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=1652.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1660.2M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1660.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.375 | -27.375 |  0.001  |
|           TNS (ns):| -7241.9 | -7241.9 |  0.000  |
|    Violating Paths:|  3037   |  3037   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    104 (104)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.039%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1660.2M
Info: 130 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1330.95MB/1330.95MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1330.95MB/1330.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1330.95MB/1330.95MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT)
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT): 10%
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT): 20%
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT): 30%
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT): 40%
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT): 50%
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT): 60%
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT): 70%
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT): 80%
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT): 90%

Finished Levelizing
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT)

Starting Activity Propagation
2025-Mar-19 12:50:24 (2025-Mar-19 19:50:24 GMT)
2025-Mar-19 12:50:25 (2025-Mar-19 19:50:25 GMT): 10%
2025-Mar-19 12:50:25 (2025-Mar-19 19:50:25 GMT): 20%

Finished Activity Propagation
2025-Mar-19 12:50:26 (2025-Mar-19 19:50:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=1332.50MB/1332.50MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-19 12:50:26 (2025-Mar-19 19:50:26 GMT)
 ... Calculating switching power
2025-Mar-19 12:50:26 (2025-Mar-19 19:50:26 GMT): 10%
2025-Mar-19 12:50:26 (2025-Mar-19 19:50:26 GMT): 20%
2025-Mar-19 12:50:26 (2025-Mar-19 19:50:26 GMT): 30%
2025-Mar-19 12:50:27 (2025-Mar-19 19:50:27 GMT): 40%
2025-Mar-19 12:50:27 (2025-Mar-19 19:50:27 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-19 12:50:28 (2025-Mar-19 19:50:28 GMT): 60%
2025-Mar-19 12:50:31 (2025-Mar-19 19:50:31 GMT): 70%
2025-Mar-19 12:50:34 (2025-Mar-19 19:50:34 GMT): 80%
2025-Mar-19 12:50:35 (2025-Mar-19 19:50:35 GMT): 90%

Finished Calculating power
2025-Mar-19 12:50:36 (2025-Mar-19 19:50:36 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:09, mem(process/total)=1332.60MB/1332.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1332.60MB/1332.60MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1332.60MB/1332.60MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-19 12:50:36 (2025-Mar-19 19:50:36 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      108.25445859 	   60.1023%
Total Switching Power:      70.14399679 	   38.9436%
Total Leakage Power:         1.71853266 	    0.9541%
Total Power:               180.11698760
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         46.07       3.768      0.3102       50.15       27.84
Macro                                  0       1.017           0       1.017      0.5644
IO                                     0           0     7.6e-07     7.6e-07   4.219e-07
Combinational                      61.87       65.36       1.407       128.6       71.42
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1752
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              108.3       70.14       1.719       180.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      108.3       70.14       1.719       180.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1752
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1752
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.4267
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002645
* 		Total Cap: 	3.91193e-10 F
* 		Total instances in design: 39938
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1332.85MB/1332.85MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -27.375  TNS Slack -7241.928 Density 18.04
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    18.04%|        -| -27.375|-7241.928|   0:00:00.0| 1809.0M|
|    18.04%|        0| -27.375|-7241.928|   0:00:04.0| 1809.0M|
|    18.04%|       27| -27.375|-7241.927|   0:00:35.0| 1809.0M|
|    18.04%|        6| -27.375|-7241.861|   0:00:04.0| 1809.0M|
|    18.03%|     1530| -27.375|-7238.799|   0:00:12.0| 1809.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.375  TNS Slack -7238.799 Density 18.03
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:56.5) (real = 0:00:57.0) **
Executing incremental physical updates
*** Starting refinePlace (0:41:04 mem=1774.7M) ***
Total net bbox length = 1.353e+06 (6.186e+05 7.347e+05) (ext = 9.108e+04)
Move report: Detail placement moves 153 insts, mean move: 0.69 um, max move: 3.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U720): (88.20, 319.60) --> (87.00, 317.80)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1774.7MB
Summary Report:
Instances move: 153 (out of 39929 movable)
Mean displacement: 0.69 um
Max displacement: 3.00 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U720) (88.2, 319.6) -> (87, 317.8)
	Length: 12 sites, height: 1 rows, site name: core, cell type: AOI22D2
Total net bbox length = 1.353e+06 (6.187e+05 7.347e+05) (ext = 9.108e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1774.7MB
*** Finished refinePlace (0:41:06 mem=1774.7M) ***
Checking setup slack degradation ...
Info: 130 clock nets excluded from IPO operation.
Info: 130 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.375|  -27.375|-7238.799|-7238.799|    18.03%|   0:00:01.0| 1809.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1809.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1809.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.55MB/1403.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.55MB/1403.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.55MB/1403.55MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-19 12:51:42 (2025-Mar-19 19:51:42 GMT)
2025-Mar-19 12:51:42 (2025-Mar-19 19:51:42 GMT): 10%
2025-Mar-19 12:51:42 (2025-Mar-19 19:51:42 GMT): 20%
2025-Mar-19 12:51:43 (2025-Mar-19 19:51:43 GMT): 30%
2025-Mar-19 12:51:43 (2025-Mar-19 19:51:43 GMT): 40%
2025-Mar-19 12:51:43 (2025-Mar-19 19:51:43 GMT): 50%
2025-Mar-19 12:51:43 (2025-Mar-19 19:51:43 GMT): 60%
2025-Mar-19 12:51:43 (2025-Mar-19 19:51:43 GMT): 70%
2025-Mar-19 12:51:43 (2025-Mar-19 19:51:43 GMT): 80%
2025-Mar-19 12:51:43 (2025-Mar-19 19:51:43 GMT): 90%

Finished Levelizing
2025-Mar-19 12:51:43 (2025-Mar-19 19:51:43 GMT)

Starting Activity Propagation
2025-Mar-19 12:51:43 (2025-Mar-19 19:51:43 GMT)
2025-Mar-19 12:51:43 (2025-Mar-19 19:51:43 GMT): 10%
2025-Mar-19 12:51:44 (2025-Mar-19 19:51:44 GMT): 20%

Finished Activity Propagation
2025-Mar-19 12:51:45 (2025-Mar-19 19:51:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1403.55MB/1403.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-19 12:51:45 (2025-Mar-19 19:51:45 GMT)
 ... Calculating switching power
2025-Mar-19 12:51:45 (2025-Mar-19 19:51:45 GMT): 10%
2025-Mar-19 12:51:45 (2025-Mar-19 19:51:45 GMT): 20%
2025-Mar-19 12:51:45 (2025-Mar-19 19:51:45 GMT): 30%
2025-Mar-19 12:51:45 (2025-Mar-19 19:51:45 GMT): 40%
2025-Mar-19 12:51:45 (2025-Mar-19 19:51:45 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-19 12:51:46 (2025-Mar-19 19:51:46 GMT): 60%
2025-Mar-19 12:51:50 (2025-Mar-19 19:51:50 GMT): 70%
2025-Mar-19 12:51:53 (2025-Mar-19 19:51:53 GMT): 80%
2025-Mar-19 12:51:53 (2025-Mar-19 19:51:53 GMT): 90%

Finished Calculating power
2025-Mar-19 12:51:54 (2025-Mar-19 19:51:54 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1403.55MB/1403.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.55MB/1403.55MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1403.55MB/1403.55MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-19 12:51:54 (2025-Mar-19 19:51:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      108.11335338 	   60.0946%
Total Switching Power:      70.08208177 	   38.9550%
Total Leakage Power:         1.70984971 	    0.9504%
Total Power:               179.90528440
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         46.08       3.757      0.3102       50.15       27.87
Macro                                  0       1.016           0       1.016      0.5647
IO                                     0           0     7.6e-07     7.6e-07   4.224e-07
Combinational                      61.72       65.31       1.398       128.4       71.39
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1754
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              108.1       70.08        1.71       179.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      108.1       70.08        1.71       179.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1754
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1754
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.4267
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002645
* 		Total Cap: 	3.90759e-10 F
* 		Total instances in design: 39932
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1403.55MB/1403.55MB)

*** Finished Leakage Power Optimization (cpu=0:01:18, real=0:01:18, mem=1652.46M, totSessionCpu=0:41:25).
Extraction called for design 'fullchip' of instances=39932 and nets=47215 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1625.621M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1715.79 CPU=0:00:07.2 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.5  real=0:00:09.0  mem= 1715.8M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.18MB/1343.18MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.19MB/1343.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.19MB/1343.19MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-19 12:52:07 (2025-Mar-19 19:52:07 GMT)
2025-Mar-19 12:52:08 (2025-Mar-19 19:52:08 GMT): 10%
2025-Mar-19 12:52:08 (2025-Mar-19 19:52:08 GMT): 20%

Finished Activity Propagation
2025-Mar-19 12:52:09 (2025-Mar-19 19:52:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1344.05MB/1344.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-19 12:52:09 (2025-Mar-19 19:52:09 GMT)
 ... Calculating switching power
2025-Mar-19 12:52:09 (2025-Mar-19 19:52:09 GMT): 10%
2025-Mar-19 12:52:09 (2025-Mar-19 19:52:09 GMT): 20%
2025-Mar-19 12:52:09 (2025-Mar-19 19:52:09 GMT): 30%
2025-Mar-19 12:52:09 (2025-Mar-19 19:52:09 GMT): 40%
2025-Mar-19 12:52:09 (2025-Mar-19 19:52:09 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-19 12:52:11 (2025-Mar-19 19:52:11 GMT): 60%
2025-Mar-19 12:52:14 (2025-Mar-19 19:52:14 GMT): 70%
2025-Mar-19 12:52:17 (2025-Mar-19 19:52:17 GMT): 80%
2025-Mar-19 12:52:17 (2025-Mar-19 19:52:17 GMT): 90%

Finished Calculating power
2025-Mar-19 12:52:18 (2025-Mar-19 19:52:18 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1344.05MB/1344.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1344.05MB/1344.05MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total)=1344.05MB/1344.05MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-19 12:52:18 (2025-Mar-19 19:52:18 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      108.11336015 	   60.0946%
Total Switching Power:      70.08208177 	   38.9550%
Total Leakage Power:         1.70984971 	    0.9504%
Total Power:               179.90529117
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         46.08       3.757      0.3102       50.15       27.87
Macro                                  0       1.016           0       1.016      0.5647
IO                                     0           0     7.6e-07     7.6e-07   4.224e-07
Combinational                      61.72       65.31       1.398       128.4       71.39
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1754
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              108.1       70.08        1.71       179.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      108.1       70.08        1.71       179.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1754
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1754
-----------------------------------------------------------------------------------------
Total leakage power = 1.70985 mW
Cell usage statistics:  
Library tcbn65gpluswc , 39929 cells ( 100.000000%) , 1.70985 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1344.45MB/1344.45MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:32:27, real = 0:32:22, mem = 1652.5M, totSessionCpu=0:41:49 **
** Profile ** Start :  cpu=0:00:00.0, mem=1652.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1652.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1662.5M
** Profile ** Total reports :  cpu=0:00:02.3, mem=1654.5M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1654.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.377 | -27.377 |  0.001  |
|           TNS (ns):| -7238.5 | -7238.5 |  0.000  |
|    Violating Paths:|  2985   |  2985   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    104 (104)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.031%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1654.5M
**optDesign ... cpu = 0:32:30, real = 0:32:26, mem = 1652.5M, totSessionCpu=0:41:53 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:40:41, real = 0:40:36, mem = 1579.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-7098         56  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 66 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 62586 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 2837 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 5679 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 10040 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 26852 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 107994 filler insts added - prefix FILLER (CPU: 0:00:01.5).
For 107994 new insts, 107994 new pwr-pin connections were made to global net 'VDD'.
107994 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 147926 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1603.4M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5184 sinks and 0 clock gates.
    Found 3 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1601.7M, init mem=1601.7M)
*info: Placed = 147926         (Fixed = 3)
*info: Unplaced = 0           
Placement Density:99.46%(973658/978952)
Finished checkPlace (cpu: total=0:00:00.7, vio checks=0:00:00.3; mem=1601.7M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1103898.870um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5184
    Delay constrained sinks:     5181
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=5912 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45631  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45631 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 203 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 9.946980e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45428 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.343743e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 157228
[NR-eagl] Layer2(M2)(V) length: 3.209879e+05um, number of vias: 219208
[NR-eagl] Layer3(M3)(H) length: 4.074232e+05um, number of vias: 19357
[NR-eagl] Layer4(M4)(V) length: 1.703395e+05um, number of vias: 9467
[NR-eagl] Layer5(M5)(H) length: 2.079967e+05um, number of vias: 4305
[NR-eagl] Layer6(M6)(V) length: 2.466339e+05um, number of vias: 2145
[NR-eagl] Layer7(M7)(H) length: 5.271910e+04um, number of vias: 2793
[NR-eagl] Layer8(M8)(V) length: 6.229414e+04um, number of vias: 0
[NR-eagl] Total length: 1.468394e+06um, number of vias: 414503
[NR-eagl] End Peak syMemory usage = 1642.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.39 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1103898.870um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5184
    Delay constrained sinks:     5181
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=122, i=0, cg=0, l=0, total=122
      cell areas     : b=1229.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1229.760um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:42:27 mem=1707.1M) ***
Total net bbox length = 1.348e+06 (6.150e+05 7.328e+05) (ext = 9.017e+04)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.348e+06 (6.150e+05 7.328e+05) (ext = 9.017e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1707.1MB
*** Finished refinePlace (0:42:27 mem=1707.1M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2,2.54)                1
      [2.54,3.08)             0
      [3.08,3.62)             9
      [3.62,4.16)             0
      [4.16,4.7)              1
      [4.7,5.24)              0
      [5.24,5.78)             3
      [5.78,6.32)             2
      [6.32,6.86)             1
      [6.86,7.4)              8
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired               Achieved              Node
                       location              location              
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
          7.4          (437.293,1148.682)    (433.493,1152.283)    ccl clock buffer, uid:A19563 (a lib_cell CKBD16) at (430.400,1151.200), in power domain auto-default
          7.2          (147.292,284.683)     (147.292,291.882)     ccl clock buffer, uid:A19444 (a lib_cell CKBD16) at (144.200,290.800), in power domain auto-default
          7.2          (76.507,394.118)      (76.507,386.918)      ccl clock buffer, uid:A19445 (a lib_cell CKBD16) at (74.000,386.200), in power domain auto-default
          7.2          (435.908,70.118)      (435.908,62.917)      ccl clock buffer, uid:A1944d (a lib_cell CKBD16) at (433.400,62.200), in power domain auto-default
          7.2          (706.707,592.117)     (706.707,599.317)     ccl clock buffer, uid:A19625 (a lib_cell CKBD16) at (704.200,598.600), in power domain auto-default
          7.2          (706.707,592.117)     (706.707,584.918)     ccl clock buffer, uid:A1962c (a lib_cell CKBD16) at (704.200,584.200), in power domain auto-default
          7.2          (437.293,1148.682)    (437.293,1155.882)    ccl clock buffer, uid:A19553 (a lib_cell CKBD16) at (434.200,1154.800), in power domain auto-default
          7.2          (437.293,1148.682)    (437.293,1141.483)    ccl clock buffer, uid:A197dd (a lib_cell CKBD16) at (434.200,1140.400), in power domain auto-default
          6.35         (147.292,284.683)     (146.708,278.918)     ccl clock buffer, uid:A19449 (a lib_cell CKBD16) at (144.200,278.200), in power domain auto-default
          6.18         (582.893,594.283)     (583.308,588.518)     ccl clock buffer, uid:A19623 (a lib_cell CKBD16) at (580.800,587.800), in power domain auto-default
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=122, i=0, cg=0, l=0, total=122
      cell areas     : b=1229.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1229.760um^2
      gate capacitance : top=0.000pF, trunk=0.665pF, leaf=4.630pF, total=5.296pF
      wire capacitance : top=0.000pF, trunk=1.209pF, leaf=4.194pF, total=5.403pF
      wire lengths   : top=0.000um, trunk=8359.020um, leaf=22593.188um, total=30952.208um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.088),top(nil), margined worst slew is leaf(0.103),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.468, max=0.608, avg=0.546, sd=0.036], skew [0.141 vs 0.057*, 57.1% {0.524, 0.553, 0.582}] (wid=0.119 ws=0.062) (gid=0.504 gs=0.100)
    Clock network insertion delays are now [0.468ns, 0.608ns] average 0.546ns std.dev 0.036ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=147919 and nets=50914 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1641.887M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=122, i=0, cg=0, l=0, total=122
  Rebuilding timing graph   cell areas     : b=1229.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1229.760um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.665pF, leaf=4.630pF, total=5.296pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.228pF, leaf=4.270pF, total=5.498pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8359.020um, leaf=22593.188um, total=30952.208um
  Rebuilding timing graph   sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.088),top(nil), margined worst slew is leaf(0.103),trunk(0.088),top(nil)
    skew_group clk/CON: insertion delay [min=0.469, max=0.613, avg=0.548, sd=0.037], skew [0.144 vs 0.057*, 55.8% {0.528, 0.556, 0.585}] (wid=0.121 ws=0.064) (gid=0.507 gs=0.102)
  Clock network insertion delays are now [0.469ns, 0.613ns] average 0.548ns std.dev 0.037ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=122, i=0, cg=0, l=0, total=122
      cell areas     : b=1229.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1229.760um^2
      gate capacitance : top=0.000pF, trunk=0.665pF, leaf=4.630pF, total=5.296pF
      wire capacitance : top=0.000pF, trunk=1.228pF, leaf=4.270pF, total=5.498pF
      wire lengths   : top=0.000um, trunk=8359.020um, leaf=22593.188um, total=30952.208um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.088),top(nil), margined worst slew is leaf(0.103),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.469, max=0.613, avg=0.548, sd=0.037], skew [0.144 vs 0.057*, 55.8% {0.528, 0.556, 0.585}] (wid=0.121 ws=0.064) (gid=0.507 gs=0.102)
    Clock network insertion delays are now [0.469ns, 0.613ns] average 0.548ns std.dev 0.037ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=122, i=0, cg=0, l=0, total=122
      cell areas     : b=1229.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1229.760um^2
      gate capacitance : top=0.000pF, trunk=0.665pF, leaf=4.630pF, total=5.296pF
      wire capacitance : top=0.000pF, trunk=1.228pF, leaf=4.270pF, total=5.498pF
      wire lengths   : top=0.000um, trunk=8359.020um, leaf=22593.188um, total=30952.208um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.088),top(nil), margined worst slew is leaf(0.103),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.469, max=0.613, avg=0.548, sd=0.037], skew [0.144 vs 0.057*, 55.8% {0.528, 0.556, 0.585}] (wid=0.121 ws=0.064) (gid=0.507 gs=0.102)
    Clock network insertion delays are now [0.469ns, 0.613ns] average 0.548ns std.dev 0.037ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=1209.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1209.600um^2
      gate capacitance : top=0.000pF, trunk=0.654pF, leaf=4.630pF, total=5.285pF
      wire capacitance : top=0.000pF, trunk=1.186pF, leaf=4.270pF, total=5.456pF
      wire lengths   : top=0.000um, trunk=8071.348um, leaf=22593.188um, total=30664.535um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.394, max=0.537, avg=0.472, sd=0.037], skew [0.144 vs 0.057*, 55.8% {0.452, 0.481, 0.509}] (wid=0.131 ws=0.064) (gid=0.421 gs=0.102)
    Clock network insertion delays are now [0.394ns, 0.537ns] average 0.472ns std.dev 0.037ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=1209.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1209.600um^2
      gate capacitance : top=0.000pF, trunk=0.654pF, leaf=4.630pF, total=5.285pF
      wire capacitance : top=0.000pF, trunk=1.186pF, leaf=4.270pF, total=5.456pF
      wire lengths   : top=0.000um, trunk=8071.348um, leaf=22593.188um, total=30664.535um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.394, max=0.537, avg=0.472, sd=0.037], skew [0.144 vs 0.057*, 55.8% {0.452, 0.481, 0.509}] (wid=0.131 ws=0.064) (gid=0.421 gs=0.102)
    Clock network insertion delays are now [0.394ns, 0.537ns] average 0.472ns std.dev 0.037ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=1209.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1209.600um^2
      gate capacitance : top=0.000pF, trunk=0.654pF, leaf=4.630pF, total=5.285pF
      wire capacitance : top=0.000pF, trunk=1.186pF, leaf=4.270pF, total=5.456pF
      wire lengths   : top=0.000um, trunk=8071.348um, leaf=22593.188um, total=30664.535um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.101),top(nil), margined worst slew is leaf(0.103),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.394, max=0.537, avg=0.472, sd=0.037], skew [0.144 vs 0.057*, 55.8% {0.452, 0.481, 0.509}] (wid=0.131 ws=0.064) (gid=0.421 gs=0.102)
    Clock network insertion delays are now [0.394ns, 0.537ns] average 0.472ns std.dev 0.037ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1197.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1197.360um^2
      gate capacitance : top=0.000pF, trunk=0.648pF, leaf=4.630pF, total=5.278pF
      wire capacitance : top=0.000pF, trunk=1.227pF, leaf=4.270pF, total=5.496pF
      wire lengths   : top=0.000um, trunk=8389.543um, leaf=22593.188um, total=30982.730um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.105),top(nil), margined worst slew is leaf(0.103),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.394, max=0.520, avg=0.467, sd=0.030], skew [0.126 vs 0.057*, 70.6% {0.451, 0.480, 0.509}] (wid=0.163 ws=0.096) (gid=0.407 gs=0.087)
    Clock network insertion delays are now [0.394ns, 0.520ns] average 0.467ns std.dev 0.030ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1197.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1197.360um^2
      gate capacitance : top=0.000pF, trunk=0.648pF, leaf=4.630pF, total=5.278pF
      wire capacitance : top=0.000pF, trunk=1.227pF, leaf=4.270pF, total=5.496pF
      wire lengths   : top=0.000um, trunk=8389.543um, leaf=22593.188um, total=30982.730um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.105),top(nil), margined worst slew is leaf(0.103),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.394, max=0.520, avg=0.467, sd=0.030], skew [0.126 vs 0.057*, 70.6% {0.451, 0.480, 0.509}] (wid=0.163 ws=0.096) (gid=0.407 gs=0.087)
    Clock network insertion delays are now [0.394ns, 0.520ns] average 0.467ns std.dev 0.030ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 566 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=1197.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1197.360um^2
      gate capacitance : top=0.000pF, trunk=0.648pF, leaf=4.630pF, total=5.278pF
      wire capacitance : top=0.000pF, trunk=1.225pF, leaf=4.269pF, total=5.494pF
      wire lengths   : top=0.000um, trunk=8405.440um, leaf=22583.368um, total=30988.808um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.393, max=0.509, avg=0.466, sd=0.030], skew [0.116 vs 0.057*, 74.6% {0.450, 0.478, 0.507}] (wid=0.156 ws=0.089) (gid=0.406 gs=0.087)
    Clock network insertion delays are now [0.393ns, 0.509ns] average 0.466ns std.dev 0.030ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=916.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=916.920um^2
      gate capacitance : top=0.000pF, trunk=0.503pF, leaf=4.628pF, total=5.131pF
      wire capacitance : top=0.000pF, trunk=1.227pF, leaf=4.267pF, total=5.494pF
      wire lengths   : top=0.000um, trunk=8413.405um, leaf=22575.510um, total=30988.915um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.096),top(nil), margined worst slew is leaf(0.104),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.437, max=0.527, avg=0.508, sd=0.021], skew [0.089 vs 0.057*, 83.6% {0.488, 0.516, 0.527}] (wid=0.149 ws=0.086) (gid=0.447 gs=0.093)
    Clock network insertion delays are now [0.437ns, 0.527ns] average 0.508ns std.dev 0.021ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 190 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=119, i=0, cg=0, l=0, total=119
      cell areas     : b=914.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=914.760um^2
      gate capacitance : top=0.000pF, trunk=0.502pF, leaf=4.628pF, total=5.130pF
      wire capacitance : top=0.000pF, trunk=1.228pF, leaf=4.267pF, total=5.495pF
      wire lengths   : top=0.000um, trunk=8419.987um, leaf=22575.510um, total=30995.498um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.105),top(nil), margined worst slew is leaf(0.104),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.454, max=0.527, avg=0.509, sd=0.018], skew [0.072 vs 0.057*, 83.7% {0.488, 0.516, 0.527}] (wid=0.149 ws=0.086) (gid=0.447 gs=0.087)
    Clock network insertion delays are now [0.454ns, 0.527ns] average 0.509ns std.dev 0.018ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=120, i=0, cg=0, l=0, total=120
          cell areas     : b=918.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.000um^2
          gate capacitance : top=0.000pF, trunk=0.504pF, leaf=4.628pF, total=5.132pF
          wire capacitance : top=0.000pF, trunk=1.229pF, leaf=4.267pF, total=5.497pF
          wire lengths   : top=0.000um, trunk=8426.210um, leaf=22575.510um, total=31001.720um
          sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts    : b=120, i=0, cg=0, l=0, total=120
          cell areas     : b=918.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.000um^2
          gate capacitance : top=0.000pF, trunk=0.504pF, leaf=4.628pF, total=5.132pF
          wire capacitance : top=0.000pF, trunk=1.229pF, leaf=4.267pF, total=5.497pF
          wire lengths   : top=0.000um, trunk=8426.210um, leaf=22575.510um, total=31001.720um
          sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:none
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=918.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.000um^2
      gate capacitance : top=0.000pF, trunk=0.504pF, leaf=4.628pF, total=5.132pF
      wire capacitance : top=0.000pF, trunk=1.229pF, leaf=4.267pF, total=5.497pF
      wire lengths   : top=0.000um, trunk=8426.210um, leaf=22575.510um, total=31001.720um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
    Clock network insertion delays are now [0.470ns, 0.526ns] average 0.511ns std.dev 0.013ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=120, i=0, cg=0, l=0, total=120
    cell areas     : b=918.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.000um^2
    gate capacitance : top=0.000pF, trunk=0.504pF, leaf=4.628pF, total=5.132pF
    wire capacitance : top=0.000pF, trunk=1.229pF, leaf=4.267pF, total=5.497pF
    wire lengths   : top=0.000um, trunk=8426.210um, leaf=22575.510um, total=31001.720um
    sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
    skew_group clk/CON: insertion delay [min=0.470, max=0.526, avg=0.511, sd=0.013], skew [0.057 vs 0.057, 90.9% {0.487, 0.516, 0.526}] (wid=0.149 ws=0.086) (gid=0.447 gs=0.087)
  Clock network insertion delays are now [0.470ns, 0.526ns] average 0.511ns std.dev 0.013ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=918.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.000um^2
      gate capacitance : top=0.000pF, trunk=0.504pF, leaf=4.628pF, total=5.132pF
      wire capacitance : top=0.000pF, trunk=1.229pF, leaf=4.267pF, total=5.497pF
      wire lengths   : top=0.000um, trunk=8426.210um, leaf=22575.510um, total=31001.720um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.470, max=0.526, avg=0.511, sd=0.013], skew [0.057 vs 0.057, 90.9% {0.487, 0.516, 0.526}] (wid=0.149 ws=0.086) (gid=0.447 gs=0.087)
    Clock network insertion delays are now [0.470ns, 0.526ns] average 0.511ns std.dev 0.013ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=120, i=0, cg=0, l=0, total=120
          cell areas     : b=918.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.000um^2
          gate capacitance : top=0.000pF, trunk=0.504pF, leaf=4.628pF, total=5.132pF
          wire capacitance : top=0.000pF, trunk=1.229pF, leaf=4.267pF, total=5.497pF
          wire lengths   : top=0.000um, trunk=8426.210um, leaf=22575.510um, total=31001.720um
          sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=918.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.000um^2
      gate capacitance : top=0.000pF, trunk=0.504pF, leaf=4.628pF, total=5.132pF
      wire capacitance : top=0.000pF, trunk=1.229pF, leaf=4.267pF, total=5.497pF
      wire lengths   : top=0.000um, trunk=8426.210um, leaf=22575.510um, total=31001.720um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.470, max=0.526, avg=0.511, sd=0.013], skew [0.057 vs 0.057, 90.9% {0.487, 0.516, 0.526}] (wid=0.149 ws=0.086) (gid=0.447 gs=0.087)
    Clock network insertion delays are now [0.470ns, 0.526ns] average 0.511ns std.dev 0.013ns
BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
{clk/CON,WC: 5266 -> 5268.86}
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=918.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.000um^2
      gate capacitance : top=0.000pF, trunk=0.504pF, leaf=4.628pF, total=5.132pF
      wire capacitance : top=0.000pF, trunk=1.229pF, leaf=4.267pF, total=5.497pF
      wire lengths   : top=0.000um, trunk=8426.210um, leaf=22575.510um, total=31001.720um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.470, max=0.526, avg=0.511, sd=0.013], skew [0.057 vs 0.057, 90.9% {0.487, 0.516, 0.526}] (wid=0.149 ws=0.086) (gid=0.447 gs=0.087)
    Clock network insertion delays are now [0.470ns, 0.526ns] average 0.511ns std.dev 0.013ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=918.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.000um^2
      gate capacitance : top=0.000pF, trunk=0.504pF, leaf=4.628pF, total=5.132pF
      wire capacitance : top=0.000pF, trunk=1.229pF, leaf=4.267pF, total=5.497pF
      wire lengths   : top=0.000um, trunk=8426.210um, leaf=22575.510um, total=31001.720um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.470, max=0.526, avg=0.511, sd=0.013], skew [0.057 vs 0.057, 90.9% {0.487, 0.516, 0.526}] (wid=0.149 ws=0.086) (gid=0.447 gs=0.087)
    Clock network insertion delays are now [0.470ns, 0.526ns] average 0.511ns std.dev 0.013ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=147917 and nets=50912 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1641.891M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=120, i=0, cg=0, l=0, total=120
  Rebuilding timing graph   cell areas     : b=918.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.000um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.504pF, leaf=4.628pF, total=5.132pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.231pF, leaf=4.267pF, total=5.498pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8426.210um, leaf=22575.510um, total=31001.720um
  Rebuilding timing graph   sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
    skew_group clk/CON: insertion delay [min=0.470, max=0.527, avg=0.512, sd=0.013], skew [0.057 vs 0.057, 90.9% {0.487, 0.516, 0.527}] (wid=0.149 ws=0.086) (gid=0.448 gs=0.087)
  Clock network insertion delays are now [0.470ns, 0.527ns] average 0.512ns std.dev 0.013ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=918.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=918.000um^2
      gate capacitance : top=0.000pF, trunk=0.504pF, leaf=4.628pF, total=5.132pF
      wire capacitance : top=0.000pF, trunk=1.231pF, leaf=4.267pF, total=5.498pF
      wire lengths   : top=0.000um, trunk=8426.210um, leaf=22575.510um, total=31001.720um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.470, max=0.527, avg=0.512, sd=0.013], skew [0.057 vs 0.057, 90.9% {0.487, 0.516, 0.527}] (wid=0.149 ws=0.086) (gid=0.448 gs=0.087)
    Clock network insertion delays are now [0.470ns, 0.527ns] average 0.512ns std.dev 0.013ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=5.132pF fall=5.112pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5.103pF fall=5.085pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=865.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=865.800um^2
      gate capacitance : top=0.000pF, trunk=0.475pF, leaf=4.628pF, total=5.103pF
      wire capacitance : top=0.000pF, trunk=1.230pF, leaf=4.267pF, total=5.497pF
      wire lengths   : top=0.000um, trunk=8424.347um, leaf=22574.525um, total=30998.873um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.096),top(nil), margined worst slew is leaf(0.104),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.470, max=0.527, avg=0.513, sd=0.013], skew [0.057 vs 0.057, 90.7% {0.488, 0.517, 0.527}] (wid=0.148 ws=0.085) (gid=0.457 gs=0.088)
    Clock network insertion delays are now [0.470ns, 0.527ns] average 0.513ns std.dev 0.013ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=865.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=865.800um^2
      gate capacitance : top=0.000pF, trunk=0.475pF, leaf=4.628pF, total=5.103pF
      wire capacitance : top=0.000pF, trunk=1.230pF, leaf=4.267pF, total=5.497pF
      wire lengths   : top=0.000um, trunk=8424.347um, leaf=22574.525um, total=30998.873um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.096),top(nil), margined worst slew is leaf(0.104),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.470, max=0.527, avg=0.513, sd=0.013], skew [0.057 vs 0.057, 90.7% {0.488, 0.517, 0.527}] (wid=0.148 ws=0.085) (gid=0.457 gs=0.088)
    Clock network insertion delays are now [0.470ns, 0.527ns] average 0.513ns std.dev 0.013ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=865.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=865.800um^2
      gate capacitance : top=0.000pF, trunk=0.475pF, leaf=4.628pF, total=5.103pF
      wire capacitance : top=0.000pF, trunk=1.230pF, leaf=4.267pF, total=5.497pF
      wire lengths   : top=0.000um, trunk=8424.347um, leaf=22574.525um, total=30998.873um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.096),top(nil), margined worst slew is leaf(0.104),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.470, max=0.527, avg=0.513, sd=0.013], skew [0.057 vs 0.057, 90.7% {0.488, 0.517, 0.527}] (wid=0.148 ws=0.085) (gid=0.457 gs=0.088)
    Clock network insertion delays are now [0.470ns, 0.527ns] average 0.513ns std.dev 0.013ns
  Improving insertion delay done.
  Total capacitance is (rise=10.601pF fall=10.582pF), of which (rise=5.497pF fall=5.497pF) is wire, and (rise=5.103pF fall=5.085pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:42:47 mem=1707.1M) ***
Total net bbox length = 1.348e+06 (6.149e+05 7.330e+05) (ext = 9.046e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.348e+06 (6.149e+05 7.330e+05) (ext = 9.046e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1707.1MB
*** Finished refinePlace (0:42:47 mem=1707.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:42:48 mem=1707.1M) ***
Total net bbox length = 1.348e+06 (6.149e+05 7.330e+05) (ext = 9.046e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.348e+06 (6.149e+05 7.330e+05) (ext = 9.046e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1707.1MB
*** Finished refinePlace (0:42:48 mem=1707.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       121 (unrouted=121, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 45501 (unrouted=0, trialRouted=45501, noStatus=0, routed=0, fixed=0)
(Not counting 5290 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=147917 and nets=50912 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1708.664M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 121 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 121 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 19 12:53:49 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 50910 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19553 core_instance/ofifo_inst/col_idx_0__fifo_instance/U117. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19553 core_instance/ofifo_inst/col_idx_0__fifo_instance/U106. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19620 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1586. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19620 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1585. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19620 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1639. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19623 core_instance/U72. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1962d core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U330. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1962d core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U22. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1962d core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1043. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19741 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U638. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19741 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1493. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1974e core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U4. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A197d9 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U4. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A197dd core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U2. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A197e0 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1897. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A197fa core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1785. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A197fa core_instance/mac_array_instance/FE_OFC1297_q_temp_185_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19808 core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1640. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19808 core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC4708_key_q_117_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19821 core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1655. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 176 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1392.68 (MB), peak = 1768.63 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 19 12:54:18 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 19 12:54:19 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        4442        4157      240660    92.88%
#  Metal 2        V        3187        3113      240660    49.14%
#  Metal 3        H        4502        4097      240660    47.65%
#  Metal 4        V        3309        2991      240660    47.69%
#  Metal 5        H        8599           0      240660     0.01%
#  Metal 6        V        6299           1      240660     0.05%
#  Metal 7        H        1861         289      240660     4.95%
#  Metal 8        V        1575           0      240660     0.00%
#  --------------------------------------------------------------
#  Total                  33776      25.79%  1925280    30.30%
#
#  121 nets (0.24%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1416.11 (MB), peak = 1768.63 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1645.39 (MB), peak = 1768.63 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1645.59 (MB), peak = 1768.63 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5290 (skipped).
#Total number of selected nets for routing = 121.
#Total number of unselected nets (but routable) for routing = 45501 (skipped).
#Total number of nets in the design = 50912.
#
#45501 skipped nets do not have any wires.
#121 routable nets have only global wires.
#121 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                121               0  
#------------------------------------------------
#        Total                121               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                121                209           45292  
#-------------------------------------------------------------------
#        Total                121                209           45292  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 31048 um.
#Total half perimeter of net bounding box = 15967 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 6 um.
#Total wire length on LAYER M3 = 18822 um.
#Total wire length on LAYER M4 = 12220 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13404
#Up-Via Summary (total 13404):
#           
#-----------------------
#  Metal 1         5420
#  Metal 2         4805
#  Metal 3         3179
#-----------------------
#                 13404 
#
#Total number of involved priority nets 121
#Maximum src to sink distance for priority net 669.3
#Average of max src_to_sink distance for priority net 122.8
#Average of ave src_to_sink distance for priority net 84.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1645.84 (MB), peak = 1768.63 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1414.01 (MB), peak = 1768.63 (MB)
#Start Track Assignment.
#Done with 3803 horizontal wires in 5 hboxes and 2350 vertical wires in 4 hboxes.
#Done with 32 horizontal wires in 5 hboxes and 13 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 33747 um.
#Total half perimeter of net bounding box = 15967 um.
#Total wire length on LAYER M1 = 2829 um.
#Total wire length on LAYER M2 = 8 um.
#Total wire length on LAYER M3 = 18669 um.
#Total wire length on LAYER M4 = 12241 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13404
#Up-Via Summary (total 13404):
#           
#-----------------------
#  Metal 1         5420
#  Metal 2         4805
#  Metal 3         3179
#-----------------------
#                 13404 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1426.95 (MB), peak = 1768.63 (MB)
#
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 64.39 (MB)
#Total memory = 1426.99 (MB)
#Peak memory = 1768.63 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1446.24 (MB), peak = 1768.63 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1446.29 (MB), peak = 1768.63 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1445.17 (MB), peak = 1768.63 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1443.98 (MB), peak = 1768.63 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1444.16 (MB), peak = 1768.63 (MB)
#    completing 60% with 0 violations
#    cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1444.16 (MB), peak = 1768.63 (MB)
#    completing 70% with 0 violations
#    cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1447.30 (MB), peak = 1768.63 (MB)
#    completing 80% with 0 violations
#    cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1447.50 (MB), peak = 1768.63 (MB)
#    completing 90% with 0 violations
#    cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1447.50 (MB), peak = 1768.63 (MB)
#    completing 100% with 0 violations
#    cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1447.50 (MB), peak = 1768.63 (MB)
# ECO: 3.4% of the total area was rechecked for DRC, and 8.8% required routing.
#    number of violations = 0
#cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1447.50 (MB), peak = 1768.63 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.87 (MB), peak = 1768.63 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 31670 um.
#Total half perimeter of net bounding box = 15967 um.
#Total wire length on LAYER M1 = 8 um.
#Total wire length on LAYER M2 = 1263 um.
#Total wire length on LAYER M3 = 16970 um.
#Total wire length on LAYER M4 = 13430 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15359
#Total number of multi-cut vias = 109 (  0.7%)
#Total number of single cut vias = 15250 ( 99.3%)
#Up-Via Summary (total 15359):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5301 ( 98.0%)       109 (  2.0%)       5410
#  Metal 2        5171 (100.0%)         0 (  0.0%)       5171
#  Metal 3        4778 (100.0%)         0 (  0.0%)       4778
#-----------------------------------------------------------
#                15250 ( 99.3%)       109 (  0.7%)      15359 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:42
#Elapsed time = 00:00:41
#Increased memory = -4.66 (MB)
#Total memory = 1422.33 (MB)
#Peak memory = 1768.63 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = -4.66 (MB)
#Total memory = 1422.33 (MB)
#Peak memory = 1768.63 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:18
#Elapsed time = 00:01:18
#Increased memory = 64.42 (MB)
#Total memory = 1376.64 (MB)
#Peak memory = 1768.63 (MB)
#Number of warnings = 71
#Total number of warnings = 71
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 19 12:55:07 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 121 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          97
       100.000     200.000           9
       200.000     300.000           5
       300.000     400.000           2
       400.000     500.000           2
       500.000     600.000           5
       600.000     700.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          14
        0.000     10.000          43
       10.000     20.000          15
       20.000     30.000          16
       30.000     40.000          14
       40.000     50.000           7
       50.000     60.000           6
       60.000     70.000           3
       70.000     80.000           2
       80.000     90.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/ofifo_inst/col_idx_1__fifo_instance/CTS_23 (63 terminals)
    Guided length:  max path =    65.237um, total =   273.718um
    Routed length:  max path =   123.400um, total =   288.660um
    Deviation:      max path =    89.155%,  total =     5.459%

    Net core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_8 (68 terminals)
    Guided length:  max path =    46.410um, total =   267.618um
    Routed length:  max path =    81.400um, total =   312.840um
    Deviation:      max path =    75.393%,  total =    16.898%

    Net core_instance/mac_array_instance/CTS_77 (79 terminals)
    Guided length:  max path =    58.873um, total =   274.618um
    Routed length:  max path =   102.200um, total =   322.700um
    Deviation:      max path =    73.595%,  total =    17.509%

    Net core_instance/ofifo_inst/CTS_56 (57 terminals)
    Guided length:  max path =    62.250um, total =   244.252um
    Routed length:  max path =   104.200um, total =   272.660um
    Deviation:      max path =    67.390%,  total =    11.630%

    Net core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_7 (75 terminals)
    Guided length:  max path =    83.317um, total =   280.363um
    Routed length:  max path =   136.800um, total =   338.840um
    Deviation:      max path =    64.191%,  total =    20.858%

    Net core_instance/ofifo_inst/CTS_51 (87 terminals)
    Guided length:  max path =    65.405um, total =   366.433um
    Routed length:  max path =   106.000um, total =   399.280um
    Deviation:      max path =    62.067%,  total =     8.964%

    Net core_instance/ofifo_inst/CTS_50 (97 terminals)
    Guided length:  max path =    72.922um, total =   372.440um
    Routed length:  max path =   116.200um, total =   446.520um
    Deviation:      max path =    59.347%,  total =    19.890%

    Net core_instance/ofifo_inst/col_idx_7__fifo_instance/CTS_27 (81 terminals)
    Guided length:  max path =    71.487um, total =   327.855um
    Routed length:  max path =   110.200um, total =   358.260um
    Deviation:      max path =    54.153%,  total =     9.274%

    Net core_instance/ofifo_inst/col_idx_2__fifo_instance/CTS_11 (84 terminals)
    Guided length:  max path =    67.280um, total =   310.480um
    Routed length:  max path =   103.600um, total =   350.400um
    Deviation:      max path =    53.983%,  total =    12.858%

    Net core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_4 (89 terminals)
    Guided length:  max path =    82.722um, total =   365.658um
    Routed length:  max path =   127.000um, total =   408.940um
    Deviation:      max path =    53.525%,  total =    11.837%

Set FIXED routing status on 121 net(s)
Set FIXED placed status on 120 instance(s)
Net route status summary:
  Clock:       121 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=121)
  Non-clock: 45501 (unrouted=45501, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 5290 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=5912 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 121  numPreroutedWires = 15891
[NR-eagl] Read numTotalNets=45622  numIgnoredNets=121
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 45501 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 202 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 9.946980e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45299 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.302584e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 8.200000e+00um, number of vias: 157199
[NR-eagl] Layer2(M2)(V) length: 3.041109e+05um, number of vias: 214453
[NR-eagl] Layer3(M3)(H) length: 3.879509e+05um, number of vias: 24562
[NR-eagl] Layer4(M4)(V) length: 1.795699e+05um, number of vias: 10201
[NR-eagl] Layer5(M5)(H) length: 2.231034e+05um, number of vias: 4399
[NR-eagl] Layer6(M6)(V) length: 2.494264e+05um, number of vias: 2138
[NR-eagl] Layer7(M7)(H) length: 5.278720e+04um, number of vias: 2785
[NR-eagl] Layer8(M8)(V) length: 6.074934e+04um, number of vias: 0
[NR-eagl] Total length: 1.457706e+06um, number of vias: 415737
End of congRepair (cpu=0:00:03.6, real=0:00:04.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=147917 and nets=50912 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1700.621M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.070        0.070      1.003       0.014        0.014      1.000      0.999         1.001
    S->S Wire Len.       um        241.479      243.138      1.007     227.250      227.413      1.000      1.001         0.999
    S->S Wire Res.       Ohm       272.253      273.972      1.006     248.031      248.119      1.000      1.000         1.000
    S->S Wire Res./um    Ohm         1.491        1.387      0.930       0.899        0.631      0.978      0.687         1.392
    Total Wire Len.      um        344.554      347.024      1.007     238.385      239.011      1.000      1.003         0.997
    Trans. Time          ns          0.065        0.066      1.009       0.022        0.022      0.999      1.015         0.984
    Wire Cap.            fF         47.832       48.345      1.011      30.772       31.114      1.000      1.011         0.989
    Wire Cap./um         fF          0.145        0.143      0.987       0.051        0.047      0.994      0.908         1.088
    Wire Delay           ns          0.012        0.012      1.014       0.013        0.013      1.000      1.016         0.984
    Wire Skew            ns          0.003        0.003      1.022       0.005        0.005      0.999      1.039         0.961
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.074        0.074      1.004       0.009        0.009      0.998      1.028         0.969
    S->S Wire Len.       um         89.168       90.320      1.013      81.668       81.956      0.999      1.003         0.996
    S->S Wire Res.       Ohm       108.215      108.682      1.004      89.887       90.331      0.999      1.004         0.994
    S->S Wire Res./um    Ohm         1.413        1.374      0.973       0.347        0.300      0.965      0.834         1.117
    Total Wire Len.      um        285.214      290.322      1.018     123.369      121.633      1.000      0.986         1.014
    Trans. Time          ns          0.067        0.068      1.006       0.013        0.013      0.999      0.995         1.003
    Wire Cap.            fF         46.345       46.874      1.011      19.373       18.945      0.999      0.977         1.022
    Wire Cap./um         fF          0.164        0.163      0.993       0.006        0.006      0.947      0.866         1.035
    Wire Delay           ns          0.005        0.005      1.007       0.006        0.006      0.999      0.999         0.999
    Wire Skew            ns          0.005        0.005      1.019       0.004        0.004      0.998      1.012         0.984
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.090        0.088      0.985      0.006         0.006      0.983      0.988         0.979
    S->S Wire Len.       um         39.558       50.463      1.276     20.015        26.319      0.846      1.113         0.644
    S->S Wire Res.       Ohm        64.050       73.533      1.148     28.219        35.361      0.829      1.039         0.662
    S->S Wire Res./um    Ohm         1.719        1.526      0.888      0.370         0.260      0.821      0.576         1.171
    Total Wire Len.      um        235.151      241.230      1.026     93.011        95.792      0.997      1.027         0.968
    Trans. Time          ns          0.086        0.086      0.997      0.010         0.010      0.991      1.009         0.973
    Wire Cap.            fF         44.448       42.668      0.960     17.584        16.714      0.993      0.944         1.045
    Wire Cap./um         fF          0.188        0.177      0.938      0.011         0.010      0.919      0.872         0.968
    Wire Delay           ns          0.003        0.005      1.413      0.002         0.003      0.813      1.205         0.549
    Wire Skew            ns          0.000        0.000      1.000      0.001         0.001      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    --------------------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                                  Difference (%)
    --------------------------------------------------------------------------------------------------------------
    core_instance/mac_array_instance/CTS_cdb_BUF_CLOCK_NODE_UID_A19c04/I                               -66.667
    core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A19554/I        16.667
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1962d/I                                                   -9.091
    core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19629/I               -8.333
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A197fb/I                                 5.263
    --------------------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       1.800um       1.787         0.272         0.487
    M2                              0.000um       5.400um       1.599         0.282         0.451
    M3                           3092.370um    3115.200um       1.599         0.282         0.451
    M4                           2765.050um    2777.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.878%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    --------------------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                                  Difference (%)
    --------------------------------------------------------------------------------------------------------------
    core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A19555/I       -120.000
    core_instance/ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19628/I               -45.455
    core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A19448/I        -42.857
    core_instance/ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1962e/I               -41.667
    core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1943c/I        -40.000
    --------------------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       0.200um       1.787         0.272         0.487
    M2                              0.000um      13.900um       1.599         0.282         0.451
    M3                           1577.597um    1603.600um       1.599         0.282         0.451
    M4                            989.330um     995.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.460%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------------------------------------------
    Route Sink Pin                                                                 Difference (%)
    ---------------------------------------------------------------------------------------------
    core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP        -1600.000
    core_instance/ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/CP                    -775.000
    core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_97_/CP       -614.286
    core_instance/ofifo_inst/col_idx_2__fifo_instance/q9_reg_19_/CP                   -473.333
    core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/CP                   -450.000
    ---------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um        6.200um       1.787         0.272         0.487
    M2                               0.000um     1243.400um       1.599         0.282         0.451
    M3                           10939.105um    12251.000um       1.599         0.282         0.451
    M4                           11635.420um     9657.460um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        94.604%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: core_instance/mac_array_instance/CTS_66:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      95            22.800um         94
    M3                   225.965um      95           244.800um         91
    M4                   200.200um     146           173.800um         85
    -------------------------------------------------------------------------
    Totals               425.000um     336           439.000um        270
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.       85.897um     125.600um         -             -
    S->WS Wire Res.      129.506Ohm    174.976Ohm        -             -
    Wire Cap.             80.689fF      78.737fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_-
    /CP.
    Post-route worst sink:
    core_instance/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/C-
    P.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1943e.
    Driver fanout: 94.
    Driver cell: CKBD16.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       4          0%        -         2          1%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       5          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    5172         98%       ER       118         83%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      48          1%        -        10          7%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      38          1%        -        13          9%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    5026        100%       ER       144        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4589        100%       ER       189        100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=865.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=865.800um^2
      gate capacitance : top=0.000pF, trunk=0.475pF, leaf=4.628pF, total=5.103pF
      wire capacitance : top=0.000pF, trunk=1.244pF, leaf=4.096pF, total=5.340pF
      wire lengths   : top=0.000um, trunk=8512.300um, leaf=23158.060um, total=31670.360um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.106),trunk(0.096),top(nil), margined worst slew is leaf(0.106),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.468, max=0.528, avg=0.514, sd=0.013], skew [0.060 vs 0.057*, 90.5% {0.490, 0.519, 0.528}] (wid=0.150 ws=0.087) (gid=0.457 gs=0.087)
    Clock network insertion delays are now [0.468ns, 0.528ns] average 0.514ns std.dev 0.013ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1845.52 CPU=0:00:07.3 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.3  real=0:00:10.0  mem= 1845.5M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=120, i=0, cg=0, l=0, total=120
      Rebuilding timing graph   cell areas     : b=865.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=865.800um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.475pF, leaf=4.628pF, total=5.103pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.244pF, leaf=4.096pF, total=5.340pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8512.300um, leaf=23158.060um, total=31670.360um
      Rebuilding timing graph   sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=120, i=0, cg=0, l=0, total=120
        cell areas     : b=865.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=865.800um^2
        gate capacitance : top=0.000pF, trunk=0.475pF, leaf=4.628pF, total=5.103pF
        wire capacitance : top=0.000pF, trunk=1.244pF, leaf=4.096pF, total=5.340pF
        wire lengths   : top=0.000um, trunk=8512.300um, leaf=23158.060um, total=31670.360um
        sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 121, tested: 121, violation detected: 1, cannot run: 0, attempted: 1, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            1          0
        ------------------------------
        Total           1          0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=120, i=0, cg=0, l=0, total=120
          cell areas     : b=865.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=865.800um^2
          gate capacitance : top=0.000pF, trunk=0.475pF, leaf=4.628pF, total=5.103pF
          wire capacitance : top=0.000pF, trunk=1.244pF, leaf=4.096pF, total=5.340pF
          wire lengths   : top=0.000um, trunk=8512.300um, leaf=23158.060um, total=31670.360um
          sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.106),trunk(0.096),top(nil), margined worst slew is leaf(0.106),trunk(0.096),top(nil)
          skew_group clk/CON: insertion delay [min=0.468, max=0.528, avg=0.514, sd=0.013], skew [0.060 vs 0.057*, 90.5% {0.490, 0.519, 0.528}] (wid=0.150 ws=0.087) (gid=0.457 gs=0.087)
        Clock network insertion delays are now [0.468ns, 0.528ns] average 0.514ns std.dev 0.013ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ----------------------------------------------------------------------------------------------------------------
      Overslew    Causes                          Driving Pin
      ----------------------------------------------------------------------------------------------------------------
      0.001ns     Inst already optimally sized    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1943e/Z
      ----------------------------------------------------------------------------------------------------------------
      
      Slew Diagnostics Counts:
      
      ------------------------------------------
      Cause                           Occurences
      ------------------------------------------
      Inst already optimally sized        1
      ------------------------------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:44:28 mem=1836.0M) ***
Total net bbox length = 1.348e+06 (6.149e+05 7.330e+05) (ext = 9.046e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.348e+06 (6.149e+05 7.330e+05) (ext = 9.046e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1836.0MB
*** Finished refinePlace (0:44:28 mem=1836.0M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:44:29 mem=1836.0M) ***
Total net bbox length = 1.348e+06 (6.149e+05 7.330e+05) (ext = 9.046e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.348e+06 (6.149e+05 7.330e+05) (ext = 9.046e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1836.0MB
*** Finished refinePlace (0:44:29 mem=1836.0M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 2 insts, 4 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=147917 and nets=50912 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1717.949M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=120, i=0, cg=0, l=0, total=120
      Rebuilding timing graph   cell areas     : b=865.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=865.800um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.475pF, leaf=4.628pF, total=5.103pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.244pF, leaf=4.096pF, total=5.340pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8512.300um, leaf=23158.060um, total=31670.360um
      Rebuilding timing graph   sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
    PostConditioning done.
Net route status summary:
  Clock:       121 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=121)
  Non-clock: 45501 (unrouted=0, trialRouted=45501, noStatus=0, routed=0, fixed=0)
(Not counting 5290 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=120, i=0, cg=0, l=0, total=120
      cell areas     : b=865.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=865.800um^2
      gate capacitance : top=0.000pF, trunk=0.475pF, leaf=4.628pF, total=5.103pF
      wire capacitance : top=0.000pF, trunk=1.244pF, leaf=4.096pF, total=5.340pF
      wire lengths   : top=0.000um, trunk=8512.300um, leaf=23158.060um, total=31670.360um
      sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
    Clock DAG net violations after post-conditioning:
      Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.106),trunk(0.096),top(nil), margined worst slew is leaf(0.106),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.468, max=0.528, avg=0.514, sd=0.013], skew [0.060 vs 0.057*, 90.5% {0.490, 0.519, 0.528}] (wid=0.150 ws=0.087) (gid=0.457 gs=0.087)
    Clock network insertion delays are now [0.468ns, 0.528ns] average 0.514ns std.dev 0.013ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         120     865.800
  Inverters         0       0.000
  Clock Gates       0       0.000
  Clock Logic       0       0.000
  All             120     865.800
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      8512.300
  Leaf      23158.060
  Total     31670.360
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.475    1.244     1.719
  Leaf     4.628    4.096     8.724
  Total    5.103    5.340    10.443
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5184     4.625     0.001       0.000      0.001    0.018
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -------------------------------------------------------------------------
  Type          Units    Count    Average    Std. Dev.    Top 10 violations
  -------------------------------------------------------------------------
  Transition    ns         1       0.001       0.000      [0.001]
  -------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.096               0.106
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.468     0.528     0.060    0.057*           0.087           0.016           0.514        0.013     90.5% {0.490, 0.519, 0.528}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  ----------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       Min        0.468    core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
  WC:setup.late    clk/CON       Max        0.528    core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/CP
  ----------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.468ns, 0.528ns] average 0.514ns std.dev 0.013ns
  
  Found a total of 76 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core_instance/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core_instance/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core_instance/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CP
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core_instance/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CP
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=120, i=0, cg=0, l=0, total=120
  cell areas     : b=865.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=865.800um^2
  gate capacitance : top=0.000pF, trunk=0.475pF, leaf=4.628pF, total=5.103pF
  wire capacitance : top=0.000pF, trunk=1.244pF, leaf=4.096pF, total=5.340pF
  wire lengths   : top=0.000um, trunk=8512.300um, leaf=23158.060um, total=31670.360um
  sink capacitance : count=5184, total=4.625pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.018pF
Clock DAG net violations after update timingGraph:
  Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.106),trunk(0.096),top(nil), margined worst slew is leaf(0.106),trunk(0.096),top(nil)
  skew_group clk/CON: insertion delay [min=0.468, max=0.528, avg=0.514, sd=0.013], skew [0.060 vs 0.057*, 90.5% {0.490, 0.519, 0.528}] (wid=0.150 ws=0.087) (gid=0.457 gs=0.087)
Clock network insertion delays are now [0.468ns, 0.528ns] average 0.514ns std.dev 0.013ns
Logging CTS constraint violations... 
  Clock tree clk has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 76 slew violations below cell core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L5_2 (a lib_cell CKBD16) at (144.200,220.600), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core_instance/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CP with a slew time target of 0.105ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk/CON in half corner WC:setup.late. Achieved skew of 0.060ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1709.2M, totSessionCpu=0:44:37 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1709.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=1709.2M
** Profile ** Other data :  cpu=0:00:00.4, mem=1709.2M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1787.3 CPU=0:00:07.2 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:07.8  real=0:00:07.0  mem= 1787.3M) ***
*** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:08.0 totSessionCpu=0:44:47 mem=1787.3M)
** Profile ** Overall slacks :  cpu=0:00:08.9, mem=1787.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1787.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -27.465 |
|           TNS (ns):| -7206.9 |
|    Violating Paths:|  2899   |
|          All Paths:|  7670   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.100%
       (99.528% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1787.3M
**optDesign ... cpu = 0:00:11, real = 0:00:10, mem = 1724.0M, totSessionCpu=0:44:48 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39923

Instance distribution across the VT partitions:

 LVT : inst = 13902 (34.8%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13902 (34.8%)

 HVT : inst = 26017 (65.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26017 (65.2%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1724.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1724.0M) ***
*** Starting optimizing excluded clock nets MEM= 1724.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1724.0M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -27.465
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 121 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
*info: 117 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 121 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.465 TNS Slack -7206.908 Density 99.53
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.465|  -27.465|-7206.908|-7206.908|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.466|  -27.466|-7206.839|-7206.839|    99.53%|   0:00:03.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -27.466|  -27.466|-7206.832|-7206.832|    99.53%|   0:00:00.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.466|  -27.466|-7206.783|-7206.783|    99.53%|   0:00:03.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.466|  -27.466|-7206.773|-7206.773|    99.53%|   0:00:01.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -27.466|  -27.466|-7206.736|-7206.736|    99.53%|   0:00:00.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_8_/D  |
| -27.466|  -27.466|-7206.678|-7206.678|    99.53%|   0:00:01.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -27.466|  -27.466|-7206.663|-7206.663|    99.53%|   0:00:00.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.467|  -27.467|-7206.649|-7206.649|    99.53%|   0:00:01.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
| -27.467|  -27.467|-7206.645|-7206.645|    99.53%|   0:00:01.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -27.467|  -27.467|-7206.627|-7206.627|    99.53%|   0:00:00.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.467|  -27.467|-7206.624|-7206.624|    99.53%|   0:00:01.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -27.467|  -27.467|-7206.574|-7206.574|    99.53%|   0:00:00.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -27.467|  -27.467|-7206.533|-7206.533|    99.53%|   0:00:00.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.467|  -27.467|-7206.526|-7206.526|    99.53%|   0:00:01.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -27.467|  -27.467|-7206.523|-7206.523|    99.53%|   0:00:00.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -27.467|  -27.467|-7206.521|-7206.521|    99.53%|   0:00:01.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.467|  -27.467|-7206.507|-7206.507|    99.53%|   0:00:00.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.467|  -27.467|-7205.847|-7205.847|    99.53%|   0:00:00.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.467|  -27.467|-7205.521|-7205.521|    99.53%|   0:00:00.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.467|  -27.467|-7205.496|-7205.496|    99.53%|   0:00:00.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.467|  -27.467|-7199.633|-7199.633|    99.53%|   0:00:02.0| 1976.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.467|  -27.467|-7199.003|-7199.003|    99.53%|   0:00:04.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -27.467|  -27.467|-7198.934|-7198.934|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -27.467|  -27.467|-7198.934|-7198.934|    99.53%|   0:00:02.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -27.467|  -27.467|-7198.934|-7198.934|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -27.467|  -27.467|-7198.934|-7198.934|    99.53%|   0:00:02.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
| -27.467|  -27.467|-7198.934|-7198.934|    99.53%|   0:00:02.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
| -27.467|  -27.467|-7198.934|-7198.934|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
| -27.467|  -27.467|-7198.934|-7198.934|    99.53%|   0:00:02.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
| -27.467|  -27.467|-7198.934|-7198.934|    99.53%|   0:00:02.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
| -27.467|  -27.467|-7198.873|-7198.873|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
| -27.467|  -27.467|-7198.836|-7198.836|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -27.467|  -27.467|-7198.836|-7198.836|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
| -27.467|  -27.467|-7198.094|-7198.094|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
| -27.467|  -27.467|-7197.546|-7197.546|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
| -27.467|  -27.467|-7197.510|-7197.510|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.467|  -27.467|-7197.510|-7197.510|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
| -27.467|  -27.467|-7197.510|-7197.510|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -27.467|  -27.467|-7197.170|-7197.170|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -27.467|  -27.467|-7196.425|-7196.425|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.467|  -27.467|-7195.643|-7195.643|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -27.467|  -27.467|-7195.517|-7195.517|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.467|  -27.467|-7194.501|-7194.501|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.467|  -27.467|-7194.134|-7194.134|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.467|  -27.467|-7194.071|-7194.071|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.467|  -27.467|-7193.894|-7193.894|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -27.467|  -27.467|-7193.561|-7193.561|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -27.467|  -27.467|-7193.524|-7193.524|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -27.467|  -27.467|-7193.495|-7193.495|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
| -27.467|  -27.467|-7193.424|-7193.424|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_0_/D                                        |
| -27.467|  -27.467|-7191.709|-7191.709|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.467|  -27.467|-7190.199|-7190.199|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.467|  -27.467|-7190.157|-7190.157|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.467|  -27.467|-7190.120|-7190.120|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.467|  -27.467|-7189.861|-7189.861|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.467|  -27.467|-7189.827|-7189.827|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
| -27.467|  -27.467|-7186.187|-7186.187|    99.53%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
| -27.467|  -27.467|-7186.010|-7186.010|    99.53%|   0:00:00.0| 1957.0M|        NA|       NA| NA                                                 |
| -27.467|  -27.467|-7186.010|-7186.010|    99.53%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:40.3 real=0:00:41.0 mem=1957.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:40.4 real=0:00:41.0 mem=1957.0M) ***
** GigaOpt Optimizer WNS Slack -27.467 TNS Slack -7186.010 Density 99.53
*** Starting refinePlace (0:45:42 mem=1973.1M) ***
Total net bbox length = 1.348e+06 (6.149e+05 7.329e+05) (ext = 9.046e+04)
Density distribution unevenness ratio = 0.401%
Density distribution unevenness ratio = 1.804%
Move report: Timing Driven Placement moves 144608 insts, mean move: 3.92 um, max move: 67.20 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC9352_sum_this_core_22_): (900.40, 1149.40) --> (845.80, 1162.00)
	Runtime: CPU: 0:00:24.4 REAL: 0:00:25.0 MEM: 2172.0MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.269e+06 (6.019e+05 6.673e+05) (ext = 9.049e+04)
Runtime: CPU: 0:00:24.5 REAL: 0:00:25.0 MEM: 2172.0MB
*** Finished refinePlace (0:46:06 mem=2172.0M) ***
Finished re-routing un-routed nets (0:00:00.3 2172.0M)


Density : 0.9953
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:35.0 real=0:00:35.0 mem=2172.0M) ***
** GigaOpt Optimizer WNS Slack -27.507 TNS Slack -7252.033 Density 99.53
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.507|  -27.507|-7252.033|-7252.033|    99.53%|   0:00:00.0| 2172.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.467|  -27.467|-7251.237|-7251.237|    99.53%|   0:00:00.0| 2172.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.463|  -27.463|-7251.262|-7251.262|    99.53%|   0:00:01.0| 2172.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.460|  -27.460|-7251.193|-7251.193|    99.53%|   0:00:00.0| 2172.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.461|  -27.461|-7251.213|-7251.213|    99.53%|   0:00:04.0| 2172.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:05.0 mem=2172.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.1 real=0:00:05.0 mem=2172.0M) ***
** GigaOpt Optimizer WNS Slack -27.461 TNS Slack -7251.213 Density 99.53
*** Starting refinePlace (0:46:23 mem=2172.0M) ***
Total net bbox length = 1.272e+06 (6.020e+05 6.699e+05) (ext = 9.049e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.272e+06 (6.020e+05 6.699e+05) (ext = 9.049e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2172.0MB
*** Finished refinePlace (0:46:23 mem=2172.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2172.0M)


Density : 0.9953
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2172.0M) ***
** GigaOpt Optimizer WNS Slack -27.461 TNS Slack -7252.189 Density 99.53
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 121 constrained nets 
Layer 7 has 202 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:28 real=0:01:28 mem=2172.0M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 121 nets with fixed/cover wires excluded.
Info: 117 clock nets excluded from IPO operation.
*info: 117 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 121 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.461 TNS Slack -7252.189 Density 99.53
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.461|  -27.461|-7252.189|-7252.189|    99.53%|   0:00:00.0| 1954.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.447|  -27.447|-7251.913|-7251.913|    99.53%|   0:00:03.0| 1973.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.435|  -27.435|-7251.669|-7251.669|    99.53%|   0:00:00.0| 1973.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.429|  -27.429|-7251.543|-7251.543|    99.52%|   0:00:05.0| 1992.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.418|  -27.418|-7251.103|-7251.103|    99.52%|   0:00:01.0| 1992.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.414|  -27.414|-7250.969|-7250.969|    99.52%|   0:00:00.0| 1992.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.412|  -27.412|-7250.967|-7250.967|    99.52%|   0:00:00.0| 1992.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.407|  -27.407|-7250.747|-7250.747|    99.52%|   0:00:03.0| 1992.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.407|  -27.407|-7250.649|-7250.649|    99.52%|   0:00:01.0| 1992.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.400|  -27.400|-7250.523|-7250.523|    99.52%|   0:00:03.0| 1992.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.400|  -27.400|-7250.521|-7250.521|    99.52%|   0:00:00.0| 1992.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.5 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.056 } { 0 } { 7497 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 30 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.323|  -27.323|-7110.242|-7110.242|    99.52%|   0:00:26.0| 2010.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 25 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.300|  -27.300|-6929.149|-6929.149|    99.52%|   0:00:05.0| 2006.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.293|  -27.293|-6929.142|-6929.142|    99.52%|   0:00:00.0| 2006.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.293|  -27.293|-6929.142|-6929.142|    99.52%|   0:00:01.0| 2006.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:47.5 real=0:00:48.0 mem=2006.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:47.6 real=0:00:48.0 mem=2006.9M) ***
** GigaOpt Optimizer WNS Slack -27.293 TNS Slack -6929.142 Density 99.52
*** Starting refinePlace (0:47:20 mem=2022.9M) ***
Total net bbox length = 1.274e+06 (6.032e+05 6.710e+05) (ext = 9.049e+04)
Density distribution unevenness ratio = 1.800%
Density distribution unevenness ratio = 2.693%
Move report: Timing Driven Placement moves 140284 insts, mean move: 3.45 um, max move: 92.20 um
	Max move on inst (core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC10321_CTS_7): (385.20, 1178.20) --> (432.40, 1133.20)
	Runtime: CPU: 0:00:28.3 REAL: 0:00:29.0 MEM: 2216.6MB
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.227e+06 (5.807e+05 6.460e+05) (ext = 9.049e+04)
Runtime: CPU: 0:00:28.5 REAL: 0:00:29.0 MEM: 2216.6MB
*** Finished refinePlace (0:47:48 mem=2216.6M) ***
Finished re-routing un-routed nets (0:00:00.5 2216.6M)


Density : 0.9957
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:38.3 real=0:00:38.0 mem=2216.6M) ***
** GigaOpt Optimizer WNS Slack -27.303 TNS Slack -6919.725 Density 99.57
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.303|  -27.303|-6919.725|-6919.725|    99.57%|   0:00:00.0| 2216.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 33 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.275|  -27.275|-6618.728|-6618.728|    99.57%|   0:00:19.0| 2038.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 29 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.217|  -27.217|-6130.510|-6130.510|    99.57%|   0:00:05.0| 2038.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.217|  -27.217|-6130.510|-6130.510|    99.57%|   0:00:00.0| 2038.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.5 real=0:00:24.0 mem=2038.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.6 real=0:00:24.0 mem=2038.4M) ***
** GigaOpt Optimizer WNS Slack -27.217 TNS Slack -6130.510 Density 99.57
*** Starting refinePlace (0:48:23 mem=2038.4M) ***
Total net bbox length = 1.231e+06 (5.817e+05 6.494e+05) (ext = 9.049e+04)
Density distribution unevenness ratio = 2.688%
Density distribution unevenness ratio = 2.203%
Move report: Timing Driven Placement moves 122571 insts, mean move: 1.12 um, max move: 43.00 um
	Max move on inst (core_instance/FE_USKC10419_CTS_85): (153.00, 400.60) --> (176.20, 420.40)
	Runtime: CPU: 0:00:19.6 REAL: 0:00:20.0 MEM: 2236.5MB
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.237e+06 (5.840e+05 6.530e+05) (ext = 9.049e+04)
Runtime: CPU: 0:00:19.7 REAL: 0:00:20.0 MEM: 2236.5MB
*** Finished refinePlace (0:48:43 mem=2236.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2236.5M)


Density : 0.9960
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:22.3 real=0:00:22.0 mem=2236.5M) ***
** GigaOpt Optimizer WNS Slack -27.207 TNS Slack -6129.689 Density 99.60
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.207|  -27.207|-6129.689|-6129.689|    99.60%|   0:00:00.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.205|  -27.205|-6127.962|-6127.962|    99.60%|   0:00:01.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.171|  -27.171|-6128.048|-6128.048|    99.60%|   0:00:00.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.166|  -27.166|-6128.447|-6128.447|    99.60%|   0:00:00.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.156|  -27.156|-6128.249|-6128.249|    99.60%|   0:00:00.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.155|  -27.155|-6128.417|-6128.417|    99.60%|   0:00:00.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.169|  -27.169|-6128.327|-6128.327|    99.60%|   0:00:00.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.158|  -27.158|-6128.113|-6128.113|    99.60%|   0:00:01.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.154|  -27.154|-6128.215|-6128.215|    99.60%|   0:00:00.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.151|  -27.151|-6128.144|-6128.144|    99.60%|   0:00:00.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.147|  -27.147|-6128.159|-6128.159|    99.60%|   0:00:00.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.146|  -27.146|-6128.158|-6128.158|    99.60%|   0:00:07.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.140|  -27.140|-6128.034|-6128.034|    99.60%|   0:00:03.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.140|  -27.140|-6128.033|-6128.033|    99.60%|   0:00:00.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.3 real=0:00:12.0 mem=2236.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.3 real=0:00:13.0 mem=2236.5M) ***
** GigaOpt Optimizer WNS Slack -27.140 TNS Slack -6128.033 Density 99.60
*** Starting refinePlace (0:48:59 mem=2236.5M) ***
Total net bbox length = 1.240e+06 (5.840e+05 6.555e+05) (ext = 9.049e+04)
Density distribution unevenness ratio = 2.203%
Density distribution unevenness ratio = 2.054%
Move report: Timing Driven Placement moves 109803 insts, mean move: 0.76 um, max move: 24.20 um
	Max move on inst (core_instance/ofifo_inst/FE_USKC10404_CTS_60): (698.00, 535.60) --> (707.80, 550.00)
	Runtime: CPU: 0:00:19.5 REAL: 0:00:20.0 MEM: 2243.3MB
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.239e+06 (5.848e+05 6.545e+05) (ext = 9.049e+04)
Runtime: CPU: 0:00:19.6 REAL: 0:00:20.0 MEM: 2243.3MB
*** Finished refinePlace (0:49:19 mem=2243.3M) ***
Finished re-routing un-routed nets (0:00:00.1 2243.3M)


Density : 0.9960
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:22.1 real=0:00:21.0 mem=2243.3M) ***
** GigaOpt Optimizer WNS Slack -27.137 TNS Slack -6128.562 Density 99.60
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.137|  -27.137|-6128.562|-6128.562|    99.60%|   0:00:00.0| 2243.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.137|  -27.137|-6128.562|-6128.562|    99.60%|   0:00:11.0| 2236.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.3 real=0:00:11.0 mem=2236.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.3 real=0:00:11.0 mem=2236.5M) ***
** GigaOpt Optimizer WNS Slack -27.137 TNS Slack -6128.562 Density 99.60
*** Starting refinePlace (0:49:34 mem=2236.5M) ***
Total net bbox length = 1.241e+06 (5.847e+05 6.568e+05) (ext = 9.049e+04)
Density distribution unevenness ratio = 2.054%
Density distribution unevenness ratio = 1.994%
Move report: Timing Driven Placement moves 102571 insts, mean move: 0.69 um, max move: 18.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC10020_q_temp_363_): (293.60, 638.20) --> (275.40, 638.20)
	Runtime: CPU: 0:00:18.8 REAL: 0:00:19.0 MEM: 2243.3MB
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.239e+06 (5.845e+05 6.542e+05) (ext = 9.049e+04)
Runtime: CPU: 0:00:18.9 REAL: 0:00:19.0 MEM: 2243.3MB
*** Finished refinePlace (0:49:53 mem=2243.3M) ***
Finished re-routing un-routed nets (0:00:00.1 2243.3M)


Density : 0.9960
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:21.1 real=0:00:21.0 mem=2243.3M) ***
** GigaOpt Optimizer WNS Slack -27.128 TNS Slack -6127.712 Density 99.60
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 208 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:24 real=0:03:23 mem=2243.3M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 121 nets with fixed/cover wires excluded.
Info: 234 clock nets excluded from IPO operation.
*info: 234 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 121 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.128 TNS Slack -6127.712 Density 99.60
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.128|  -27.128|-6127.712|-6127.712|    99.60%|   0:00:00.0| 2022.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.128|  -27.128|-6126.833|-6126.833|    99.60%|   0:00:09.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.128|  -27.128|-6126.597|-6126.597|    99.60%|   0:00:09.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.128|  -27.128|-6126.351|-6126.351|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.128|  -27.128|-6126.251|-6126.251|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.128|  -27.128|-6122.449|-6122.449|    99.60%|   0:00:08.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.128|  -27.128|-6120.903|-6120.903|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.128|  -27.128|-6120.898|-6120.898|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.128|  -27.128|-6120.278|-6120.278|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -27.128|  -27.128|-6119.792|-6119.792|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -27.128|  -27.128|-6119.628|-6119.628|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -27.128|  -27.128|-6119.614|-6119.614|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -27.129|  -27.129|-6119.617|-6119.617|    99.60%|   0:00:18.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -27.129|  -27.129|-6119.428|-6119.428|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.129|  -27.129|-6119.140|-6119.140|    99.60%|   0:00:08.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -27.129|  -27.129|-6119.105|-6119.105|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -27.129|  -27.129|-6119.045|-6119.045|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.129|  -27.129|-6119.033|-6119.033|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.129|  -27.129|-6119.020|-6119.020|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -27.129|  -27.129|-6118.970|-6118.970|    99.60%|   0:00:02.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.129|  -27.129|-6118.859|-6118.859|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.129|  -27.129|-6118.771|-6118.771|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -27.129|  -27.129|-6118.685|-6118.685|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.129|  -27.129|-6118.440|-6118.440|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -27.129|  -27.129|-6118.438|-6118.438|    99.60%|   0:00:06.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.129|  -27.129|-6118.438|-6118.438|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -27.129|  -27.129|-6118.295|-6118.295|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.129|  -27.129|-6118.264|-6118.264|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.129|  -27.129|-6112.493|-6112.493|    99.60%|   0:00:03.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
| -27.129|  -27.129|-6111.348|-6111.348|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.129|  -27.129|-6106.118|-6106.118|    99.60%|   0:00:02.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.129|  -27.129|-6105.000|-6105.000|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.129|  -27.129|-6101.581|-6101.581|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
| -27.129|  -27.129|-6100.141|-6100.141|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.129|  -27.129|-6099.159|-6099.159|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.129|  -27.129|-6098.395|-6098.395|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.129|  -27.129|-6097.897|-6097.897|    99.60%|   0:00:03.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
| -27.129|  -27.129|-6097.897|-6097.897|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.129|  -27.129|-6097.897|-6097.897|    99.60%|   0:00:02.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.129|  -27.129|-6097.897|-6097.897|    99.60%|   0:00:02.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
| -27.129|  -27.129|-6094.396|-6094.396|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
| -27.129|  -27.129|-6092.701|-6092.701|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
| -27.129|  -27.129|-6092.523|-6092.523|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_11_/D                                      |
| -27.129|  -27.129|-6091.819|-6091.819|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
| -27.129|  -27.129|-6091.483|-6091.483|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
| -27.129|  -27.129|-6091.330|-6091.330|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
| -27.129|  -27.129|-6091.070|-6091.070|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -27.129|  -27.129|-6091.070|-6091.070|    99.60%|   0:00:02.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
| -27.129|  -27.129|-6090.457|-6090.457|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
| -27.129|  -27.129|-6087.605|-6087.605|    99.60%|   0:00:02.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
| -27.129|  -27.129|-6087.154|-6087.154|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
| -27.129|  -27.129|-6086.885|-6086.885|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
| -27.129|  -27.129|-6084.994|-6084.994|    99.60%|   0:00:02.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
| -27.129|  -27.129|-6084.062|-6084.062|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -27.129|  -27.129|-6083.961|-6083.961|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -27.129|  -27.129|-6082.716|-6082.716|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
| -27.129|  -27.129|-6081.967|-6081.967|    99.60%|   0:00:02.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
| -27.129|  -27.129|-6081.055|-6081.055|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
| -27.129|  -27.129|-6080.436|-6080.436|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
| -27.129|  -27.129|-6080.258|-6080.258|    99.60%|   0:00:02.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
| -27.129|  -27.129|-6080.110|-6080.110|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
| -27.129|  -27.129|-6079.494|-6079.494|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
| -27.129|  -27.129|-6079.228|-6079.228|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
| -27.129|  -27.129|-6078.942|-6078.942|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
| -27.129|  -27.129|-6078.722|-6078.722|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
| -27.129|  -27.129|-6078.562|-6078.562|    99.60%|   0:00:02.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
| -27.129|  -27.129|-6078.341|-6078.341|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.129|  -27.129|-6077.812|-6077.812|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -27.129|  -27.129|-6077.771|-6077.771|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.129|  -27.129|-6076.158|-6076.158|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
| -27.129|  -27.129|-6075.720|-6075.720|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
| -27.129|  -27.129|-6075.363|-6075.363|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -27.129|  -27.129|-6074.201|-6074.201|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -27.129|  -27.129|-6073.869|-6073.869|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
| -27.129|  -27.129|-6073.285|-6073.285|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
| -27.129|  -27.129|-6072.920|-6072.920|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
| -27.129|  -27.129|-6072.093|-6072.093|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
| -27.129|  -27.129|-6071.811|-6071.811|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
| -27.129|  -27.129|-6071.619|-6071.619|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -27.129|  -27.129|-6070.896|-6070.896|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
| -27.129|  -27.129|-6070.644|-6070.644|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_11_/D                                      |
| -27.129|  -27.129|-6070.314|-6070.314|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
| -27.129|  -27.129|-6069.886|-6069.886|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
| -27.129|  -27.129|-6069.679|-6069.679|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
| -27.129|  -27.129|-6068.918|-6068.918|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -27.129|  -27.129|-6068.667|-6068.667|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
| -27.129|  -27.129|-6068.408|-6068.408|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
| -27.129|  -27.129|-6068.232|-6068.232|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
| -27.129|  -27.129|-6068.021|-6068.021|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
| -27.129|  -27.129|-6067.127|-6067.127|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -27.129|  -27.129|-6066.964|-6066.964|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
| -27.129|  -27.129|-6066.654|-6066.654|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
| -27.129|  -27.129|-6066.210|-6066.210|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -27.129|  -27.129|-6065.040|-6065.040|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -27.129|  -27.129|-6064.785|-6064.785|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -27.129|  -27.129|-6064.397|-6064.397|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
| -27.129|  -27.129|-6063.937|-6063.937|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -27.129|  -27.129|-6063.526|-6063.526|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_8_/D                                       |
| -27.129|  -27.129|-6063.448|-6063.448|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
| -27.129|  -27.129|-6062.956|-6062.956|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -27.129|  -27.129|-6062.898|-6062.898|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -27.129|  -27.129|-6062.805|-6062.805|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.129|  -27.129|-6062.747|-6062.747|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.129|  -27.129|-6062.648|-6062.648|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
| -27.129|  -27.129|-6062.571|-6062.571|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.129|  -27.129|-6062.536|-6062.536|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.129|  -27.129|-6061.909|-6061.909|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.129|  -27.129|-6061.883|-6061.883|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
| -27.129|  -27.129|-6061.855|-6061.855|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
| -27.129|  -27.129|-6061.368|-6061.368|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -27.129|  -27.129|-6061.353|-6061.353|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -27.129|  -27.129|-6061.301|-6061.301|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -27.129|  -27.129|-6060.782|-6060.782|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -27.129|  -27.129|-6060.773|-6060.773|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
| -27.129|  -27.129|-6060.471|-6060.471|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.129|  -27.129|-6059.928|-6059.928|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
| -27.129|  -27.129|-6059.917|-6059.917|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.129|  -27.129|-6059.875|-6059.875|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.129|  -27.129|-6059.387|-6059.387|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.129|  -27.129|-6059.327|-6059.327|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.129|  -27.129|-6058.962|-6058.962|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
| -27.129|  -27.129|-6058.711|-6058.711|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
| -27.129|  -27.129|-6058.494|-6058.494|    99.60%|   0:00:00.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -27.129|  -27.129|-6058.494|-6058.494|    99.60%|   0:00:01.0| 2041.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:14 real=0:02:14 mem=2041.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:14 real=0:02:14 mem=2041.8M) ***
** GigaOpt Optimizer WNS Slack -27.129 TNS Slack -6058.494 Density 99.60
*** Starting refinePlace (0:52:16 mem=2057.8M) ***
Total net bbox length = 1.241e+06 (5.846e+05 6.564e+05) (ext = 9.050e+04)
Density distribution unevenness ratio = 1.993%
Density distribution unevenness ratio = 1.948%
Move report: Timing Driven Placement moves 95344 insts, mean move: 0.64 um, max move: 19.60 um
	Max move on inst (FILLER_36960): (57.60, 541.00) --> (48.80, 530.20)
	Runtime: CPU: 0:00:19.0 REAL: 0:00:19.0 MEM: 2235.2MB
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.238e+06 (5.844e+05 6.540e+05) (ext = 9.050e+04)
Runtime: CPU: 0:00:19.1 REAL: 0:00:19.0 MEM: 2235.2MB
*** Finished refinePlace (0:52:35 mem=2235.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2235.2M)


Density : 0.9960
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:21.5 real=0:00:21.0 mem=2235.2M) ***
** GigaOpt Optimizer WNS Slack -27.128 TNS Slack -6061.405 Density 99.60
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 281 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:37 real=0:02:37 mem=2235.2M) ***

End: GigaOpt Optimization in TNS mode
Info: 121 nets with fixed/cover wires excluded.
Info: 234 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=5912 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 121  numPreroutedWires = 15891
[NR-eagl] Read numTotalNets=45716  numIgnoredNets=121
[NR-eagl] There are 117 clock nets ( 117 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 117 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 45473 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 281 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.203336e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 117 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.614000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 45192 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 1.153112e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 8.200000e+00um, number of vias: 157387
[NR-eagl] Layer2(M2)(V) length: 2.140537e+05um, number of vias: 198902
[NR-eagl] Layer3(M3)(H) length: 3.266843e+05um, number of vias: 34748
[NR-eagl] Layer4(M4)(V) length: 1.695352e+05um, number of vias: 15065
[NR-eagl] Layer5(M5)(H) length: 2.233276e+05um, number of vias: 6059
[NR-eagl] Layer6(M6)(V) length: 2.541200e+05um, number of vias: 3184
[NR-eagl] Layer7(M7)(H) length: 7.381604e+04um, number of vias: 3721
[NR-eagl] Layer8(M8)(V) length: 7.459116e+04um, number of vias: 0
[NR-eagl] Total length: 1.336136e+06um, number of vias: 419066
[NR-eagl] End Peak syMemory usage = 1865.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.91 seconds
Extraction called for design 'fullchip' of instances=148011 and nets=47300 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 1857.879M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1948.98 CPU=0:00:07.3 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.6  real=0:00:09.0  mem= 1949.0M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 121 nets with fixed/cover wires excluded.
Info: 234 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5   |    10   |     1   |      1  |     0   |     0   |     0   |     0   | -27.06 |          0|          0|          0|  99.60  |            |           |
|     1   |     2   |     1   |      1  |     0   |     0   |     0   |     0   | -27.06 |          0|          0|          4|  99.60  |   0:00:00.0|    2025.3M|
|     1   |     2   |     1   |      1  |     0   |     0   |     0   |     0   | -27.06 |          0|          0|          0|  99.60  |   0:00:00.0|    2025.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=2025.3M) ***

*** Starting refinePlace (0:53:02 mem=2057.3M) ***
Total net bbox length = 1.241e+06 (5.844e+05 6.564e+05) (ext = 9.049e+04)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.241e+06 (5.844e+05 6.564e+05) (ext = 9.049e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2057.3MB
*** Finished refinePlace (0:53:02 mem=2057.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2057.3M)


Density : 0.9960
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2057.3M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -27.128 -> -27.055 (bump = -0.073)
Begin: GigaOpt postEco optimization
Info: 121 nets with fixed/cover wires excluded.
Info: 234 clock nets excluded from IPO operation.
*info: 234 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 121 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.055 TNS Slack -6150.535 Density 99.60
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.055|  -27.055|-6150.535|-6150.535|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.032|  -27.032|-6149.312|-6149.312|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.021|  -27.021|-6149.099|-6149.099|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.009|  -27.009|-6148.436|-6148.436|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.998|  -26.998|-6148.499|-6148.499|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.988|  -26.988|-6148.198|-6148.198|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.983|  -26.983|-6147.886|-6147.886|    99.59%|   0:00:05.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.983|  -26.983|-6147.886|-6147.886|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.6 real=0:00:08.0 mem=2040.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.7 real=0:00:08.0 mem=2040.6M) ***
** GigaOpt Optimizer WNS Slack -26.983 TNS Slack -6147.886 Density 99.59
*** Starting refinePlace (0:53:17 mem=2040.6M) ***
Total net bbox length = 1.241e+06 (5.845e+05 6.564e+05) (ext = 9.049e+04)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.241e+06 (5.845e+05 6.564e+05) (ext = 9.049e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2040.6MB
*** Finished refinePlace (0:53:17 mem=2040.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2040.6M)


Density : 0.9959
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2040.6M) ***
** GigaOpt Optimizer WNS Slack -26.983 TNS Slack -6147.886 Density 99.59
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:10.2 real=0:00:10.0 mem=2040.6M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -27.128 -> -26.983 (bump = -0.145)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -6061.305 -> -6147.786
Begin: GigaOpt TNS recovery
Info: 121 nets with fixed/cover wires excluded.
Info: 234 clock nets excluded from IPO operation.
*info: 234 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 121 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.983 TNS Slack -6147.886 Density 99.59
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.983|  -26.983|-6147.886|-6147.886|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.983|  -26.983|-6147.550|-6147.550|    99.59%|   0:00:02.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_8_/D  |
| -26.983|  -26.983|-6147.317|-6147.317|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -26.983|  -26.983|-6147.082|-6147.082|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -26.983|  -26.983|-6147.081|-6147.081|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_15_/D |
| -26.983|  -26.983|-6146.849|-6146.849|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -26.983|  -26.983|-6146.631|-6146.631|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_1_/D  |
| -26.983|  -26.983|-6146.612|-6146.612|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_3_/D  |
| -26.983|  -26.983|-6146.393|-6146.393|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
| -26.983|  -26.983|-6146.321|-6146.321|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -26.983|  -26.983|-6146.296|-6146.296|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -26.983|  -26.983|-6146.219|-6146.219|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -26.983|  -26.983|-6146.177|-6146.177|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -26.983|  -26.983|-6146.115|-6146.115|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -26.983|  -26.983|-6146.092|-6146.092|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -26.983|  -26.983|-6146.079|-6146.079|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -26.983|  -26.983|-6146.061|-6146.061|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -26.983|  -26.983|-6146.021|-6146.021|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -26.983|  -26.983|-6146.021|-6146.021|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -26.983|  -26.983|-6145.687|-6145.687|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -26.983|  -26.983|-6145.686|-6145.686|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -26.983|  -26.983|-6145.683|-6145.683|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -26.983|  -26.983|-6145.629|-6145.629|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -26.983|  -26.983|-6145.610|-6145.610|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -26.983|  -26.983|-6145.032|-6145.032|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.983|  -26.983|-6144.358|-6144.358|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.983|  -26.983|-6144.220|-6144.220|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.983|  -26.983|-6144.030|-6144.030|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.983|  -26.983|-6143.939|-6143.939|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.983|  -26.983|-6143.822|-6143.822|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.983|  -26.983|-6143.616|-6143.616|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.983|  -26.983|-6143.586|-6143.586|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.983|  -26.983|-6143.409|-6143.409|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.983|  -26.983|-6143.330|-6143.330|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -26.983|  -26.983|-6141.777|-6141.777|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -26.983|  -26.983|-6140.833|-6140.833|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -26.983|  -26.983|-6139.952|-6139.952|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -26.983|  -26.983|-6139.302|-6139.302|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -26.983|  -26.983|-6134.827|-6134.827|    99.59%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -26.983|  -26.983|-6134.795|-6134.795|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -26.983|  -26.983|-6124.392|-6124.392|    99.59%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -26.983|  -26.983|-6121.703|-6121.703|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -26.983|  -26.983|-6118.895|-6118.895|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -26.983|  -26.983|-6118.792|-6118.792|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
| -26.983|  -26.983|-6118.711|-6118.711|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -26.983|  -26.983|-6118.669|-6118.669|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -26.983|  -26.983|-6118.649|-6118.649|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -26.983|  -26.983|-6118.609|-6118.609|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -26.983|  -26.983|-6118.525|-6118.525|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -26.983|  -26.983|-6118.503|-6118.503|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -26.983|  -26.983|-6118.402|-6118.402|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
| -26.983|  -26.983|-6118.255|-6118.255|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -26.983|  -26.983|-6118.153|-6118.153|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -26.983|  -26.983|-6118.132|-6118.132|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
| -26.983|  -26.983|-6118.095|-6118.095|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -26.983|  -26.983|-6118.075|-6118.075|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -26.983|  -26.983|-6118.011|-6118.011|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -26.983|  -26.983|-6117.879|-6117.879|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -26.983|  -26.983|-6117.816|-6117.816|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -26.983|  -26.983|-6117.759|-6117.759|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -26.983|  -26.983|-6117.617|-6117.617|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -26.983|  -26.983|-6117.536|-6117.536|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -26.983|  -26.983|-6117.394|-6117.394|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
| -26.983|  -26.983|-6117.335|-6117.335|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
| -26.983|  -26.983|-6117.294|-6117.294|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_11_/D         |
| -26.983|  -26.983|-6117.176|-6117.176|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -26.983|  -26.983|-6117.116|-6117.116|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -26.983|  -26.983|-6117.097|-6117.097|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -26.983|  -26.983|-6116.978|-6116.978|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
| -26.983|  -26.983|-6116.897|-6116.897|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
| -26.983|  -26.983|-6116.834|-6116.834|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
| -26.983|  -26.983|-6116.814|-6116.814|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -26.983|  -26.983|-6116.463|-6116.463|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
| -26.983|  -26.983|-6116.130|-6116.130|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
| -26.983|  -26.983|-6116.090|-6116.090|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_9_/D          |
| -26.983|  -26.983|-6115.974|-6115.974|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
| -26.983|  -26.983|-6115.957|-6115.957|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
| -26.983|  -26.983|-6115.196|-6115.196|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
| -26.983|  -26.983|-6115.041|-6115.041|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -26.983|  -26.983|-6114.855|-6114.855|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
| -26.983|  -26.983|-6114.604|-6114.604|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -26.983|  -26.983|-6114.465|-6114.465|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -26.983|  -26.983|-6114.326|-6114.326|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -26.983|  -26.983|-6114.265|-6114.265|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
| -26.983|  -26.983|-6114.232|-6114.232|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
| -26.983|  -26.983|-6114.212|-6114.212|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_11_/D                                      |
| -26.983|  -26.983|-6114.175|-6114.175|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -26.983|  -26.983|-6114.085|-6114.085|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
| -26.983|  -26.983|-6114.068|-6114.068|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
| -26.983|  -26.983|-6113.949|-6113.949|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
| -26.983|  -26.983|-6113.909|-6113.909|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
| -26.983|  -26.983|-6113.752|-6113.752|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -26.983|  -26.983|-6113.734|-6113.734|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -26.983|  -26.983|-6113.433|-6113.433|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -26.983|  -26.983|-6113.168|-6113.168|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
| -26.983|  -26.983|-6112.056|-6112.056|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -26.983|  -26.983|-6111.450|-6111.450|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -26.983|  -26.983|-6111.415|-6111.415|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -26.983|  -26.983|-6111.298|-6111.298|    99.60%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
| -26.983|  -26.983|-6111.216|-6111.216|    99.60%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -26.983|  -26.983|-6111.159|-6111.159|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
| -26.983|  -26.983|-6110.926|-6110.926|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_8_/D                                       |
| -26.983|  -26.983|-6110.826|-6110.826|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_8_/D                                       |
| -26.983|  -26.983|-6110.807|-6110.807|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_8_/D                                       |
| -26.983|  -26.983|-6110.788|-6110.788|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
| -26.983|  -26.983|-6110.399|-6110.399|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -26.983|  -26.983|-6110.312|-6110.312|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -26.983|  -26.983|-6110.207|-6110.207|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -26.983|  -26.983|-6109.701|-6109.701|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_7_/D                                       |
| -26.983|  -26.983|-6109.660|-6109.660|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
| -26.983|  -26.983|-6109.556|-6109.556|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
| -26.983|  -26.983|-6109.350|-6109.350|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -26.983|  -26.983|-6109.239|-6109.239|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -26.983|  -26.983|-6109.167|-6109.167|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
| -26.983|  -26.983|-6109.105|-6109.105|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
| -26.983|  -26.983|-6109.045|-6109.045|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
| -26.983|  -26.983|-6108.992|-6108.992|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
| -26.983|  -26.983|-6108.717|-6108.717|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
| -26.983|  -26.983|-6108.191|-6108.191|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
| -26.983|  -26.983|-6108.103|-6108.103|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -26.983|  -26.983|-6107.931|-6107.931|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -26.983|  -26.983|-6107.762|-6107.762|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
| -26.983|  -26.983|-6107.463|-6107.463|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
| -26.983|  -26.983|-6107.443|-6107.443|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
| -26.983|  -26.983|-6107.251|-6107.251|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_6_/D                                       |
| -26.983|  -26.983|-6106.872|-6106.872|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
| -26.983|  -26.983|-6106.793|-6106.793|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
| -26.983|  -26.983|-6106.432|-6106.432|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -26.983|  -26.983|-6106.314|-6106.314|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
| -26.983|  -26.983|-6106.257|-6106.257|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
| -26.983|  -26.983|-6105.760|-6105.760|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
| -26.983|  -26.983|-6105.666|-6105.666|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
| -26.983|  -26.983|-6105.650|-6105.650|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
| -26.983|  -26.983|-6105.609|-6105.609|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
| -26.983|  -26.983|-6105.509|-6105.509|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
| -26.983|  -26.983|-6105.491|-6105.491|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
| -26.983|  -26.983|-6105.372|-6105.372|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
| -26.983|  -26.983|-6105.353|-6105.353|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
| -26.983|  -26.983|-6105.275|-6105.275|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -26.983|  -26.983|-6103.153|-6103.153|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -26.983|  -26.983|-6103.066|-6103.066|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -26.983|  -26.983|-6102.928|-6102.928|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
| -26.983|  -26.983|-6101.674|-6101.674|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
| -26.983|  -26.983|-6100.502|-6100.502|    99.61%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
| -26.983|  -26.983|-6098.575|-6098.575|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -26.983|  -26.983|-6098.082|-6098.082|    99.61%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -26.983|  -26.983|-6097.140|-6097.140|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
| -26.983|  -26.983|-6097.100|-6097.100|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
| -26.983|  -26.983|-6096.920|-6096.920|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
| -26.983|  -26.983|-6096.473|-6096.473|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
| -26.983|  -26.983|-6096.329|-6096.329|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -26.983|  -26.983|-6096.228|-6096.228|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -26.983|  -26.983|-6096.209|-6096.209|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
| -26.983|  -26.983|-6095.833|-6095.833|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -26.983|  -26.983|-6095.345|-6095.345|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
| -26.983|  -26.983|-6095.302|-6095.302|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
| -26.983|  -26.983|-6095.201|-6095.201|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
| -26.983|  -26.983|-6095.099|-6095.099|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_6_/D                                       |
| -26.983|  -26.983|-6095.004|-6095.004|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
| -26.983|  -26.983|-6094.965|-6094.965|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
| -26.983|  -26.983|-6094.192|-6094.192|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -26.983|  -26.983|-6093.688|-6093.688|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
| -26.983|  -26.983|-6093.008|-6093.008|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
| -26.983|  -26.983|-6092.831|-6092.831|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
| -26.983|  -26.983|-6092.809|-6092.809|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -26.983|  -26.983|-6091.948|-6091.948|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -26.983|  -26.983|-6091.827|-6091.827|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
| -26.983|  -26.983|-6091.546|-6091.546|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
| -26.983|  -26.983|-6091.274|-6091.274|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -26.983|  -26.983|-6090.909|-6090.909|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.983|  -26.983|-6090.684|-6090.684|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -26.983|  -26.983|-6090.406|-6090.406|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
| -26.983|  -26.983|-6090.094|-6090.094|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -26.983|  -26.983|-6090.020|-6090.020|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -26.983|  -26.983|-6089.915|-6089.915|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.983|  -26.983|-6089.875|-6089.875|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -26.983|  -26.983|-6089.856|-6089.856|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
| -26.983|  -26.983|-6089.775|-6089.775|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
| -26.983|  -26.983|-6089.737|-6089.737|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
| -26.983|  -26.983|-6089.679|-6089.679|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
| -26.983|  -26.983|-6089.659|-6089.659|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
| -26.983|  -26.983|-6089.633|-6089.633|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -26.983|  -26.983|-6089.538|-6089.538|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -26.983|  -26.983|-6089.325|-6089.325|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -26.983|  -26.983|-6089.244|-6089.244|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_5_/D                                       |
| -26.983|  -26.983|-6087.669|-6087.669|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.983|  -26.983|-6086.480|-6086.480|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
| -26.983|  -26.983|-6086.106|-6086.106|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -26.983|  -26.983|-6085.014|-6085.014|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
| -26.983|  -26.983|-6084.571|-6084.571|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
| -26.983|  -26.983|-6083.265|-6083.265|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -26.983|  -26.983|-6082.808|-6082.808|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -26.983|  -26.983|-6081.580|-6081.580|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -26.983|  -26.983|-6081.482|-6081.482|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
| -26.983|  -26.983|-6081.442|-6081.442|    99.62%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -26.983|  -26.983|-6081.375|-6081.375|    99.62%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
| -26.983|  -26.983|-6081.154|-6081.154|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
| -26.983|  -26.983|-6081.136|-6081.136|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -26.983|  -26.983|-6081.097|-6081.097|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -26.983|  -26.983|-6081.086|-6081.086|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -26.983|  -26.983|-6081.072|-6081.072|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -26.983|  -26.983|-6081.072|-6081.072|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:07 real=0:01:07 mem=2040.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:08 real=0:01:07 mem=2040.6M) ***
** GigaOpt Optimizer WNS Slack -26.983 TNS Slack -6081.072 Density 99.63
*** Starting refinePlace (0:54:32 mem=2040.6M) ***
Total net bbox length = 1.242e+06 (5.850e+05 6.571e+05) (ext = 9.049e+04)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.242e+06 (5.850e+05 6.571e+05) (ext = 9.049e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2040.6MB
*** Finished refinePlace (0:54:32 mem=2040.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2040.6M)


Density : 0.9963
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=2040.6M) ***
** GigaOpt Optimizer WNS Slack -26.983 TNS Slack -6081.073 Density 99.63
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:10 real=0:01:10 mem=2040.6M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.129%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 121 nets with fixed/cover wires excluded.
Info: 234 clock nets excluded from IPO operation.
*info: 234 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 121 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.983 TNS Slack -6081.073 Density 99.63
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_15_/D |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:03.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:02.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:02.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:01.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_5_/D                                       |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -26.983|  -26.983|-6081.073|-6081.073|    99.63%|   0:00:00.0| 2040.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.3 real=0:00:13.0 mem=2040.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.4 real=0:00:13.0 mem=2040.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:14.1 real=0:00:14.0 mem=2040.6M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:10:15, real = 0:10:12, mem = 1883.6M, totSessionCpu=0:54:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=1883.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=1883.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1891.6M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1891.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.983 | -26.983 |  0.533  |
|           TNS (ns):| -6081.1 | -6081.1 |  0.000  |
|    Violating Paths:|  2523   |  2523   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.197%
       (99.626% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1891.6M
Info: 121 nets with fixed/cover wires excluded.
Info: 234 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1577.75MB/1577.75MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1577.75MB/1577.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1577.75MB/1577.75MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-19 13:05:49 (2025-Mar-19 20:05:49 GMT)
2025-Mar-19 13:05:50 (2025-Mar-19 20:05:50 GMT): 10%
2025-Mar-19 13:05:50 (2025-Mar-19 20:05:50 GMT): 20%
2025-Mar-19 13:05:50 (2025-Mar-19 20:05:50 GMT): 30%
2025-Mar-19 13:05:50 (2025-Mar-19 20:05:50 GMT): 40%
2025-Mar-19 13:05:50 (2025-Mar-19 20:05:50 GMT): 50%
2025-Mar-19 13:05:50 (2025-Mar-19 20:05:50 GMT): 60%
2025-Mar-19 13:05:50 (2025-Mar-19 20:05:50 GMT): 70%
2025-Mar-19 13:05:50 (2025-Mar-19 20:05:50 GMT): 80%
2025-Mar-19 13:05:50 (2025-Mar-19 20:05:50 GMT): 90%

Finished Levelizing
2025-Mar-19 13:05:50 (2025-Mar-19 20:05:50 GMT)

Starting Activity Propagation
2025-Mar-19 13:05:50 (2025-Mar-19 20:05:50 GMT)
2025-Mar-19 13:05:51 (2025-Mar-19 20:05:51 GMT): 10%
2025-Mar-19 13:05:51 (2025-Mar-19 20:05:51 GMT): 20%

Finished Activity Propagation
2025-Mar-19 13:05:52 (2025-Mar-19 20:05:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1583.82MB/1583.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-19 13:05:52 (2025-Mar-19 20:05:52 GMT)
 ... Calculating switching power
2025-Mar-19 13:05:52 (2025-Mar-19 20:05:52 GMT): 10%
2025-Mar-19 13:05:52 (2025-Mar-19 20:05:52 GMT): 20%
2025-Mar-19 13:05:52 (2025-Mar-19 20:05:52 GMT): 30%
2025-Mar-19 13:05:52 (2025-Mar-19 20:05:52 GMT): 40%
2025-Mar-19 13:05:52 (2025-Mar-19 20:05:52 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-19 13:05:54 (2025-Mar-19 20:05:54 GMT): 60%
2025-Mar-19 13:05:57 (2025-Mar-19 20:05:57 GMT): 70%
2025-Mar-19 13:06:00 (2025-Mar-19 20:06:00 GMT): 80%
2025-Mar-19 13:06:01 (2025-Mar-19 20:06:01 GMT): 90%

Finished Calculating power
2025-Mar-19 13:06:02 (2025-Mar-19 20:06:02 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1583.82MB/1583.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1583.82MB/1583.82MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1583.82MB/1583.82MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-19 13:06:02 (2025-Mar-19 20:06:02 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      112.28541801 	   56.9801%
Total Switching Power:      77.75294473 	   39.4563%
Total Leakage Power:         7.02249721 	    3.5636%
Total Power:               197.06085987
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.38       3.643      0.3109       49.34       25.04
Macro                                  0       1.003       5.267        6.27       3.182
IO                                     0           0     7.6e-07     7.6e-07   3.857e-07
Combinational                      61.75       64.53       1.409       127.7        64.8
Clock (Combinational)              5.154       8.575     0.03508       13.76       6.984
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              112.3       77.75       7.022       197.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      112.3       77.75       7.022       197.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.154       8.575     0.03508       13.76       6.984
-----------------------------------------------------------------------------------------
Total                              5.154       8.575     0.03508       13.76       6.984
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.4273
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002645
* 		Total Cap: 	3.83655e-10 F
* 		Total instances in design: 147994
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 107994
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1594.64MB/1594.64MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -26.983  TNS Slack -6081.073 Density 99.63
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.63%|        -| -26.983|-6081.073|   0:00:00.0| 2058.4M|
|    99.63%|        0| -26.983|-6081.073|   0:00:04.0| 2064.4M|
|    99.63%|        0| -26.983|-6081.073|   0:00:29.0| 2068.4M|
|    99.63%|        1| -26.983|-6081.073|   0:00:04.0| 2073.2M|
|    99.55%|     1246| -26.978|-6080.663|   0:00:16.0| 2077.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -26.978  TNS Slack -6080.663 Density 99.55
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:55.8) (real = 0:00:55.0) **
Executing incremental physical updates
*** Starting refinePlace (0:56:05 mem=2042.9M) ***
Total net bbox length = 1.242e+06 (5.850e+05 6.571e+05) (ext = 9.049e+04)
Density distribution unevenness ratio = 1.953%
Density distribution unevenness ratio = 1.929%
Move report: Timing Driven Placement moves 91889 insts, mean move: 0.63 um, max move: 19.80 um
	Max move on inst (core_instance/sfp_instance/U448_dup): (471.00, 1131.40) --> (458.40, 1124.20)
	Runtime: CPU: 0:00:18.8 REAL: 0:00:19.0 MEM: 2087.3MB
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.238e+06 (5.842e+05 6.537e+05) (ext = 9.050e+04)
Runtime: CPU: 0:00:19.0 REAL: 0:00:19.0 MEM: 2087.3MB
*** Finished refinePlace (0:56:24 mem=2087.3M) ***
Checking setup slack degradation ...
Info: 121 nets with fixed/cover wires excluded.
Info: 234 clock nets excluded from IPO operation.
Info: 121 nets with fixed/cover wires excluded.
Info: 234 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.978|  -26.978|-6080.663|-6080.663|    99.55%|   0:00:00.0| 2121.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2121.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2121.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1798.28MB/1798.28MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1798.28MB/1798.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1798.28MB/1798.28MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT)
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT): 10%
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT): 20%
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT): 30%
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT): 40%
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT): 50%
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT): 60%
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT): 70%
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT): 80%
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT): 90%

Finished Levelizing
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT)

Starting Activity Propagation
2025-Mar-19 13:07:27 (2025-Mar-19 20:07:27 GMT)
2025-Mar-19 13:07:28 (2025-Mar-19 20:07:28 GMT): 10%
2025-Mar-19 13:07:28 (2025-Mar-19 20:07:28 GMT): 20%

Finished Activity Propagation
2025-Mar-19 13:07:29 (2025-Mar-19 20:07:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1798.28MB/1798.28MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-19 13:07:29 (2025-Mar-19 20:07:29 GMT)
 ... Calculating switching power
2025-Mar-19 13:07:29 (2025-Mar-19 20:07:29 GMT): 10%
2025-Mar-19 13:07:29 (2025-Mar-19 20:07:29 GMT): 20%
2025-Mar-19 13:07:30 (2025-Mar-19 20:07:30 GMT): 30%
2025-Mar-19 13:07:30 (2025-Mar-19 20:07:30 GMT): 40%
2025-Mar-19 13:07:30 (2025-Mar-19 20:07:30 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-19 13:07:31 (2025-Mar-19 20:07:31 GMT): 60%
2025-Mar-19 13:07:35 (2025-Mar-19 20:07:35 GMT): 70%
2025-Mar-19 13:07:38 (2025-Mar-19 20:07:38 GMT): 80%
2025-Mar-19 13:07:38 (2025-Mar-19 20:07:38 GMT): 90%

Finished Calculating power
2025-Mar-19 13:07:39 (2025-Mar-19 20:07:39 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1798.28MB/1798.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1798.28MB/1798.28MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:13, mem(process/total)=1798.28MB/1798.28MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-19 13:07:39 (2025-Mar-19 20:07:39 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      112.01155740 	   56.9540%
Total Switching Power:      77.65272026 	   39.4837%
Total Leakage Power:         7.00609710 	    3.5624%
Total Power:               196.67037468
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.39       3.635      0.3109       49.34       25.09
Macro                                  0       1.003       5.267        6.27       3.188
IO                                     0           0     7.6e-07     7.6e-07   3.864e-07
Combinational                      61.46       64.44       1.393       127.3       64.73
Clock (Combinational)              5.154       8.575     0.03508       13.76       6.998
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                112       77.65       7.006       196.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        112       77.65       7.006       196.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.154       8.575     0.03508       13.76       6.998
-----------------------------------------------------------------------------------------
Total                              5.154       8.575     0.03508       13.76       6.998
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.4273
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002645
* 		Total Cap: 	3.82671e-10 F
* 		Total instances in design: 147993
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 107994
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1798.28MB/1798.28MB)

*** Finished Leakage Power Optimization (cpu=0:01:37, real=0:01:36, mem=1923.44M, totSessionCpu=0:56:45).
Extraction called for design 'fullchip' of instances=147993 and nets=47282 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1896.598M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1986.78 CPU=0:00:07.8 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:10.3  real=0:00:10.0  mem= 1986.8M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1617.27MB/1617.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1617.28MB/1617.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1617.28MB/1617.28MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-19 13:07:54 (2025-Mar-19 20:07:54 GMT)
2025-Mar-19 13:07:54 (2025-Mar-19 20:07:54 GMT): 10%
2025-Mar-19 13:07:55 (2025-Mar-19 20:07:55 GMT): 20%

Finished Activity Propagation
2025-Mar-19 13:07:56 (2025-Mar-19 20:07:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1617.84MB/1617.84MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-19 13:07:56 (2025-Mar-19 20:07:56 GMT)
 ... Calculating switching power
2025-Mar-19 13:07:56 (2025-Mar-19 20:07:56 GMT): 10%
2025-Mar-19 13:07:56 (2025-Mar-19 20:07:56 GMT): 20%
2025-Mar-19 13:07:56 (2025-Mar-19 20:07:56 GMT): 30%
2025-Mar-19 13:07:56 (2025-Mar-19 20:07:56 GMT): 40%
2025-Mar-19 13:07:56 (2025-Mar-19 20:07:56 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-19 13:07:58 (2025-Mar-19 20:07:58 GMT): 60%
2025-Mar-19 13:08:01 (2025-Mar-19 20:08:01 GMT): 70%
2025-Mar-19 13:08:04 (2025-Mar-19 20:08:04 GMT): 80%
2025-Mar-19 13:08:05 (2025-Mar-19 20:08:05 GMT): 90%

Finished Calculating power
2025-Mar-19 13:08:06 (2025-Mar-19 20:08:06 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1618.62MB/1618.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1618.62MB/1618.62MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1618.62MB/1618.62MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-19 13:08:06 (2025-Mar-19 20:08:06 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      112.01151216 	   56.9539%
Total Switching Power:      77.65272026 	   39.4837%
Total Leakage Power:         7.00609710 	    3.5624%
Total Power:               196.67032945
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.39       3.635      0.3109       49.34       25.09
Macro                                  0       1.003       5.267        6.27       3.188
IO                                     0           0     7.6e-07     7.6e-07   3.864e-07
Combinational                      61.46       64.44       1.393       127.3       64.73
Clock (Combinational)              5.154       8.575     0.03508       13.76       6.998
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                112       77.65       7.006       196.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        112       77.65       7.006       196.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.154       8.575     0.03508       13.76       6.998
-----------------------------------------------------------------------------------------
Total                              5.154       8.575     0.03508       13.76       6.998
-----------------------------------------------------------------------------------------
Total leakage power = 7.0061 mW
Cell usage statistics:  
Library tcbn65gpluswc , 147990 cells ( 100.000000%) , 7.0061 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total)=1631.87MB/1631.87MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:35, real = 0:12:32, mem = 1923.4M, totSessionCpu=0:57:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=1923.4M
** Profile ** Other data :  cpu=0:00:00.4, mem=1923.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1933.4M
** Profile ** Total reports :  cpu=0:00:02.8, mem=1925.4M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1925.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.977 | -26.977 |  0.035  |
|           TNS (ns):| -6080.7 | -6080.7 |  0.000  |
|    Violating Paths:|  2524   |  2524   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.123%
       (99.551% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1925.4M
**optDesign ... cpu = 0:12:39, real = 0:12:36, mem = 1923.4M, totSessionCpu=0:57:16 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          16  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
*** Message Summary: 23 warning(s), 16 error(s)

**ccopt_design ... cpu = 0:15:08, real = 0:15:04, mem = 1848.5M, totSessionCpu=0:57:16 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1854.6M, totSessionCpu=0:57:19 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1854.6M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 642
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 642
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:57:20 mem=1854.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:09.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:09.0 totSessionCpu=0:00:22.6 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=0:00:22.7 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [58390 node(s), 164015 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:00:26.0 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:16.1 real=0:00:17.0 totSessionCpu=0:57:36 mem=1854.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1854.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1862.6M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1862.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=1862.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1862.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.977 | -26.977 |  0.035  |
|           TNS (ns):| -6080.7 | -6080.7 |  0.000  |
|    Violating Paths:|  2524   |  2524   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.255  | -0.255  |  0.000  |
|           TNS (ns):|-147.799 |-147.799 |  0.000  |
|    Violating Paths:|  1286   |  1286   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.123%
       (99.551% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1868.6M, totSessionCpu=0:57:42 **
*info: Run optDesign holdfix with 1 thread.
Info: 121 nets with fixed/cover wires excluded.
Info: 234 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:23.0 real=0:00:24.0 totSessionCpu=0:57:43 mem=2103.1M density=99.551% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2553
      TNS :    -147.7988
      #VP :         1286
  Density :      99.551%
------------------------------------------------------------------------------------------
 cpu=0:00:23.8 real=0:00:25.0 totSessionCpu=0:57:44 mem=2103.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2553
      TNS :    -147.7988
      #VP :         1286
  Density :      99.551%
------------------------------------------------------------------------------------------
 cpu=0:00:23.9 real=0:00:25.0 totSessionCpu=0:57:44 mem=2103.1M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:24.2 real=0:00:25.0 totSessionCpu=0:57:44 mem=2103.1M density=99.551% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 4249 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:24.4 real=0:00:25.0 totSessionCpu=0:57:44 mem=2103.1M density=99.551%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1923.9M, totSessionCpu=0:57:45 **
** Profile ** Start :  cpu=0:00:00.0, mem=1923.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=1923.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.2  real=0:00:09.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=0:00:36.6 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-7:0-8.-2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:11.4, mem=1931.9M
** Profile ** Total reports :  cpu=0:00:02.7, mem=1923.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1923.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.977 | -26.977 |  0.035  |
|           TNS (ns):| -6080.7 | -6080.7 |  0.000  |
|    Violating Paths:|  2524   |  2524   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.255  | -0.255  |  0.000  |
|           TNS (ns):|-147.799 |-147.799 |  0.000  |
|    Violating Paths:|  1286   |  1286   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.123%
       (99.551% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1923.3M
**optDesign ... cpu = 0:00:41, real = 0:00:43, mem = 1921.3M, totSessionCpu=0:58:00 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1921.3M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1507.68 (MB), peak = 1832.59 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1857.2M, init mem=1857.2M)
Overlapping with other instance:	78709
Orientation Violation:	74040
*info: Placed = 147993         (Fixed = 122)
*info: Unplaced = 0           
Placement Density:99.55%(974557/978952)
Finished checkPlace (cpu: total=0:00:01.7, vio checks=0:00:00.6; mem=1857.2M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (121) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1857.2M) ***
#Start route 238 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 19 13:09:04 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q14_reg_9_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 396.700 1146.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q15_reg_9_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 397.100 1142.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q15_reg_10_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 403.500 1139.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q14_reg_6_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 402.300 1141.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q15_reg_7_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 391.900 1145.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q15_reg_6_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 394.500 1138.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_7_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 391.900 1138.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_7_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 391.900 1135.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 383.900 1143.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 383.900 1139.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 383.900 1137.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 383.500 1128.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 382.700 1127.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 384.100 1120.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 382.100 1121.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 384.100 1134.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_8_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 392.500 1130.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_8_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 392.500 1132.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_10_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 406.700 1130.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_2_ connects to NET core_instance/ofifo_inst/CTS_62 at location ( 401.500 1125.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_1__fifo_instance/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_1__fifo_instance/CTS_21 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_1__fifo_instance/CTS_20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_61 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_50 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/fifo_inst_int/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/fifo_inst_int/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_48 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_47 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_46 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_44 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_84 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47280 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_11. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100000 FILLER_99999. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100001 FILLER_99812. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100001 FILLER_99813. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100002 FILLER_100189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100002 FILLER_99815. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100003 FILLER_100191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100003 FILLER_100190. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100004 FILLER_99626. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100004 FILLER_99816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100005 FILLER_100192. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100005 FILLER_99818. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100006 FILLER_100008. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9763. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100013 FILLER_100389. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100013 FILLER_100390. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100014 FILLER_100015. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100015 FILLER_99827. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100016 FILLER_99827. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100016 FILLER_100017. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 53835 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1573.93 (MB), peak = 1832.59 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 559.475 566.910 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 555.675 572.310 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 574.875 568.710 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 563.275 568.710 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 559.675 570.510 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 583.475 572.310 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 555.875 575.910 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 586.075 570.510 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 573.675 572.310 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 560.875 575.910 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 560.275 575.910 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 582.875 574.110 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 556.075 579.510 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 573.875 575.910 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 556.275 574.110 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 559.875 579.510 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 571.720 570.690 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 577.720 577.890 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 569.520 576.090 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 578.720 581.490 ) on M1 for NET core_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#105 routed nets are extracted.
#    103 (0.22%) extracted nets are partially routed.
#16 routed nets are imported.
#117 (0.25%) nets are without wires.
#47044 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47282.
#
#Number of eco nets is 103
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 19 13:09:11 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 19 13:09:13 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        4442        4157      240660    92.77%
#  Metal 2        V        3187        3113      240660    49.14%
#  Metal 3        H        4502        4097      240660    47.65%
#  Metal 4        V        3309        2991      240660    47.69%
#  Metal 5        H        8599           0      240660     0.01%
#  Metal 6        V        6299           1      240660     0.05%
#  Metal 7        H        1861         289      240660     4.95%
#  Metal 8        V        1575           0      240660     0.00%
#  --------------------------------------------------------------
#  Total                  33776      25.79%  1925280    30.28%
#
#  238 nets (0.50%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1603.04 (MB), peak = 1832.59 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1605.64 (MB), peak = 1832.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.46 (MB), peak = 1832.59 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1608.46 (MB), peak = 1832.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1584 (skipped).
#Total number of nets with skipped attribute = 45460 (skipped).
#Total number of routable nets = 238.
#Total number of nets in the design = 47282.
#
#218 routable nets have only global wires.
#20 routable nets have only detail routed wires.
#45460 skipped nets have only detail routed wires.
#218 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                218               0  
#------------------------------------------------
#        Total                218               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                238                241           45219  
#-------------------------------------------------------------------
#        Total                238                241           45219  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      1(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 238
#Total wire length = 38501 um.
#Total half perimeter of net bounding box = 16361 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 516 um.
#Total wire length on LAYER M3 = 21763 um.
#Total wire length on LAYER M4 = 16111 um.
#Total wire length on LAYER M5 = 102 um.
#Total wire length on LAYER M6 = 6 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15250
#Total number of multi-cut vias = 86 (  0.6%)
#Total number of single cut vias = 15164 ( 99.4%)
#Up-Via Summary (total 15250):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5512 ( 98.5%)        86 (  1.5%)       5598
#  Metal 2        4789 (100.0%)         0 (  0.0%)       4789
#  Metal 3        4797 (100.0%)         0 (  0.0%)       4797
#  Metal 4          64 (100.0%)         0 (  0.0%)         64
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                15164 ( 99.4%)        86 (  0.6%)      15250 
#
#Total number of involved priority nets 218
#Maximum src to sink distance for priority net 573.5
#Average of max src_to_sink distance for priority net 56.9
#Average of ave src_to_sink distance for priority net 35.1
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1612.84 (MB), peak = 1832.59 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.57 (MB), peak = 1832.59 (MB)
#Start Track Assignment.
#Done with 1570 horizontal wires in 5 hboxes and 784 vertical wires in 4 hboxes.
#Done with 14 horizontal wires in 5 hboxes and 11 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 238
#Total wire length = 39663 um.
#Total half perimeter of net bounding box = 16361 um.
#Total wire length on LAYER M1 = 1160 um.
#Total wire length on LAYER M2 = 518 um.
#Total wire length on LAYER M3 = 21698 um.
#Total wire length on LAYER M4 = 16157 um.
#Total wire length on LAYER M5 = 121 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14979
#Total number of multi-cut vias = 86 (  0.6%)
#Total number of single cut vias = 14893 ( 99.4%)
#Up-Via Summary (total 14979):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5389 ( 98.4%)        86 (  1.6%)       5475
#  Metal 2        4667 (100.0%)         0 (  0.0%)       4667
#  Metal 3        4774 (100.0%)         0 (  0.0%)       4774
#  Metal 4          61 (100.0%)         0 (  0.0%)         61
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                14893 ( 99.4%)        86 (  0.6%)      14979 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1606.06 (MB), peak = 1832.59 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 42.71 (MB)
#Total memory = 1606.07 (MB)
#Peak memory = 1832.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1644.34 (MB), peak = 1832.59 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1640.65 (MB), peak = 1832.59 (MB)
#    completing 30% with 1 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1642.37 (MB), peak = 1832.59 (MB)
#    completing 40% with 12 violations
#    cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1640.84 (MB), peak = 1832.59 (MB)
#    completing 50% with 12 violations
#    cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1631.93 (MB), peak = 1832.59 (MB)
#    completing 60% with 12 violations
#    cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1631.93 (MB), peak = 1832.59 (MB)
#    completing 70% with 17 violations
#    cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1633.77 (MB), peak = 1832.59 (MB)
#    completing 80% with 17 violations
#    cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1633.78 (MB), peak = 1832.59 (MB)
#    completing 90% with 17 violations
#    cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1633.78 (MB), peak = 1832.59 (MB)
#    completing 100% with 17 violations
#    cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1633.78 (MB), peak = 1832.59 (MB)
# ECO: 2.6% of the total area was rechecked for DRC, and 7.5% required routing.
#    number of violations = 17
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut   Totals
#	M1            1        1       11        1        1       15
#	M2            2        0        0        0        0        2
#	Totals        3        1       11        1        1       17
#2039 out of 147993 instances need to be verified(marked ipoed).
#5.3% of the total area is being checked for drcs
#5.3% of the total area was checked
#    number of violations = 17
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut   Totals
#	M1            1        1       11        1        1       15
#	M2            2        0        0        0        0        2
#	Totals        3        1       11        1        1       17
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1630.17 (MB), peak = 1832.59 (MB)
#start 1st optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            2        1        3
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1618.43 (MB), peak = 1832.59 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.55 (MB), peak = 1832.59 (MB)
#start 3rd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.43 (MB), peak = 1832.59 (MB)
#start 4th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.17 (MB), peak = 1832.59 (MB)
#start 5th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.98 (MB), peak = 1832.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 238
#Total wire length = 34148 um.
#Total half perimeter of net bounding box = 16361 um.
#Total wire length on LAYER M1 = 113 um.
#Total wire length on LAYER M2 = 5735 um.
#Total wire length on LAYER M3 = 17194 um.
#Total wire length on LAYER M4 = 11103 um.
#Total wire length on LAYER M5 = 2 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12409
#Total number of multi-cut vias = 211 (  1.7%)
#Total number of single cut vias = 12198 ( 98.3%)
#Up-Via Summary (total 12409):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5443 ( 96.3%)       211 (  3.7%)       5654
#  Metal 2        4243 (100.0%)         0 (  0.0%)       4243
#  Metal 3        2506 (100.0%)         0 (  0.0%)       2506
#  Metal 4           4 (100.0%)         0 (  0.0%)          4
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                12198 ( 98.3%)       211 (  1.7%)      12409 
#
#Total number of DRC violations = 2
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 2
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:54
#Elapsed time = 00:00:54
#Increased memory = -7.86 (MB)
#Total memory = 1598.21 (MB)
#Peak memory = 1832.59 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:54
#Elapsed time = 00:00:54
#Increased memory = -7.86 (MB)
#Total memory = 1598.21 (MB)
#Peak memory = 1832.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:01:08
#Increased memory = -35.96 (MB)
#Total memory = 1535.78 (MB)
#Peak memory = 1832.59 (MB)
#Number of warnings = 85
#Total number of warnings = 158
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 19 13:10:12 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 19 13:10:12 2025
#
#Generating timing data, please wait...
#45698 total nets, 238 already routed, 238 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1947.13 CPU=0:00:07.7 REAL=0:00:08.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1533.45 (MB), peak = 1832.59 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_16363.tif.gz ...
#Read in timing information for 358 ports, 39999 instances from timing file .timing_file_16363.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47280 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 53835 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#241/45698 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1529.28 (MB), peak = 1832.59 (MB)
#Merging special wires...
#Number of eco nets is 1118
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 19 13:10:36 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 19 13:10:38 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        4442        4157      240660    92.77%
#  Metal 2        V        3187        3113      240660    49.14%
#  Metal 3        H        4502        4097      240660    47.65%
#  Metal 4        V        3309        2991      240660    47.69%
#  Metal 5        H        8599           0      240660     0.01%
#  Metal 6        V        6299           1      240660     0.05%
#  Metal 7        H        1861         289      240660     4.95%
#  Metal 8        V        1575           0      240660     0.00%
#  --------------------------------------------------------------
#  Total                  33776      25.79%  1925280    30.28%
#
#  238 nets (0.50%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1558.59 (MB), peak = 1832.59 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1561.98 (MB), peak = 1832.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1575.19 (MB), peak = 1832.59 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1591.16 (MB), peak = 1832.59 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1606.83 (MB), peak = 1832.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1584 (skipped).
#Total number of routable nets = 45698.
#Total number of nets in the design = 47282.
#
#44826 routable nets have only global wires.
#872 routable nets have only detail routed wires.
#241 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#238 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                241           44585  
#------------------------------------------------
#        Total                241           44585  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                238                241           45219  
#-------------------------------------------------------------------
#        Total                238                241           45219  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     30(0.13%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.13%)
#   Metal 2    762(0.62%)    223(0.18%)     71(0.06%)     16(0.01%)   (0.87%)
#   Metal 3     52(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      3(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    847(0.06%)    223(0.02%)     71(0.01%)     16(0.00%)   (0.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
#  Overflow after GR: 0.01% H + 0.15% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 238
#Total wire length = 1305648 um.
#Total half perimeter of net bounding box = 1288305 um.
#Total wire length on LAYER M1 = 329 um.
#Total wire length on LAYER M2 = 235550 um.
#Total wire length on LAYER M3 = 357777 um.
#Total wire length on LAYER M4 = 179579 um.
#Total wire length on LAYER M5 = 183114 um.
#Total wire length on LAYER M6 = 220626 um.
#Total wire length on LAYER M7 = 67082 um.
#Total wire length on LAYER M8 = 61592 um.
#Total number of vias = 299812
#Total number of multi-cut vias = 211 (  0.1%)
#Total number of single cut vias = 299601 ( 99.9%)
#Up-Via Summary (total 299812):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      149727 ( 99.9%)       211 (  0.1%)     149938
#  Metal 2       97916 (100.0%)         0 (  0.0%)      97916
#  Metal 3       28722 (100.0%)         0 (  0.0%)      28722
#  Metal 4       13425 (100.0%)         0 (  0.0%)      13425
#  Metal 5        4824 (100.0%)         0 (  0.0%)       4824
#  Metal 6        2731 (100.0%)         0 (  0.0%)       2731
#  Metal 7        2256 (100.0%)         0 (  0.0%)       2256
#-----------------------------------------------------------
#               299601 ( 99.9%)       211 (  0.1%)     299812 
#
#Max overcon = 12 tracks.
#Total overcon = 0.09%.
#Worst layer Gcell overcon rate = 0.04%.
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1606.52 (MB), peak = 1832.59 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1569.61 (MB), peak = 1832.59 (MB)
#Start Track Assignment.
#Done with 60284 horizontal wires in 5 hboxes and 59588 vertical wires in 4 hboxes.
#Done with 12394 horizontal wires in 5 hboxes and 10495 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 238
#Total wire length = 1346558 um.
#Total half perimeter of net bounding box = 1288305 um.
#Total wire length on LAYER M1 = 30687 um.
#Total wire length on LAYER M2 = 233665 um.
#Total wire length on LAYER M3 = 367399 um.
#Total wire length on LAYER M4 = 179794 um.
#Total wire length on LAYER M5 = 184873 um.
#Total wire length on LAYER M6 = 220972 um.
#Total wire length on LAYER M7 = 67395 um.
#Total wire length on LAYER M8 = 61773 um.
#Total number of vias = 299812
#Total number of multi-cut vias = 211 (  0.1%)
#Total number of single cut vias = 299601 ( 99.9%)
#Up-Via Summary (total 299812):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      149727 ( 99.9%)       211 (  0.1%)     149938
#  Metal 2       97916 (100.0%)         0 (  0.0%)      97916
#  Metal 3       28722 (100.0%)         0 (  0.0%)      28722
#  Metal 4       13425 (100.0%)         0 (  0.0%)      13425
#  Metal 5        4824 (100.0%)         0 (  0.0%)       4824
#  Metal 6        2731 (100.0%)         0 (  0.0%)       2731
#  Metal 7        2256 (100.0%)         0 (  0.0%)       2256
#-----------------------------------------------------------
#               299601 ( 99.9%)       211 (  0.1%)     299812 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1591.36 (MB), peak = 1832.59 (MB)
#
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = 70.50 (MB)
#Total memory = 1591.37 (MB)
#Peak memory = 1832.59 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 2804 violations
#    cpu time = 00:00:56, elapsed time = 00:00:56, memory = 1629.57 (MB), peak = 1832.59 (MB)
#    completing 20% with 5832 violations
#    cpu time = 00:01:55, elapsed time = 00:01:55, memory = 1630.82 (MB), peak = 1832.59 (MB)
#    completing 30% with 9265 violations
#    cpu time = 00:03:09, elapsed time = 00:03:09, memory = 1634.15 (MB), peak = 1832.59 (MB)
#    completing 40% with 20906 violations
#    cpu time = 00:07:07, elapsed time = 00:07:07, memory = 1629.98 (MB), peak = 1832.59 (MB)
#    completing 50% with 20911 violations
#    cpu time = 00:07:09, elapsed time = 00:07:09, memory = 1632.77 (MB), peak = 1832.59 (MB)
#    completing 60% with 20912 violations
#    cpu time = 00:07:12, elapsed time = 00:07:12, memory = 1614.47 (MB), peak = 1832.59 (MB)
#    completing 70% with 25721 violations
#    cpu time = 00:09:06, elapsed time = 00:09:06, memory = 1633.67 (MB), peak = 1832.59 (MB)
#    completing 80% with 25722 violations
#    cpu time = 00:09:07, elapsed time = 00:09:06, memory = 1633.89 (MB), peak = 1832.59 (MB)
#    completing 90% with 25722 violations
#    cpu time = 00:09:07, elapsed time = 00:09:06, memory = 1633.89 (MB), peak = 1832.59 (MB)
#    completing 100% with 25729 violations
#    cpu time = 00:09:11, elapsed time = 00:09:10, memory = 1627.30 (MB), peak = 1832.59 (MB)
#    number of violations = 25729
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          716      173     2299     9600     1543      631      391    15353
#	M2         4214     3390     2534        1        0        0      198    10337
#	M3            5        1       24        0        0        0        1       31
#	M4            0        0        7        0        0        0        0        7
#	M5            0        0        0        0        0        0        1        1
#	Totals     4935     3564     4864     9601     1543      631      591    25729
#cpu time = 00:09:11, elapsed time = 00:09:11, memory = 1627.52 (MB), peak = 1832.59 (MB)
#start 1st optimization iteration ...
#    completing 10% with 25246 violations
#    cpu time = 00:02:14, elapsed time = 00:02:14, memory = 1701.67 (MB), peak = 1832.59 (MB)
#    completing 20% with 24812 violations
#    cpu time = 00:04:07, elapsed time = 00:04:07, memory = 1680.00 (MB), peak = 1832.59 (MB)
#    completing 30% with 24387 violations
#    cpu time = 00:06:02, elapsed time = 00:06:02, memory = 1770.56 (MB), peak = 1832.59 (MB)
#    completing 40% with 23598 violations
#    cpu time = 00:09:05, elapsed time = 00:09:05, memory = 1841.33 (MB), peak = 1864.77 (MB)
#    completing 50% with 22813 violations
#    cpu time = 00:12:57, elapsed time = 00:12:57, memory = 1921.47 (MB), peak = 1921.51 (MB)
#    completing 60% with 22274 violations
#    cpu time = 00:16:47, elapsed time = 00:16:47, memory = 1985.05 (MB), peak = 1994.33 (MB)
#    completing 70% with 21581 violations
#    cpu time = 00:20:51, elapsed time = 00:20:50, memory = 1932.19 (MB), peak = 1994.33 (MB)
#    completing 80% with 20854 violations
#    cpu time = 00:24:57, elapsed time = 00:24:56, memory = 1933.05 (MB), peak = 1994.33 (MB)
#    completing 90% with 19979 violations
#    cpu time = 00:29:32, elapsed time = 00:29:31, memory = 1884.46 (MB), peak = 1994.33 (MB)
#    completing 100% with 19259 violations
#    cpu time = 00:34:16, elapsed time = 00:34:15, memory = 1873.29 (MB), peak = 1994.33 (MB)
#    number of violations = 19261
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1522      304     5573     2809      700      578      315    11801
#	M2         2293     3040     1296       26       51        0      531     7237
#	M3           34       21      117        4        0        0       32      208
#	M4            0        0        8        0        0        0        5       13
#	M5            0        0        1        0        0        0        1        2
#	Totals     3849     3365     6995     2839      751      578      884    19261
#cpu time = 00:34:16, elapsed time = 00:34:15, memory = 1873.47 (MB), peak = 1994.33 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 238
#Total wire length = 1354474 um.
#Total half perimeter of net bounding box = 1288305 um.
#Total wire length on LAYER M1 = 3202 um.
#Total wire length on LAYER M2 = 247043 um.
#Total wire length on LAYER M3 = 376691 um.
#Total wire length on LAYER M4 = 202943 um.
#Total wire length on LAYER M5 = 177913 um.
#Total wire length on LAYER M6 = 222540 um.
#Total wire length on LAYER M7 = 64850 um.
#Total wire length on LAYER M8 = 59290 um.
#Total number of vias = 356294
#Total number of multi-cut vias = 3393 (  1.0%)
#Total number of single cut vias = 352901 ( 99.0%)
#Up-Via Summary (total 356294):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154074 ( 98.5%)      2274 (  1.5%)     156348
#  Metal 2      141215 (100.0%)         0 (  0.0%)     141215
#  Metal 3       39710 (100.0%)         0 (  0.0%)      39710
#  Metal 4       12518 (100.0%)         0 (  0.0%)      12518
#  Metal 5        2734 ( 71.0%)      1119 ( 29.0%)       3853
#  Metal 6        1526 (100.0%)         0 (  0.0%)       1526
#  Metal 7        1124 (100.0%)         0 (  0.0%)       1124
#-----------------------------------------------------------
#               352901 ( 99.0%)      3393 (  1.0%)     356294 
#
#Total number of DRC violations = 19261
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 11801
#Total number of violations on LAYER M2 = 7237
#Total number of violations on LAYER M3 = 208
#Total number of violations on LAYER M4 = 13
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:43:29
#Elapsed time = 00:43:27
#Increased memory = 28.13 (MB)
#Total memory = 1619.50 (MB)
#Peak memory = 1994.33 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 19 13:54:48 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1621.24 (MB), peak = 1994.33 (MB)
#
#Start Post Route Wire Spread.
#Done with 13828 horizontal wires in 9 hboxes and 10670 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 238
#Total wire length = 1364560 um.
#Total half perimeter of net bounding box = 1288305 um.
#Total wire length on LAYER M1 = 3203 um.
#Total wire length on LAYER M2 = 248353 um.
#Total wire length on LAYER M3 = 380303 um.
#Total wire length on LAYER M4 = 205703 um.
#Total wire length on LAYER M5 = 179507 um.
#Total wire length on LAYER M6 = 222704 um.
#Total wire length on LAYER M7 = 65322 um.
#Total wire length on LAYER M8 = 59464 um.
#Total number of vias = 356294
#Total number of multi-cut vias = 3393 (  1.0%)
#Total number of single cut vias = 352901 ( 99.0%)
#Up-Via Summary (total 356294):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154074 ( 98.5%)      2274 (  1.5%)     156348
#  Metal 2      141215 (100.0%)         0 (  0.0%)     141215
#  Metal 3       39710 (100.0%)         0 (  0.0%)      39710
#  Metal 4       12518 (100.0%)         0 (  0.0%)      12518
#  Metal 5        2734 ( 71.0%)      1119 ( 29.0%)       3853
#  Metal 6        1526 (100.0%)         0 (  0.0%)       1526
#  Metal 7        1124 (100.0%)         0 (  0.0%)       1124
#-----------------------------------------------------------
#               352901 ( 99.0%)      3393 (  1.0%)     356294 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1684.82 (MB), peak = 1994.33 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 238
#Total wire length = 1364560 um.
#Total half perimeter of net bounding box = 1288305 um.
#Total wire length on LAYER M1 = 3203 um.
#Total wire length on LAYER M2 = 248353 um.
#Total wire length on LAYER M3 = 380303 um.
#Total wire length on LAYER M4 = 205703 um.
#Total wire length on LAYER M5 = 179507 um.
#Total wire length on LAYER M6 = 222704 um.
#Total wire length on LAYER M7 = 65322 um.
#Total wire length on LAYER M8 = 59464 um.
#Total number of vias = 356294
#Total number of multi-cut vias = 3393 (  1.0%)
#Total number of single cut vias = 352901 ( 99.0%)
#Up-Via Summary (total 356294):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154074 ( 98.5%)      2274 (  1.5%)     156348
#  Metal 2      141215 (100.0%)         0 (  0.0%)     141215
#  Metal 3       39710 (100.0%)         0 (  0.0%)      39710
#  Metal 4       12518 (100.0%)         0 (  0.0%)      12518
#  Metal 5        2734 ( 71.0%)      1119 ( 29.0%)       3853
#  Metal 6        1526 (100.0%)         0 (  0.0%)       1526
#  Metal 7        1124 (100.0%)         0 (  0.0%)       1124
#-----------------------------------------------------------
#               352901 ( 99.0%)      3393 (  1.0%)     356294 
#
#
#Start DRC checking..
#    number of violations = 19506
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1542      308     5606     2829      707      612      343    11947
#	M2         2321     3081     1323       26       51        0      534     7336
#	M3           34       21      117        4        0        0       32      208
#	M4            0        0        8        0        0        0        5       13
#	M5            0        0        1        0        0        0        1        2
#	Totals     3897     3410     7055     2859      758      612      915    19506
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1697.60 (MB), peak = 1994.33 (MB)
#CELL_VIEW fullchip,init has 19506 DRC violations
#Total number of DRC violations = 19506
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 11947
#Total number of violations on LAYER M2 = 7336
#Total number of violations on LAYER M3 = 208
#Total number of violations on LAYER M4 = 13
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 245 DRCs
#
#Start Post Route via swapping..
#    number of violations = 19521
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1542      308     5607     2829      715      612      343    11956
#	M2         2322     3086     1323       26       51        0      534     7342
#	M3           34       21      117        4        0        0       32      208
#	M4            0        0        8        0        0        0        5       13
#	M5            0        0        1        0        0        0        1        2
#	Totals     3898     3415     7056     2859      766      612      915    19521
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1629.90 (MB), peak = 1994.33 (MB)
#    number of violations = 19238
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1519      303     5561     2830      700      589      330    11832
#	M2         2303     2957     1325       26       50        0      517     7178
#	M3           34       22      121        4        0        0       32      213
#	M4            0        0        8        0        0        0        5       13
#	M5            0        0        1        0        0        0        1        2
#	Totals     3856     3282     7016     2860      750      589      885    19238
#cpu time = 00:02:27, elapsed time = 00:02:27, memory = 1633.83 (MB), peak = 1994.33 (MB)
#CELL_VIEW fullchip,init has 19238 DRC violations
#Total number of DRC violations = 19238
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 11832
#Total number of violations on LAYER M2 = 7178
#Total number of violations on LAYER M3 = 213
#Total number of violations on LAYER M4 = 13
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 238
#Total wire length = 1364560 um.
#Total half perimeter of net bounding box = 1288305 um.
#Total wire length on LAYER M1 = 3203 um.
#Total wire length on LAYER M2 = 248353 um.
#Total wire length on LAYER M3 = 380303 um.
#Total wire length on LAYER M4 = 205703 um.
#Total wire length on LAYER M5 = 179507 um.
#Total wire length on LAYER M6 = 222704 um.
#Total wire length on LAYER M7 = 65322 um.
#Total wire length on LAYER M8 = 59464 um.
#Total number of vias = 356294
#Total number of multi-cut vias = 209712 ( 58.9%)
#Total number of single cut vias = 146582 ( 41.1%)
#Up-Via Summary (total 356294):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125001 ( 80.0%)     31347 ( 20.0%)     156348
#  Metal 2       19021 ( 13.5%)    122194 ( 86.5%)     141215
#  Metal 3        2240 (  5.6%)     37470 ( 94.4%)      39710
#  Metal 4         234 (  1.9%)     12284 ( 98.1%)      12518
#  Metal 5           8 (  0.2%)      3845 ( 99.8%)       3853
#  Metal 6          57 (  3.7%)      1469 ( 96.3%)       1526
#  Metal 7          21 (  1.9%)      1103 ( 98.1%)       1124
#-----------------------------------------------------------
#               146582 ( 41.1%)    209712 ( 58.9%)     356294 
#
#detailRoute Statistics:
#Cpu time = 00:46:43
#Elapsed time = 00:46:42
#Increased memory = 40.72 (MB)
#Total memory = 1632.09 (MB)
#Peak memory = 1994.33 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:47:54
#Elapsed time = 00:47:53
#Increased memory = 15.50 (MB)
#Total memory = 1551.28 (MB)
#Peak memory = 1994.33 (MB)
#Number of warnings = 1
#Total number of warnings = 159
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 19 13:58:06 2025
#
#routeDesign: cpu time = 00:49:03, elapsed time = 00:49:03, memory = 1489.44 (MB), peak = 1994.33 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=147993 and nets=47282 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16363_ieng6-ece-03.ucsd.edu_jmsin_ghrZZv/fullchip_16363_AO2eVu.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1991.9M)
Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 2073.4M)
Extracted 20.0003% (CPU Time= 0:00:01.8  MEM= 2073.4M)
Extracted 30.0004% (CPU Time= 0:00:02.1  MEM= 2073.4M)
Extracted 40.0002% (CPU Time= 0:00:02.6  MEM= 2077.4M)
Extracted 50.0003% (CPU Time= 0:00:03.2  MEM= 2077.4M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 2077.4M)
Extracted 70.0002% (CPU Time= 0:00:05.1  MEM= 2077.4M)
Extracted 80.0003% (CPU Time= 0:00:05.5  MEM= 2077.4M)
Extracted 90.0003% (CPU Time= 0:00:06.2  MEM= 2077.4M)
Extracted 100% (CPU Time= 0:00:07.6  MEM= 2077.4M)
Number of Extracted Resistors     : 915697
Number of Extracted Ground Cap.   : 888298
Number of Extracted Coupling Cap. : 1550680
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2065.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.3  Real Time: 0:00:08.0  MEM: 2065.402M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2017.9M, totSessionCpu=1:47:21 **
#Created 848 library cell signatures
#Created 47282 NETS and 0 SPECIALNETS signatures
#Created 147994 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.09 (MB), peak = 1994.33 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1574.17 (MB), peak = 1994.33 (MB)
Begin checking placement ... (start mem=2017.9M, init mem=2017.9M)
Overlapping with other instance:	78620
Orientation Violation:	74040
Placement Blockage Violation:	1148
*info: Placed = 147993         (Fixed = 122)
*info: Unplaced = 0           
Placement Density:99.55%(974557/978952)
Finished checkPlace (cpu: total=0:00:01.7, vio checks=0:00:00.5; mem=2017.9M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39999

Instance distribution across the VT partitions:

 LVT : inst = 13930 (34.8%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13930 (34.8%)

 HVT : inst = 26065 (65.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26065 (65.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=147993 and nets=47282 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16363_ieng6-ece-03.ucsd.edu_jmsin_ghrZZv/fullchip_16363_AO2eVu.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2009.9M)
Extracted 10.0003% (CPU Time= 0:00:01.5  MEM= 2099.4M)
Extracted 20.0003% (CPU Time= 0:00:01.9  MEM= 2099.4M)
Extracted 30.0004% (CPU Time= 0:00:02.2  MEM= 2099.4M)
Extracted 40.0002% (CPU Time= 0:00:02.7  MEM= 2103.4M)
Extracted 50.0003% (CPU Time= 0:00:03.3  MEM= 2103.4M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 2103.4M)
Extracted 70.0002% (CPU Time= 0:00:05.2  MEM= 2103.4M)
Extracted 80.0003% (CPU Time= 0:00:05.6  MEM= 2103.4M)
Extracted 90.0003% (CPU Time= 0:00:06.2  MEM= 2103.4M)
Extracted 100% (CPU Time= 0:00:07.8  MEM= 2103.4M)
Number of Extracted Resistors     : 915697
Number of Extracted Ground Cap.   : 888298
Number of Extracted Coupling Cap. : 1550680
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2083.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.4  Real Time: 0:00:09.0  MEM: 2083.379M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.1 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.8  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:11.0 totSessionCpu=0:00:48.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:12.2 real=0:00:12.0 totSessionCpu=0:00:48.2 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47282,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2155.42 CPU=0:00:18.8 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_16363_ieng6-ece-03.ucsd.edu_jmsin_ghrZZv/.AAE_DngVTp/.AAE_16363/waveform.data...
*** CDM Built up (cpu=0:00:20.3  real=0:00:21.0  mem= 2155.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47282,  26.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2131.46 CPU=0:00:19.4 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:19.5  real=0:00:20.0  mem= 2131.5M) ***
*** Done Building Timing Graph (cpu=0:00:43.7 real=0:00:44.0 totSessionCpu=1:48:33 mem=2131.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=2131.5M
** Profile ** Other data :  cpu=0:00:00.4, mem=2131.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2131.5M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2131.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.023 | -27.023 |  0.002  |
|           TNS (ns):| -6183.7 | -6183.7 |  0.000  |
|    Violating Paths:|  2985   |  2985   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.123%
       (99.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 2031.8M, totSessionCpu=1:48:34 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
**INFO: Start fixing DRV (Mem = 2098.56M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 234 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     1   |     1   | -27.02 |          0|          0|          0|  99.55  |            |           |
Dumping Information for Job 0 **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
 
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -27.02 |          1|          0|          0|  99.55  |   0:00:00.0|    2380.5M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -27.02 |          0|          0|          0|  99.55  |   0:00:00.0|    2380.5M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2380.5M) ***

*** Starting refinePlace (1:48:44 mem=2434.7M) ***
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2434.7MB
*** Finished refinePlace (1:48:44 mem=2434.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 2259.4M, totSessionCpu=1:48:44 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2259.37M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2259.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=2259.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2269.4M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2269.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=2259.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.023 | -27.023 |  0.002  |
|           TNS (ns):| -6183.7 | -6183.7 |  0.000  |
|    Violating Paths:|  2985   |  2985   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.123%
       (99.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2269.4M
**optDesign ... cpu = 0:01:24, real = 0:01:24, mem = 2259.4M, totSessionCpu=1:48:46 **
*** Timing NOT met, worst failing slack is -27.023
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 234 clock nets excluded from IPO operation.
*info: 234 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.023 TNS Slack -6183.721 Density 99.55
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.023|  -27.023|-6183.721|-6183.721|    99.55%|   0:00:01.0| 2332.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.000|  -27.000|-6182.771|-6182.771|    99.55%|   0:00:00.0| 2338.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.980|  -26.980|-6182.369|-6182.369|    99.55%|   0:00:00.0| 2339.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.964|  -26.964|-6182.119|-6182.119|    99.55%|   0:00:00.0| 2340.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.951|  -26.951|-6181.867|-6181.867|    99.55%|   0:00:00.0| 2340.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.937|  -26.937|-6182.038|-6182.038|    99.55%|   0:00:01.0| 2340.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.923|  -26.923|-6181.870|-6181.870|    99.55%|   0:00:00.0| 2342.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.840|  -26.840|-5402.982|-5402.982|    99.55%|   0:00:08.0| 2369.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -26.835|  -26.835|-5400.885|-5400.885|    99.55%|   0:00:00.0| 2369.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -26.828|  -26.828|-5400.611|-5400.611|    99.55%|   0:00:00.0| 2369.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.819|  -26.819|-5400.224|-5400.224|    99.55%|   0:00:01.0| 2369.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -26.811|  -26.811|-5401.104|-5401.104|    99.55%|   0:00:00.0| 2369.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -26.811|  -26.811|-5401.023|-5401.023|    99.56%|   0:00:03.0| 2388.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.811|  -26.811|-5401.023|-5401.023|    99.56%|   0:00:05.0| 2390.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.2 real=0:00:19.0 mem=2390.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:18.3 real=0:00:19.0 mem=2390.6M) ***
** GigaOpt Optimizer WNS Slack -26.811 TNS Slack -5401.023 Density 99.56
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 10 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 242 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:19.1 real=0:00:19.0 mem=2390.6M) ***
*** Starting refinePlace (1:49:12 mem=2361.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2361.2MB
*** Finished refinePlace (1:49:12 mem=2361.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 238 clock nets excluded from IPO operation.
*info: 238 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -26.811 TNS Slack -5401.023 Density 99.56
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.811|  -26.811|-5401.023|-5401.023|    99.56%|   0:00:00.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -26.798|  -26.798|-5398.241|-5398.241|    99.56%|   0:00:03.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.798|  -26.798|-5397.511|-5397.511|    99.56%|   0:00:00.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -26.798|  -26.798|-5397.232|-5397.232|    99.56%|   0:00:01.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -26.798|  -26.798|-5397.232|-5397.232|    99.56%|   0:00:00.0| 2387.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -26.798|  -26.798|-5397.180|-5397.180|    99.56%|   0:00:01.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -26.798|  -26.798|-5396.642|-5396.642|    99.56%|   0:00:01.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -26.798|  -26.798|-5396.349|-5396.349|    99.56%|   0:00:00.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -26.798|  -26.798|-5395.940|-5395.940|    99.56%|   0:00:01.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -26.798|  -26.798|-5395.897|-5395.897|    99.56%|   0:00:00.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -26.798|  -26.798|-5395.874|-5395.874|    99.56%|   0:00:00.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -26.798|  -26.798|-5395.874|-5395.874|    99.56%|   0:00:01.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -26.798|  -26.798|-5395.874|-5395.874|    99.56%|   0:00:00.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -26.798|  -26.798|-5395.874|-5395.874|    99.56%|   0:00:00.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -26.798|  -26.798|-5395.785|-5395.785|    99.56%|   0:00:01.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -26.798|  -26.798|-5395.769|-5395.769|    99.56%|   0:00:00.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -26.798|  -26.798|-5395.769|-5395.769|    99.56%|   0:00:01.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -26.798|  -26.798|-5395.743|-5395.743|    99.56%|   0:00:00.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.798|  -26.798|-5395.649|-5395.649|    99.56%|   0:00:00.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.798|  -26.798|-5395.567|-5395.567|    99.56%|   0:00:00.0| 2368.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.798|  -26.798|-5395.521|-5395.521|    99.56%|   0:00:10.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.798|  -26.798|-5393.268|-5393.268|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -26.798|  -26.798|-5387.449|-5387.449|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -26.798|  -26.798|-5386.861|-5386.861|    99.56%|   0:00:01.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -26.798|  -26.798|-5386.578|-5386.578|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -26.798|  -26.798|-5386.462|-5386.462|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -26.798|  -26.798|-5381.958|-5381.958|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
| -26.798|  -26.798|-5375.736|-5375.736|    99.56%|   0:00:01.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -26.798|  -26.798|-5375.227|-5375.227|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -26.798|  -26.798|-5371.723|-5371.723|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -26.798|  -26.798|-5363.967|-5363.967|    99.56%|   0:00:01.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -26.798|  -26.798|-5360.244|-5360.244|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
| -26.798|  -26.798|-5359.981|-5359.981|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
| -26.798|  -26.798|-5359.801|-5359.801|    99.56%|   0:00:01.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
| -26.798|  -26.798|-5358.617|-5358.617|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -26.798|  -26.798|-5358.326|-5358.326|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -26.798|  -26.798|-5358.214|-5358.214|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -26.798|  -26.798|-5358.136|-5358.136|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -26.798|  -26.798|-5358.136|-5358.136|    99.56%|   0:00:01.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -26.798|  -26.798|-5358.116|-5358.116|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
| -26.798|  -26.798|-5358.053|-5358.053|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
| -26.798|  -26.798|-5358.039|-5358.039|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -26.798|  -26.798|-5358.000|-5358.000|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
| -26.798|  -26.798|-5357.980|-5357.980|    99.56%|   0:00:01.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -26.798|  -26.798|-5357.961|-5357.961|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -26.798|  -26.798|-5357.939|-5357.939|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -26.798|  -26.798|-5357.920|-5357.920|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -26.798|  -26.798|-5357.899|-5357.899|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -26.798|  -26.798|-5357.875|-5357.875|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
| -26.798|  -26.798|-5357.835|-5357.835|    99.56%|   0:00:01.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
| -26.798|  -26.798|-5357.817|-5357.817|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -26.798|  -26.798|-5357.774|-5357.774|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
| -26.798|  -26.798|-5357.757|-5357.757|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
| -26.798|  -26.798|-5357.696|-5357.696|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -26.798|  -26.798|-5356.037|-5356.037|    99.56%|   0:00:01.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -26.798|  -26.798|-5354.882|-5354.882|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -26.798|  -26.798|-5351.909|-5351.909|    99.56%|   0:00:00.0| 2426.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -26.798|  -26.798|-5351.351|-5351.351|    99.56%|   0:00:00.0| 2424.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -26.798|  -26.798|-5351.149|-5351.149|    99.56%|   0:00:00.0| 2424.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -26.798|  -26.798|-5351.127|-5351.127|    99.56%|   0:00:01.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -26.798|  -26.798|-5351.111|-5351.111|    99.56%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -26.798|  -26.798|-5350.798|-5350.798|    99.56%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -26.798|  -26.798|-5350.736|-5350.736|    99.56%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
| -26.798|  -26.798|-5350.736|-5350.736|    99.56%|   0:00:01.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
| -26.798|  -26.798|-5345.507|-5345.507|    99.56%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
| -26.798|  -26.798|-5345.428|-5345.428|    99.56%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
| -26.798|  -26.798|-5343.355|-5343.355|    99.56%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
| -26.798|  -26.798|-5343.142|-5343.142|    99.56%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
| -26.798|  -26.798|-5339.839|-5339.839|    99.56%|   0:00:01.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
| -26.798|  -26.798|-5338.497|-5338.497|    99.56%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
| -26.798|  -26.798|-5335.869|-5335.869|    99.56%|   0:00:01.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
| -26.798|  -26.798|-5335.848|-5335.848|    99.56%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
| -26.798|  -26.798|-5335.767|-5335.767|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
| -26.798|  -26.798|-5335.130|-5335.130|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
| -26.798|  -26.798|-5333.908|-5333.908|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
| -26.798|  -26.798|-5333.448|-5333.448|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
| -26.798|  -26.798|-5331.141|-5331.141|    99.57%|   0:00:01.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
| -26.798|  -26.798|-5330.938|-5330.938|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
| -26.798|  -26.798|-5330.463|-5330.463|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
| -26.798|  -26.798|-5330.444|-5330.444|    99.57%|   0:00:01.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
| -26.798|  -26.798|-5329.759|-5329.759|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
| -26.798|  -26.798|-5328.784|-5328.784|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
| -26.798|  -26.798|-5327.807|-5327.807|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
| -26.798|  -26.798|-5327.011|-5327.011|    99.57%|   0:00:01.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
| -26.798|  -26.798|-5326.579|-5326.579|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
| -26.798|  -26.798|-5326.069|-5326.069|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -26.798|  -26.798|-5326.046|-5326.046|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
| -26.798|  -26.798|-5325.714|-5325.714|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
| -26.798|  -26.798|-5325.697|-5325.697|    99.57%|   0:00:01.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -26.798|  -26.798|-5325.659|-5325.659|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
| -26.798|  -26.798|-5325.641|-5325.641|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
| -26.798|  -26.798|-5325.580|-5325.580|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
| -26.798|  -26.798|-5325.542|-5325.542|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
| -26.798|  -26.798|-5325.485|-5325.485|    99.57%|   0:00:01.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
| -26.798|  -26.798|-5325.385|-5325.385|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
| -26.798|  -26.798|-5324.777|-5324.777|    99.57%|   0:00:00.0| 2443.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
| -26.798|  -26.798|-5324.479|-5324.479|    99.57%|   0:00:00.0| 2440.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
| -26.798|  -26.798|-5324.434|-5324.434|    99.57%|   0:00:00.0| 2440.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
| -26.798|  -26.798|-5324.409|-5324.409|    99.57%|   0:00:01.0| 2440.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
| -26.798|  -26.798|-5324.369|-5324.369|    99.57%|   0:00:00.0| 2440.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
| -26.798|  -26.798|-5324.347|-5324.347|    99.57%|   0:00:00.0| 2440.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
| -26.798|  -26.798|-5324.306|-5324.306|    99.57%|   0:00:00.0| 2440.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -26.798|  -26.798|-5324.288|-5324.288|    99.57%|   0:00:00.0| 2440.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
| -26.798|  -26.798|-5324.264|-5324.264|    99.57%|   0:00:00.0| 2440.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
| -26.798|  -26.798|-5324.247|-5324.247|    99.57%|   0:00:01.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -26.798|  -26.798|-5324.187|-5324.187|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
| -26.798|  -26.798|-5324.088|-5324.088|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
| -26.798|  -26.798|-5324.040|-5324.040|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -26.798|  -26.798|-5324.024|-5324.024|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -26.798|  -26.798|-5323.983|-5323.983|    99.57%|   0:00:01.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
| -26.798|  -26.798|-5323.908|-5323.908|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -26.798|  -26.798|-5323.891|-5323.891|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
| -26.798|  -26.798|-5323.479|-5323.479|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
| -26.798|  -26.798|-5323.438|-5323.438|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
| -26.798|  -26.798|-5320.396|-5320.396|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
| -26.798|  -26.798|-5320.375|-5320.375|    99.57%|   0:00:01.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_9_/D                                       |
| -26.798|  -26.798|-5319.711|-5319.711|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_9_/D                                       |
| -26.798|  -26.798|-5319.625|-5319.625|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_9_/D                                       |
| -26.798|  -26.798|-5318.682|-5318.682|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
| -26.798|  -26.798|-5315.519|-5315.519|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
| -26.798|  -26.798|-5315.294|-5315.294|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -26.798|  -26.798|-5315.281|-5315.281|    99.57%|   0:00:01.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -26.798|  -26.798|-5315.043|-5315.043|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -26.798|  -26.798|-5314.829|-5314.829|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -26.798|  -26.798|-5313.448|-5313.448|    99.57%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -26.798|  -26.798|-5313.203|-5313.203|    99.58%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
| -26.798|  -26.798|-5312.744|-5312.744|    99.58%|   0:00:01.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -26.798|  -26.798|-5312.087|-5312.087|    99.58%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -26.798|  -26.798|-5312.068|-5312.068|    99.58%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_11_/D                                      |
| -26.798|  -26.798|-5311.722|-5311.722|    99.58%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
| -26.798|  -26.798|-5311.684|-5311.684|    99.58%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
| -26.798|  -26.798|-5311.347|-5311.347|    99.58%|   0:00:01.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -26.798|  -26.798|-5311.198|-5311.198|    99.58%|   0:00:00.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
| -26.798|  -26.798|-5311.137|-5311.137|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
| -26.798|  -26.798|-5311.063|-5311.063|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_9_/D                                       |
| -26.798|  -26.798|-5311.004|-5311.004|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -26.798|  -26.798|-5310.985|-5310.985|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -26.798|  -26.798|-5310.971|-5310.971|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -26.798|  -26.798|-5310.805|-5310.805|    99.58%|   0:00:01.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
| -26.798|  -26.798|-5310.518|-5310.518|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
| -26.798|  -26.798|-5310.243|-5310.243|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
| -26.798|  -26.798|-5310.098|-5310.098|    99.58%|   0:00:01.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -26.798|  -26.798|-5310.051|-5310.051|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
| -26.798|  -26.798|-5309.931|-5309.931|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
| -26.798|  -26.798|-5309.768|-5309.768|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
| -26.798|  -26.798|-5310.011|-5310.011|    99.58%|   0:00:01.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -26.798|  -26.798|-5309.986|-5309.986|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
| -26.798|  -26.798|-5309.776|-5309.776|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
| -26.798|  -26.798|-5309.689|-5309.689|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -26.798|  -26.798|-5309.370|-5309.370|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.798|  -26.798|-5309.113|-5309.113|    99.58%|   0:00:01.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.798|  -26.798|-5308.924|-5308.924|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.798|  -26.798|-5308.764|-5308.764|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
| -26.798|  -26.798|-5308.634|-5308.634|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
| -26.798|  -26.798|-5308.617|-5308.617|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -26.798|  -26.798|-5308.601|-5308.601|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -26.798|  -26.798|-5308.583|-5308.583|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
| -26.798|  -26.798|-5308.546|-5308.546|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
| -26.798|  -26.798|-5307.918|-5307.918|    99.58%|   0:00:01.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
| -26.798|  -26.798|-5307.897|-5307.897|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
| -26.798|  -26.798|-5307.876|-5307.876|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
| -26.798|  -26.798|-5307.857|-5307.857|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -26.798|  -26.798|-5307.285|-5307.285|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
| -26.798|  -26.798|-5307.159|-5307.159|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -26.798|  -26.798|-5307.109|-5307.109|    99.58%|   0:00:01.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -26.798|  -26.798|-5307.054|-5307.054|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -26.798|  -26.798|-5307.034|-5307.034|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -26.798|  -26.798|-5306.975|-5306.975|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -26.798|  -26.798|-5306.681|-5306.681|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -26.798|  -26.798|-5306.604|-5306.604|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -26.798|  -26.798|-5306.125|-5306.125|    99.58%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -26.798|  -26.798|-5303.928|-5303.928|    99.59%|   0:00:01.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -26.798|  -26.798|-5302.605|-5302.605|    99.59%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -26.798|  -26.798|-5300.941|-5300.941|    99.59%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -26.798|  -26.798|-5300.572|-5300.572|    99.59%|   0:00:01.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -26.798|  -26.798|-5300.544|-5300.544|    99.59%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -26.798|  -26.798|-5300.544|-5300.544|    99.59%|   0:00:00.0| 2413.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.3 real=0:00:52.0 mem=2413.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:52.4 real=0:00:52.0 mem=2413.0M) ***
** GigaOpt Optimizer WNS Slack -26.798 TNS Slack -5300.544 Density 99.59
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 365 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 242 constrained nets 
Layer 7 has 232 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:53.9 real=0:00:54.0 mem=2413.0M) ***
*** Starting refinePlace (1:50:14 mem=2393.9M) ***
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2393.9MB
*** Finished refinePlace (1:50:14 mem=2393.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=2270.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2270.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2278.6M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2278.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.798 | -26.798 | -0.002  |
|           TNS (ns):| -5300.8 | -5300.8 | -0.002  |
|    Violating Paths:|  2479   |  2478   |    1    |
|          All Paths:|  7607   |  7434   |  4971   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.160%
       (99.589% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2278.6M
Info: 238 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1922.09MB/1922.09MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1922.09MB/1922.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1922.09MB/1922.09MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-19 14:01:15 (2025-Mar-19 21:01:15 GMT)
2025-Mar-19 14:01:15 (2025-Mar-19 21:01:15 GMT): 10%
2025-Mar-19 14:01:15 (2025-Mar-19 21:01:15 GMT): 20%
2025-Mar-19 14:01:16 (2025-Mar-19 21:01:16 GMT): 30%
2025-Mar-19 14:01:16 (2025-Mar-19 21:01:16 GMT): 40%
2025-Mar-19 14:01:16 (2025-Mar-19 21:01:16 GMT): 50%
2025-Mar-19 14:01:16 (2025-Mar-19 21:01:16 GMT): 60%
2025-Mar-19 14:01:16 (2025-Mar-19 21:01:16 GMT): 70%
2025-Mar-19 14:01:16 (2025-Mar-19 21:01:16 GMT): 80%
2025-Mar-19 14:01:16 (2025-Mar-19 21:01:16 GMT): 90%

Finished Levelizing
2025-Mar-19 14:01:16 (2025-Mar-19 21:01:16 GMT)

Starting Activity Propagation
2025-Mar-19 14:01:16 (2025-Mar-19 21:01:16 GMT)
2025-Mar-19 14:01:17 (2025-Mar-19 21:01:17 GMT): 10%
2025-Mar-19 14:01:17 (2025-Mar-19 21:01:17 GMT): 20%

Finished Activity Propagation
2025-Mar-19 14:01:18 (2025-Mar-19 21:01:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1922.45MB/1922.45MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-19 14:01:18 (2025-Mar-19 21:01:18 GMT)
 ... Calculating switching power
2025-Mar-19 14:01:18 (2025-Mar-19 21:01:18 GMT): 10%
2025-Mar-19 14:01:18 (2025-Mar-19 21:01:18 GMT): 20%
2025-Mar-19 14:01:18 (2025-Mar-19 21:01:18 GMT): 30%
2025-Mar-19 14:01:18 (2025-Mar-19 21:01:18 GMT): 40%
2025-Mar-19 14:01:18 (2025-Mar-19 21:01:18 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-19 14:01:20 (2025-Mar-19 21:01:20 GMT): 60%
2025-Mar-19 14:01:23 (2025-Mar-19 21:01:23 GMT): 70%
2025-Mar-19 14:01:25 (2025-Mar-19 21:01:25 GMT): 80%
2025-Mar-19 14:01:26 (2025-Mar-19 21:01:26 GMT): 90%

Finished Calculating power
2025-Mar-19 14:01:26 (2025-Mar-19 21:01:26 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1922.81MB/1922.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1922.81MB/1922.81MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1922.81MB/1922.81MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-19 14:01:26 (2025-Mar-19 21:01:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      112.14001584 	   59.2400%
Total Switching Power:      70.14339007 	   37.0545%
Total Leakage Power:         7.01435380 	    3.7055%
Total Power:               189.29775955
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.43       3.545      0.3118       49.28       26.03
Macro                                  0       0.968       5.267       6.235       3.294
IO                                     0           0     7.6e-07     7.6e-07   4.015e-07
Combinational                      61.55       57.58         1.4       120.5       63.67
Clock (Combinational)              5.168       8.053     0.03522       13.26       7.003
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              112.1       70.14       7.014       189.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      112.1       70.14       7.014       189.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.056       7.955     0.03445       13.05       6.891
-----------------------------------------------------------------------------------------
Total                              5.056       7.955     0.03445       13.05       6.891
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.4217
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002645
* 		Total Cap: 	3.55931e-10 F
* 		Total instances in design: 148101
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 107994
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1932.35MB/1932.35MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -26.798  TNS Slack -5300.825 Density 99.59
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.59%|        -| -26.798|-5300.825|   0:00:00.0| 2549.4M|
|    99.57%|      425| -26.777|-5298.899|   0:00:20.0| 2549.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -26.777  TNS Slack -5298.899 Density 99.57
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 242 constrained nets 
Layer 7 has 232 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:23.4) (real = 0:00:24.0) **
*** Starting refinePlace (1:50:54 mem=2503.5M) ***
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2503.5MB
*** Finished refinePlace (1:50:54 mem=2503.5M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:03:33, real = 0:03:32, mem = 2268.9M, totSessionCpu=1:50:54 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2268.86M, totSessionCpu=1:50:55 .
**optDesign ... cpu = 0:03:34, real = 0:03:33, mem = 2268.9M, totSessionCpu=1:50:55 **

Info: 238 clock nets excluded from IPO operation.
Info: 238 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.777|  -26.777|-5298.899|-5298.899|    99.57%|   0:00:00.0| 2419.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2419.7M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2419.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 242 constrained nets 
Layer 7 has 232 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2024.47MB/2024.47MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2024.47MB/2024.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2024.47MB/2024.47MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-19 14:01:59 (2025-Mar-19 21:01:59 GMT)
2025-Mar-19 14:01:59 (2025-Mar-19 21:01:59 GMT): 10%
2025-Mar-19 14:01:59 (2025-Mar-19 21:01:59 GMT): 20%
2025-Mar-19 14:01:59 (2025-Mar-19 21:01:59 GMT): 30%
2025-Mar-19 14:01:59 (2025-Mar-19 21:01:59 GMT): 40%
2025-Mar-19 14:01:59 (2025-Mar-19 21:01:59 GMT): 50%
2025-Mar-19 14:01:59 (2025-Mar-19 21:01:59 GMT): 60%
2025-Mar-19 14:01:59 (2025-Mar-19 21:01:59 GMT): 70%
2025-Mar-19 14:02:00 (2025-Mar-19 21:02:00 GMT): 80%
2025-Mar-19 14:02:00 (2025-Mar-19 21:02:00 GMT): 90%

Finished Levelizing
2025-Mar-19 14:02:00 (2025-Mar-19 21:02:00 GMT)

Starting Activity Propagation
2025-Mar-19 14:02:00 (2025-Mar-19 21:02:00 GMT)
2025-Mar-19 14:02:00 (2025-Mar-19 21:02:00 GMT): 10%
2025-Mar-19 14:02:01 (2025-Mar-19 21:02:01 GMT): 20%

Finished Activity Propagation
2025-Mar-19 14:02:02 (2025-Mar-19 21:02:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=2024.47MB/2024.47MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-19 14:02:02 (2025-Mar-19 21:02:02 GMT)
 ... Calculating switching power
2025-Mar-19 14:02:02 (2025-Mar-19 21:02:02 GMT): 10%
2025-Mar-19 14:02:02 (2025-Mar-19 21:02:02 GMT): 20%
2025-Mar-19 14:02:02 (2025-Mar-19 21:02:02 GMT): 30%
2025-Mar-19 14:02:02 (2025-Mar-19 21:02:02 GMT): 40%
2025-Mar-19 14:02:02 (2025-Mar-19 21:02:02 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-19 14:02:03 (2025-Mar-19 21:02:03 GMT): 60%
2025-Mar-19 14:02:06 (2025-Mar-19 21:02:06 GMT): 70%
2025-Mar-19 14:02:09 (2025-Mar-19 21:02:09 GMT): 80%
2025-Mar-19 14:02:09 (2025-Mar-19 21:02:09 GMT): 90%

Finished Calculating power
2025-Mar-19 14:02:10 (2025-Mar-19 21:02:10 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=2024.47MB/2024.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2024.47MB/2024.47MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total)=2024.47MB/2024.47MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-19 14:02:10 (2025-Mar-19 21:02:10 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      112.01757372 	   59.2303%
Total Switching Power:      70.09433499 	   37.0630%
Total Leakage Power:         7.01008679 	    3.7066%
Total Power:               189.12199534
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.43       3.542      0.3117       49.28       26.06
Macro                                  0      0.9653       5.267       6.233       3.296
IO                                     0           0     7.6e-07     7.6e-07   4.019e-07
Combinational                      61.42       57.53       1.396       120.4       63.64
Clock (Combinational)              5.168       8.052     0.03522       13.26       7.009
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                112       70.09        7.01       189.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        112       70.09        7.01       189.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.056       7.955     0.03445       13.05       6.898
-----------------------------------------------------------------------------------------
Total                              5.056       7.955     0.03445       13.05       6.898
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.4217
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002645
* 		Total Cap: 	3.55615e-10 F
* 		Total instances in design: 148101
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 107994
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=2024.47MB/2024.47MB)

*** Finished Leakage Power Optimization (cpu=0:00:44, real=0:00:44, mem=2268.86M, totSessionCpu=1:51:14).
**ERROR: (IMPOPT-310):	Design density (99.57%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 642
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 642
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:51:14 mem=2266.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 47390,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:18.0 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_16363_ieng6-ece-03.ucsd.edu_jmsin_ghrZZv/.AAE_DngVTp/.AAE_16363/waveform.data...
*** CDM Built up (cpu=0:00:19.6  real=0:00:19.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47390,  3.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:03.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:26.4 real=0:00:26.0 totSessionCpu=0:01:18 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:28.6 real=0:00:29.0 totSessionCpu=0:01:18 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
Done building hold timer [61287 node(s), 90026 edge(s), 1 view(s)] (fixHold) cpu=0:00:31.4 real=0:00:32.0 totSessionCpu=0:01:20 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_16363_ieng6-ece-03.ucsd.edu_jmsin_ghrZZv/coe_eosdata_LgsFsw/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:31.2 real=0:00:32.0 totSessionCpu=1:51:45 mem=2266.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2266.9M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2274.9M
Loading timing data from /tmp/innovus_temp_16363_ieng6-ece-03.ucsd.edu_jmsin_ghrZZv/coe_eosdata_LgsFsw/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=2274.9M
** Profile ** Other data :  cpu=0:00:00.4, mem=2274.9M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2274.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.777 | -26.777 | -0.000  |
|           TNS (ns):| -5298.9 | -5298.9 | -0.000  |
|    Violating Paths:|  2478   |  2477   |    1    |
|          All Paths:|  7607   |  7434   |  4971   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.280  | -0.280  |  0.000  |
|           TNS (ns):|-169.758 |-169.758 |  0.000  |
|    Violating Paths:|  1383   |  1383   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.146%
       (99.574% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:04:28, real = 0:04:28, mem = 2276.9M, totSessionCpu=1:51:49 **
*info: Run optDesign holdfix with 1 thread.
Info: 238 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:35.8 real=0:00:37.0 totSessionCpu=1:51:50 mem=2410.4M density=99.574% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2797
      TNS :    -169.7579
      #VP :         1382
  Density :      99.574%
------------------------------------------------------------------------------------------
 cpu=0:00:37.0 real=0:00:38.0 totSessionCpu=1:51:51 mem=2410.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2797
      TNS :    -169.7579
      #VP :         1382
  Density :      99.574%
------------------------------------------------------------------------------------------
 cpu=0:00:37.2 real=0:00:38.0 totSessionCpu=1:51:52 mem=2410.4M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:37.5 real=0:00:38.0 totSessionCpu=1:51:52 mem=2410.4M density=99.574% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 5294 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:37.7 real=0:00:39.0 totSessionCpu=1:51:52 mem=2410.4M density=99.574%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -26.777 ns
Total 0 nets layer assigned (1.8).
GigaOpt: setting up router preferences
        design wns: -26.7772
        slack threshold: -25.3572
GigaOpt: 89 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1414 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -26.777 ns
Total 0 nets layer assigned (0.7).
GigaOpt: setting up router preferences
        design wns: -26.7772
        slack threshold: -25.3572
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1414 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2327.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2327.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2327.6M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2327.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.777 | -26.777 | -0.000  |
|           TNS (ns):| -5298.9 | -5298.9 | -0.000  |
|    Violating Paths:|  2478   |  2477   |    1    |
|          All Paths:|  7607   |  7434   |  4971   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.146%
       (99.574% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2327.6M
**optDesign ... cpu = 0:04:37, real = 0:04:36, mem = 2214.2M, totSessionCpu=1:51:58 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 19 14:02:55 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/q9_reg_1_ connects to NET core_instance/CTS_81 at location ( 439.700 1159.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_81 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/sfp_instance/fifo_inst_int/rd_ptr_reg_1_ connects to NET core_instance/sfp_instance/CTS_46 at location ( 939.300 1112.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_46 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_72_ connects to NET core_instance/mac_array_instance/CTS_84 at location ( 94.300 653.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_84 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_ connects to NET core_instance/mac_array_instance/CTS_82 at location ( 130.500 586.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_82 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_16 at location ( 230.300 597.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 375.300 597.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_77 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_ connects to NET core_instance/mac_array_instance/CTS_74 at location ( 138.900 550.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_64_ connects to NET core_instance/mac_array_instance/CTS_74 at location ( 133.100 550.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_74 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_88_ connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_4 at location ( 35.700 489.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_114_ connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_17 at location ( 104.300 403.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_120_ connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_16 at location ( 33.300 327.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_ connects to NET core_instance/mac_array_instance/CTS_67 at location ( 66.700 302.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_ connects to NET core_instance/mac_array_instance/CTS_67 at location ( 59.900 297.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_72_ connects to NET core_instance/mac_array_instance/CTS_67 at location ( 58.300 288.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_67 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_ connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_12 at location ( 157.300 280.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_ connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_12 at location ( 159.300 277.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_ connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_11 at location ( 116.100 302.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_112_ connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_11 at location ( 104.500 298.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_ connects to NET core_instance/mac_array_instance/CTS_66 at location ( 175.300 160.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_66 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A3 of INST core_instance/sfp_instance/U1478 connects to NET core_instance/sfp_instance/FE_OCPN10297_n1565 at location ( 539.300 1130.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN10297_n1565 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN10296_fifo_out_22_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/FE_OCPN10258_array_out_92_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/FE_OCPN10257_array_out_112_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/FE_OCPN10233_array_out_93_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_215 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47388 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_11. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100000 FILLER_99999. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100001 FILLER_99812. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100001 FILLER_99813. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100002 FILLER_100189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100002 FILLER_99815. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100003 FILLER_100191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100003 FILLER_100190. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100004 FILLER_99626. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100004 FILLER_99816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100005 FILLER_100192. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100005 FILLER_99818. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100006 FILLER_100008. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9763. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100013 FILLER_100389. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100013 FILLER_100390. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100014 FILLER_100015. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100015 FILLER_99827. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100016 FILLER_99827. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100016 FILLER_100017. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 53719 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1414/45806 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1798.02 (MB), peak = 2071.20 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 438.920 1159.310 ) on M1 for NET core_instance/CTS_81. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 746.130 540.100 ) on M1 for NET core_instance/FE_OCPN10043_array_out_115_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 625.730 556.300 ) on M1 for NET core_instance/FE_OCPN10089_array_out_94_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 551.330 646.300 ) on M1 for NET core_instance/FE_OCPN10149_array_out_54_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 671.530 626.500 ) on M1 for NET core_instance/FE_OCPN10156_array_out_74_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 673.930 624.700 ) on M1 for NET core_instance/FE_OCPN10156_array_out_74_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 706.330 570.700 ) on M1 for NET core_instance/FE_OCPN10213_array_out_133_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 547.530 552.700 ) on M1 for NET core_instance/FE_OCPN10233_array_out_93_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 550.530 556.300 ) on M1 for NET core_instance/FE_OCPN10233_array_out_93_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 775.130 585.100 ) on M1 for NET core_instance/FE_OCPN10257_array_out_112_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 622.730 576.100 ) on M1 for NET core_instance/FE_OCPN10258_array_out_92_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 623.930 574.300 ) on M1 for NET core_instance/FE_OCPN10258_array_out_92_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 616.530 567.100 ) on M1 for NET core_instance/FE_OCPN10258_array_out_92_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 474.475 1123.300 ) on M1 for NET core_instance/FE_OCPN8126_fifo_out_39_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 661.530 532.900 ) on M1 for NET core_instance/FE_OCPN8166_FE_OFN7509_array_out_139_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 602.730 576.100 ) on M1 for NET core_instance/FE_OCPN8384_array_out_97_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 604.330 577.900 ) on M1 for NET core_instance/FE_OCPN8384_array_out_97_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 686.930 648.100 ) on M1 for NET core_instance/FE_OCPN8453_array_out_76_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 195.900 295.480 ) on M1 for NET core_instance/FE_OCPN9208_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 656.895 615.700 ) on M1 for NET core_instance/FE_OCPN9481_fifo_out_63_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There are 5 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFN1387_q_temp_275_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFN1872_q_temp_273_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN2938_q_temp_660_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 5 dangling wires/vias in the fully routed NET core_instance/ofifo_inst/col_idx_0__fifo_instance/n152. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/ofifo_inst/col_idx_2__fifo_instance/q1[14]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/ofifo_inst/col_idx_7__fifo_instance/q0[3]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 8 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n1221. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n5635. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#2262 routed nets are extracted.
#    1436 (3.03%) extracted nets are partially routed.
#43535 routed nets are imported.
#9 (0.02%) nets are without wires.
#1584 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47390.
#
#Selecting nets for post-route si or timing fixing.
#  2 nets with si or timing constraints have been selected for re-routing.
#  2 nets with si or timing constraints already have preferred extra spacing attribute.
#  Routing of 2 nets with si or timing constraints have been deleted. These nets will be re-routed.
#Number of eco nets is 1434
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 19 14:03:02 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 19 14:03:05 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        4442        4157      240660    92.78%
#  Metal 2        V        3187        3113      240660    49.14%
#  Metal 3        H        4502        4097      240660    47.65%
#  Metal 4        V        3309        2991      240660    47.69%
#  Metal 5        H        8599           0      240660     0.01%
#  Metal 6        V        6299           1      240660     0.05%
#  Metal 7        H        1861         289      240660     4.95%
#  Metal 8        V        1575           0      240660     0.00%
#  --------------------------------------------------------------
#  Total                  33776      25.79%  1925280    30.28%
#
#  333 nets (0.70%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1828.72 (MB), peak = 2071.20 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1832.06 (MB), peak = 2071.20 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1832.15 (MB), peak = 2071.20 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1854.06 (MB), peak = 2071.20 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1838.15 (MB), peak = 2071.20 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1584 (skipped).
#Total number of routable nets = 45806.
#Total number of nets in the design = 47390.
#
#1442 routable nets have only global wires.
#44364 routable nets have only detail routed wires.
#116 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#460 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 27                 89            1326  
#-------------------------------------------------------------------
#        Total                 27                 89            1326  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                333                243           45230  
#-------------------------------------------------------------------
#        Total                333                243           45230  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     37(0.03%)     10(0.01%)      1(0.00%)      1(0.00%)   (0.04%)
#   Metal 3      9(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     46(0.00%)     10(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 333
#Total wire length = 1365418 um.
#Total half perimeter of net bounding box = 1289428 um.
#Total wire length on LAYER M1 = 3170 um.
#Total wire length on LAYER M2 = 248554 um.
#Total wire length on LAYER M3 = 380664 um.
#Total wire length on LAYER M4 = 205824 um.
#Total wire length on LAYER M5 = 179592 um.
#Total wire length on LAYER M6 = 222735 um.
#Total wire length on LAYER M7 = 65361 um.
#Total wire length on LAYER M8 = 59518 um.
#Total number of vias = 356369
#Total number of multi-cut vias = 209161 ( 58.7%)
#Total number of single cut vias = 147208 ( 41.3%)
#Up-Via Summary (total 356369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125030 ( 80.0%)     31226 ( 20.0%)     156256
#  Metal 2       19369 ( 13.7%)    121839 ( 86.3%)     141208
#  Metal 3        2357 (  5.9%)     37423 ( 94.1%)      39780
#  Metal 4         285 (  2.3%)     12269 ( 97.7%)      12554
#  Metal 5          38 (  1.0%)      3834 ( 99.0%)       3872
#  Metal 6          82 (  5.3%)      1467 ( 94.7%)       1549
#  Metal 7          47 (  4.1%)      1103 ( 95.9%)       1150
#-----------------------------------------------------------
#               147208 ( 41.3%)    209161 ( 58.7%)     356369 
#
#Total number of involved priority nets 21
#Maximum src to sink distance for priority net 158.9
#Average of max src_to_sink distance for priority net 67.9
#Average of ave src_to_sink distance for priority net 36.5
#Max overcon = 4 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1842.82 (MB), peak = 2071.20 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1818.36 (MB), peak = 2071.20 (MB)
#Start Track Assignment.
#Done with 232 horizontal wires in 5 hboxes and 234 vertical wires in 4 hboxes.
#Done with 20 horizontal wires in 5 hboxes and 14 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 333
#Total wire length = 1365689 um.
#Total half perimeter of net bounding box = 1289428 um.
#Total wire length on LAYER M1 = 3324 um.
#Total wire length on LAYER M2 = 248566 um.
#Total wire length on LAYER M3 = 380735 um.
#Total wire length on LAYER M4 = 205841 um.
#Total wire length on LAYER M5 = 179596 um.
#Total wire length on LAYER M6 = 222738 um.
#Total wire length on LAYER M7 = 65364 um.
#Total wire length on LAYER M8 = 59525 um.
#Total number of vias = 356305
#Total number of multi-cut vias = 209161 ( 58.7%)
#Total number of single cut vias = 147144 ( 41.3%)
#Up-Via Summary (total 356305):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125006 ( 80.0%)     31226 ( 20.0%)     156232
#  Metal 2       19347 ( 13.7%)    121839 ( 86.3%)     141186
#  Metal 3        2352 (  5.9%)     37423 ( 94.1%)      39775
#  Metal 4         282 (  2.2%)     12269 ( 97.8%)      12551
#  Metal 5          35 (  0.9%)      3834 ( 99.1%)       3869
#  Metal 6          79 (  5.1%)      1467 ( 94.9%)       1546
#  Metal 7          43 (  3.8%)      1103 ( 96.2%)       1146
#-----------------------------------------------------------
#               147144 ( 41.3%)    209161 ( 58.7%)     356305 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1885.34 (MB), peak = 2071.20 (MB)
#
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 96.29 (MB)
#Total memory = 1885.34 (MB)
#Peak memory = 2071.20 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 18946 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1895.57 (MB), peak = 2071.20 (MB)
#    completing 20% with 18948 violations
#    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1898.43 (MB), peak = 2071.20 (MB)
#    completing 30% with 18999 violations
#    cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1900.70 (MB), peak = 2071.20 (MB)
#    completing 40% with 19109 violations
#    cpu time = 00:01:23, elapsed time = 00:01:23, memory = 1902.83 (MB), peak = 2071.20 (MB)
#    completing 50% with 19109 violations
#    cpu time = 00:01:24, elapsed time = 00:01:24, memory = 1892.34 (MB), peak = 2071.20 (MB)
#    completing 60% with 19109 violations
#    cpu time = 00:01:25, elapsed time = 00:01:25, memory = 1882.86 (MB), peak = 2071.20 (MB)
#    completing 70% with 19117 violations
#    cpu time = 00:01:52, elapsed time = 00:01:52, memory = 1898.30 (MB), peak = 2071.20 (MB)
#    completing 80% with 19117 violations
#    cpu time = 00:01:52, elapsed time = 00:01:52, memory = 1898.30 (MB), peak = 2071.20 (MB)
#    completing 90% with 19117 violations
#    cpu time = 00:01:52, elapsed time = 00:01:52, memory = 1898.30 (MB), peak = 2071.20 (MB)
#    completing 100% with 19117 violations
#    cpu time = 00:01:52, elapsed time = 00:01:52, memory = 1898.30 (MB), peak = 2071.20 (MB)
# ECO: 27.8% of the total area was rechecked for DRC, and 5.4% required routing.
#    number of violations = 19120
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1577      296     5529     2914      639      556      277    11788
#	M2         2370     2966     1261       28       41        0      460     7126
#	M3           34       25      100        3        0        0       29      191
#	M4            0        0        8        0        0        0        5       13
#	M5            0        0        1        0        0        0        1        2
#	Totals     3981     3287     6899     2945      680      556      772    19120
#835 out of 148101 instances need to be verified(marked ipoed).
#3.6% of the total area is being checked for drcs
#3.6% of the total area was checked
#    number of violations = 19926
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1693      308     5669     3022      641      617      306    12256
#	M2         2468     3163     1282       30       41        0      472     7456
#	M3           34       28      104        3        0        0       30      199
#	M4            0        0        8        0        0        0        5       13
#	M5            0        0        1        0        0        0        1        2
#	Totals     4195     3499     7064     3055      682      617      814    19926
#cpu time = 00:02:09, elapsed time = 00:02:09, memory = 1907.23 (MB), peak = 2071.20 (MB)
#start 1st optimization iteration ...
#    completing 10% with 20010 violations
#    cpu time = 00:01:38, elapsed time = 00:01:38, memory = 2014.84 (MB), peak = 2071.20 (MB)
#    completing 20% with 20040 violations
#    cpu time = 00:03:10, elapsed time = 00:03:10, memory = 2009.98 (MB), peak = 2071.20 (MB)
#    completing 30% with 20031 violations
#    cpu time = 00:04:48, elapsed time = 00:04:48, memory = 2012.32 (MB), peak = 2071.20 (MB)
#    completing 40% with 19894 violations
#    cpu time = 00:07:11, elapsed time = 00:07:11, memory = 2110.86 (MB), peak = 2110.98 (MB)
#    completing 50% with 19888 violations
#    cpu time = 00:09:54, elapsed time = 00:09:54, memory = 2104.98 (MB), peak = 2111.74 (MB)
#    completing 60% with 19755 violations
#    cpu time = 00:14:39, elapsed time = 00:14:38, memory = 2088.30 (MB), peak = 2132.84 (MB)
#    completing 70% with 19777 violations
#    cpu time = 00:18:38, elapsed time = 00:18:37, memory = 2161.00 (MB), peak = 2161.03 (MB)
#    completing 80% with 19654 violations
#    cpu time = 00:22:40, elapsed time = 00:22:39, memory = 2061.27 (MB), peak = 2181.00 (MB)
#    completing 90% with 19548 violations
#    cpu time = 00:26:49, elapsed time = 00:26:48, memory = 2103.32 (MB), peak = 2208.66 (MB)
#    completing 100% with 19477 violations
#    cpu time = 00:30:34, elapsed time = 00:30:33, memory = 2058.92 (MB), peak = 2208.66 (MB)
#    number of violations = 19479
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1764      456     6288     2566      613      504      317    12508
#	M2         2181     2720     1182       16       44        7      490     6640
#	M3           72       40      110        4        0        0       87      313
#	M4            1        1       10        0        0        0        3       15
#	M5            1        0        0        0        0        0        1        2
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        1        1
#	Totals     4019     3217     7590     2586      657      511      899    19479
#    number of process antenna violations = 4
#cpu time = 00:30:34, elapsed time = 00:30:33, memory = 2058.98 (MB), peak = 2208.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 333
#Total wire length = 1360960 um.
#Total half perimeter of net bounding box = 1289428 um.
#Total wire length on LAYER M1 = 3052 um.
#Total wire length on LAYER M2 = 241367 um.
#Total wire length on LAYER M3 = 375859 um.
#Total wire length on LAYER M4 = 208735 um.
#Total wire length on LAYER M5 = 183277 um.
#Total wire length on LAYER M6 = 223169 um.
#Total wire length on LAYER M7 = 65736 um.
#Total wire length on LAYER M8 = 59763 um.
#Total number of vias = 373176
#Total number of multi-cut vias = 185471 ( 49.7%)
#Total number of single cut vias = 187705 ( 50.3%)
#Up-Via Summary (total 373176):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      133259 ( 84.7%)     24050 ( 15.3%)     157309
#  Metal 2       34830 ( 24.1%)    109991 ( 75.9%)     144821
#  Metal 3       14108 ( 29.8%)     33161 ( 70.2%)      47269
#  Metal 4        4426 ( 27.3%)     11769 ( 72.7%)      16195
#  Metal 5         468 ( 10.5%)      4010 ( 89.5%)       4478
#  Metal 6         294 ( 16.8%)      1457 ( 83.2%)       1751
#  Metal 7         320 ( 23.7%)      1033 ( 76.3%)       1353
#-----------------------------------------------------------
#               187705 ( 50.3%)    185471 ( 49.7%)     373176 
#
#Total number of DRC violations = 19479
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 12508
#Total number of violations on LAYER M2 = 6640
#Total number of violations on LAYER M3 = 313
#Total number of violations on LAYER M4 = 15
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:32:45
#Elapsed time = 00:32:44
#Increased memory = -22.86 (MB)
#Total memory = 1862.48 (MB)
#Peak memory = 2208.66 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 19 14:36:00 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1864.22 (MB), peak = 2208.66 (MB)
#
#Start Post Route Wire Spread.
#Done with 5039 horizontal wires in 9 hboxes and 4745 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 333
#Total wire length = 1364281 um.
#Total half perimeter of net bounding box = 1289428 um.
#Total wire length on LAYER M1 = 3052 um.
#Total wire length on LAYER M2 = 241740 um.
#Total wire length on LAYER M3 = 376876 um.
#Total wire length on LAYER M4 = 209779 um.
#Total wire length on LAYER M5 = 183897 um.
#Total wire length on LAYER M6 = 223323 um.
#Total wire length on LAYER M7 = 65794 um.
#Total wire length on LAYER M8 = 59820 um.
#Total number of vias = 373176
#Total number of multi-cut vias = 185471 ( 49.7%)
#Total number of single cut vias = 187705 ( 50.3%)
#Up-Via Summary (total 373176):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      133259 ( 84.7%)     24050 ( 15.3%)     157309
#  Metal 2       34830 ( 24.1%)    109991 ( 75.9%)     144821
#  Metal 3       14108 ( 29.8%)     33161 ( 70.2%)      47269
#  Metal 4        4426 ( 27.3%)     11769 ( 72.7%)      16195
#  Metal 5         468 ( 10.5%)      4010 ( 89.5%)       4478
#  Metal 6         294 ( 16.8%)      1457 ( 83.2%)       1751
#  Metal 7         320 ( 23.7%)      1033 ( 76.3%)       1353
#-----------------------------------------------------------
#               187705 ( 50.3%)    185471 ( 49.7%)     373176 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1926.63 (MB), peak = 2208.66 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 333
#Total wire length = 1364281 um.
#Total half perimeter of net bounding box = 1289428 um.
#Total wire length on LAYER M1 = 3052 um.
#Total wire length on LAYER M2 = 241740 um.
#Total wire length on LAYER M3 = 376876 um.
#Total wire length on LAYER M4 = 209779 um.
#Total wire length on LAYER M5 = 183897 um.
#Total wire length on LAYER M6 = 223323 um.
#Total wire length on LAYER M7 = 65794 um.
#Total wire length on LAYER M8 = 59820 um.
#Total number of vias = 373176
#Total number of multi-cut vias = 185471 ( 49.7%)
#Total number of single cut vias = 187705 ( 50.3%)
#Up-Via Summary (total 373176):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      133259 ( 84.7%)     24050 ( 15.3%)     157309
#  Metal 2       34830 ( 24.1%)    109991 ( 75.9%)     144821
#  Metal 3       14108 ( 29.8%)     33161 ( 70.2%)      47269
#  Metal 4        4426 ( 27.3%)     11769 ( 72.7%)      16195
#  Metal 5         468 ( 10.5%)      4010 ( 89.5%)       4478
#  Metal 6         294 ( 16.8%)      1457 ( 83.2%)       1751
#  Metal 7         320 ( 23.7%)      1033 ( 76.3%)       1353
#-----------------------------------------------------------
#               187705 ( 50.3%)    185471 ( 49.7%)     373176 
#
#
#Start Post Route via swapping..
#9.36% of area are rerouted by ECO routing.
#    number of violations = 20499
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1807      468     6421     2693      622      573      331    12915
#	M2         2369     3072     1223       17       46        7      502     7236
#	M3           79       43      111        4        0        0       90      327
#	M4            1        1       12        0        0        0        3       17
#	M5            2        0        0        0        0        0        1        3
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        1        1
#	Totals     4258     3584     7767     2714      668      580      928    20499
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1865.83 (MB), peak = 2208.66 (MB)
#    number of violations = 19459
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1765      457     6310     2564      614      510      331    12551
#	M2         2170     2671     1181       16       44        7      489     6578
#	M3           72       37      113        4        0        0       87      313
#	M4            1        1       10        0        0        0        3       15
#	M5            1        0        0        0        0        0        0        1
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        1        1
#	Totals     4009     3166     7614     2584      658      517      911    19459
#cpu time = 00:02:27, elapsed time = 00:02:26, memory = 1869.48 (MB), peak = 2208.66 (MB)
#CELL_VIEW fullchip,init has 19459 DRC violations
#Total number of DRC violations = 19459
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 20
#Total number of violations on LAYER M1 = 12551
#Total number of violations on LAYER M2 = 6578
#Total number of violations on LAYER M3 = 313
#Total number of violations on LAYER M4 = 15
#Total number of violations on LAYER M5 = 1
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 333
#Total wire length = 1364281 um.
#Total half perimeter of net bounding box = 1289428 um.
#Total wire length on LAYER M1 = 3052 um.
#Total wire length on LAYER M2 = 241740 um.
#Total wire length on LAYER M3 = 376876 um.
#Total wire length on LAYER M4 = 209779 um.
#Total wire length on LAYER M5 = 183897 um.
#Total wire length on LAYER M6 = 223323 um.
#Total wire length on LAYER M7 = 65794 um.
#Total wire length on LAYER M8 = 59820 um.
#Total number of vias = 373176
#Total number of multi-cut vias = 232109 ( 62.2%)
#Total number of single cut vias = 141067 ( 37.8%)
#Up-Via Summary (total 373176):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124219 ( 79.0%)     33090 ( 21.0%)     157309
#  Metal 2       13443 (  9.3%)    131378 ( 90.7%)     144821
#  Metal 3        2643 (  5.6%)     44626 ( 94.4%)      47269
#  Metal 4         588 (  3.6%)     15607 ( 96.4%)      16195
#  Metal 5          15 (  0.3%)      4463 ( 99.7%)       4478
#  Metal 6          80 (  4.6%)      1671 ( 95.4%)       1751
#  Metal 7          79 (  5.8%)      1274 ( 94.2%)       1353
#-----------------------------------------------------------
#               141067 ( 37.8%)    232109 ( 62.2%)     373176 
#
#detailRoute Statistics:
#Cpu time = 00:35:23
#Elapsed time = 00:35:21
#Increased memory = -17.59 (MB)
#Total memory = 1867.75 (MB)
#Peak memory = 2208.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:35:46
#Elapsed time = 00:35:45
#Increased memory = -90.05 (MB)
#Total memory = 1775.84 (MB)
#Peak memory = 2208.66 (MB)
#Number of warnings = 93
#Total number of warnings = 253
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 19 14:38:41 2025
#
**optDesign ... cpu = 0:40:22, real = 0:40:22, mem = 2183.6M, totSessionCpu=2:27:43 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148101 and nets=47390 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16363_ieng6-ece-03.ucsd.edu_jmsin_ghrZZv/fullchip_16363_AO2eVu.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2183.6M)
Extracted 10.0002% (CPU Time= 0:00:01.5  MEM= 2265.1M)
Extracted 20.0002% (CPU Time= 0:00:01.9  MEM= 2265.1M)
Extracted 30.0003% (CPU Time= 0:00:02.3  MEM= 2265.1M)
Extracted 40.0003% (CPU Time= 0:00:02.9  MEM= 2269.1M)
Extracted 50.0003% (CPU Time= 0:00:03.5  MEM= 2269.1M)
Extracted 60.0003% (CPU Time= 0:00:04.9  MEM= 2269.1M)
Extracted 70.0003% (CPU Time= 0:00:05.5  MEM= 2269.1M)
Extracted 80.0004% (CPU Time= 0:00:05.9  MEM= 2269.1M)
Extracted 90.0004% (CPU Time= 0:00:06.6  MEM= 2269.1M)
Extracted 100% (CPU Time= 0:00:08.2  MEM= 2269.1M)
Number of Extracted Resistors     : 965063
Number of Extracted Ground Cap.   : 931854
Number of Extracted Coupling Cap. : 1606288
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2257.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.9  Real Time: 0:00:09.0  MEM: 2257.113M)
**optDesign ... cpu = 0:40:32, real = 0:40:31, mem = 2183.6M, totSessionCpu=2:27:53 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47390,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2302.18 CPU=0:00:18.9 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_16363_ieng6-ece-03.ucsd.edu_jmsin_ghrZZv/.AAE_DngVTp/.AAE_16363/waveform.data...
*** CDM Built up (cpu=0:00:22.4  real=0:00:22.0  mem= 2302.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47390,  25.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2276.19 CPU=0:00:18.9 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:19.1  real=0:00:19.0  mem= 2276.2M) ***
*** Done Building Timing Graph (cpu=0:00:46.1 real=0:00:46.0 totSessionCpu=2:28:40 mem=2276.2M)
**optDesign ... cpu = 0:41:18, real = 0:41:17, mem = 2190.3M, totSessionCpu=2:28:40 **
*** Timing NOT met, worst failing slack is -27.350
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 238 clock nets excluded from IPO operation.
*info: 238 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.350 TNS Slack -6092.406 Density 99.57
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:01.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:01.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:01.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:01.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:01.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:01.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.6 real=0:00:06.0 mem=2415.7M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.009|  -27.350|  -0.043|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_88_/D                           |
|  -0.009|  -27.350|  -0.043|-6092.406|    99.57%|   0:00:00.0| 2415.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_88_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2415.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:07.0 mem=2415.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 242 constrained nets 
Layer 7 has 232 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:07.1 real=0:00:07.0 mem=2415.7M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:41:31, real = 0:41:30, mem = 2282.8M, totSessionCpu=2:28:52 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
#Created 848 library cell signatures
#Created 47390 NETS and 0 SPECIALNETS signatures
#Created 148102 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1971.31 (MB), peak = 2208.66 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1971.38 (MB), peak = 2208.66 (MB)
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 238 clock nets excluded from IPO operation.
*info: 238 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.350 TNS Slack -6092.406 Density 99.57
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.350|  -27.350|-6092.362|-6092.406|    99.57%|   0:00:01.0| 2433.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.164|  -27.164|-6091.921|-6091.965|    99.57%|   0:00:00.0| 2439.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.149|  -27.149|-6091.797|-6091.841|    99.57%|   0:00:00.0| 2439.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.129|  -27.129|-6091.441|-6091.485|    99.58%|   0:00:00.0| 2439.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.098|  -27.098|-6091.340|-6091.383|    99.58%|   0:00:00.0| 2439.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.092|  -27.092|-6092.124|-6092.167|    99.58%|   0:00:01.0| 2439.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.080|  -27.080|-6091.840|-6091.884|    99.58%|   0:00:00.0| 2439.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.072|  -27.072|-6091.814|-6091.857|    99.58%|   0:00:00.0| 2440.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.059|  -27.059|-6091.764|-6091.808|    99.58%|   0:00:00.0| 2440.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.046|  -27.046|-6091.688|-6091.732|    99.58%|   0:00:00.0| 2440.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -27.036|  -27.036|-6091.526|-6091.570|    99.58%|   0:00:00.0| 2440.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.031|  -27.031|-6091.436|-6091.479|    99.58%|   0:00:00.0| 2440.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.018|  -27.018|-6091.524|-6091.568|    99.58%|   0:00:00.0| 2440.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.018|  -27.018|-6091.454|-6091.498|    99.58%|   0:00:00.0| 2440.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.018|  -27.018|-6091.454|-6091.498|    99.58%|   0:00:03.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:05.0 mem=2460.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.6 real=0:00:05.0 mem=2460.5M) ***
** GigaOpt Optimizer WNS Slack -27.018 TNS Slack -6091.498 Density 99.58
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 6 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 242 constrained nets 
Layer 7 has 232 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.4 real=0:00:05.0 mem=2460.5M) ***
*** Starting refinePlace (2:29:05 mem=2426.1M) ***
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2426.1MB
*** Finished refinePlace (2:29:05 mem=2426.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
Running hardenOpt in Setup Recovery Mode
Begin: GigaOpt harden opt (Recovery)
Info: 238 clock nets excluded from IPO operation.
*info: 238 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.018|  -27.018|-6091.461|-6091.505|    99.58%|   0:00:01.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:01.1 real=0:00:02.0 mem=2460.5M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2460.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 242 constrained nets 
Layer 7 has 232 constrained nets 
**** End NDR-Layer Usage Statistics ****
*** Starting refinePlace (2:29:13 mem=2426.1M) ***
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2426.1MB
*** Finished refinePlace (2:29:13 mem=2426.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt harden opt
End: GigaOpt WNS recovery
Checking setup slack degradation ...
Begin: GigaOpt TNS recovery
Begin: GigaOpt Optimization in TNS mode (Recovery)
Info: 238 clock nets excluded from IPO operation.
*info: 238 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.018 TNS Slack -6091.454 Density 99.58
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.018|  -27.018|-6091.410|-6091.454|    99.58%|   0:00:00.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.986|  -26.986|-6091.291|-6091.334|    99.58%|   0:00:01.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -26.986|  -26.986|-6091.247|-6091.290|    99.58%|   0:00:00.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -26.986|  -26.986|-6091.069|-6091.113|    99.58%|   0:00:00.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -26.986|  -26.986|-6091.033|-6091.076|    99.58%|   0:00:00.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -26.986|  -26.986|-6091.016|-6091.059|    99.58%|   0:00:01.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -26.987|  -26.987|-6090.858|-6090.902|    99.58%|   0:00:00.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -26.987|  -26.987|-6090.843|-6090.887|    99.58%|   0:00:00.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -26.987|  -26.987|-6090.806|-6090.849|    99.58%|   0:00:00.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -26.987|  -26.987|-6090.698|-6090.742|    99.58%|   0:00:00.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -26.987|  -26.987|-6090.698|-6090.742|    99.58%|   0:00:00.0| 2460.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=2460.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:02.0 mem=2460.5M) ***
** GigaOpt Optimizer WNS Slack -26.987 TNS Slack -6090.742 Density 99.58
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 8 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 242 constrained nets 
Layer 7 has 232 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.1 real=0:00:04.0 mem=2460.5M) ***
*** Starting refinePlace (2:29:22 mem=2426.1M) ***
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2426.1MB
*** Finished refinePlace (2:29:22 mem=2426.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
End: GigaOpt TNS recovery
Default Rule : ""
Non Default Rules :
Worst Slack : -26.987 ns
Total 1 nets layer assigned (0.6).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1414 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -26.987 ns
Total 0 nets layer assigned (0.6).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1414 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2426.1M
** Profile ** Other data :  cpu=0:00:00.4, mem=2426.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2426.1M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2426.1M

------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.987 | -26.987 | -0.010  |
|           TNS (ns):| -6090.7 | -6090.7 | -0.044  |
|    Violating Paths:|  2577   |  2568   |    9    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.148%
       (99.577% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2426.1M
**optDesign ... cpu = 0:42:04, real = 0:42:02, mem = 2228.7M, totSessionCpu=2:29:25 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 19 14:40:21 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 2 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 8
#  Number of instances deleted (including moved) = 2343
#  Number of instances resized = 32
#  Number of instances with pin swaps = 1
#  Total number of placement changes (moved instances are counted twice) = 2383
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47389 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 53715 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1414/45807 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1850.27 (MB), peak = 2208.66 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#117 routed nets are extracted.
#    44 (0.09%) extracted nets are partially routed.
#45690 routed nets are imported.
#1584 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47391.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 44
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 19 14:40:28 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 19 14:40:30 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        4442        4157      240660    92.78%
#  Metal 2        V        3187        3113      240660    49.14%
#  Metal 3        H        4502        4097      240660    47.65%
#  Metal 4        V        3309        2991      240660    47.69%
#  Metal 5        H        8599           0      240660     0.01%
#  Metal 6        V        6299           1      240660     0.05%
#  Metal 7        H        1861         289      240660     4.95%
#  Metal 8        V        1575           0      240660     0.00%
#  --------------------------------------------------------------
#  Total                  33776      25.79%  1925280    30.28%
#
#  333 nets (0.70%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1872.34 (MB), peak = 2208.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1872.53 (MB), peak = 2208.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1872.56 (MB), peak = 2208.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1872.56 (MB), peak = 2208.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1584 (skipped).
#Total number of routable nets = 45807.
#Total number of nets in the design = 47391.
#
#44 routable nets have only global wires.
#45763 routable nets have only detail routed wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#573 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  2                  1              41  
#-------------------------------------------------------------------
#        Total                  2                  1              41  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                333                243           45231  
#-------------------------------------------------------------------
#        Total                333                243           45231  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 333
#Total wire length = 1364265 um.
#Total half perimeter of net bounding box = 1289442 um.
#Total wire length on LAYER M1 = 3049 um.
#Total wire length on LAYER M2 = 241737 um.
#Total wire length on LAYER M3 = 376860 um.
#Total wire length on LAYER M4 = 209778 um.
#Total wire length on LAYER M5 = 183896 um.
#Total wire length on LAYER M6 = 222824 um.
#Total wire length on LAYER M7 = 65803 um.
#Total wire length on LAYER M8 = 60318 um.
#Total number of vias = 373147
#Total number of multi-cut vias = 232074 ( 62.2%)
#Total number of single cut vias = 141073 ( 37.8%)
#Up-Via Summary (total 373147):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124214 ( 79.0%)     33079 ( 21.0%)     157293
#  Metal 2       13447 (  9.3%)    131357 ( 90.7%)     144804
#  Metal 3        2644 (  5.6%)     44625 ( 94.4%)      47269
#  Metal 4         589 (  3.6%)     15606 ( 96.4%)      16195
#  Metal 5          16 (  0.4%)      4462 ( 99.6%)       4478
#  Metal 6          82 (  4.7%)      1671 ( 95.3%)       1753
#  Metal 7          81 (  6.0%)      1274 ( 94.0%)       1355
#-----------------------------------------------------------
#               141073 ( 37.8%)    232074 ( 62.2%)     373147 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 78.4
#Average of max src_to_sink distance for priority net 78.4
#Average of ave src_to_sink distance for priority net 39.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1877.23 (MB), peak = 2208.66 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1852.77 (MB), peak = 2208.66 (MB)
#Start Track Assignment.
#Done with 4 horizontal wires in 5 hboxes and 6 vertical wires in 4 hboxes.
#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 333
#Total wire length = 1364269 um.
#Total half perimeter of net bounding box = 1289442 um.
#Total wire length on LAYER M1 = 3051 um.
#Total wire length on LAYER M2 = 241738 um.
#Total wire length on LAYER M3 = 376862 um.
#Total wire length on LAYER M4 = 209778 um.
#Total wire length on LAYER M5 = 183896 um.
#Total wire length on LAYER M6 = 222824 um.
#Total wire length on LAYER M7 = 65802 um.
#Total wire length on LAYER M8 = 60318 um.
#Total number of vias = 373147
#Total number of multi-cut vias = 232074 ( 62.2%)
#Total number of single cut vias = 141073 ( 37.8%)
#Up-Via Summary (total 373147):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124214 ( 79.0%)     33079 ( 21.0%)     157293
#  Metal 2       13447 (  9.3%)    131357 ( 90.7%)     144804
#  Metal 3        2644 (  5.6%)     44625 ( 94.4%)      47269
#  Metal 4         589 (  3.6%)     15606 ( 96.4%)      16195
#  Metal 5          16 (  0.4%)      4462 ( 99.6%)       4478
#  Metal 6          82 (  4.7%)      1671 ( 95.3%)       1753
#  Metal 7          81 (  6.0%)      1274 ( 94.0%)       1355
#-----------------------------------------------------------
#               141073 ( 37.8%)    232074 ( 62.2%)     373147 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1895.72 (MB), peak = 2208.66 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 45.11 (MB)
#Total memory = 1895.72 (MB)
#Peak memory = 2208.66 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 19210 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.68 (MB), peak = 2208.66 (MB)
#    completing 20% with 19209 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.68 (MB), peak = 2208.66 (MB)
#    completing 30% with 19209 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.68 (MB), peak = 2208.66 (MB)
#    completing 40% with 19209 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.90 (MB), peak = 2208.66 (MB)
#    completing 50% with 19209 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1895.02 (MB), peak = 2208.66 (MB)
#    completing 60% with 19209 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1895.02 (MB), peak = 2208.66 (MB)
#    completing 70% with 19221 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1912.22 (MB), peak = 2208.66 (MB)
#    completing 80% with 19221 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1912.22 (MB), peak = 2208.66 (MB)
#    completing 90% with 19221 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1912.22 (MB), peak = 2208.66 (MB)
#    completing 100% with 19221 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1912.22 (MB), peak = 2208.66 (MB)
# ECO: 0.4% of the total area was rechecked for DRC, and 0.3% required routing.
#    number of violations = 19221
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1767      453     6302     2567      530      508      331    12458
#	M2         2172     2660     1075       16       36        7      483     6449
#	M3           72       37       99        4        0        0       86      298
#	M4            1        1        9        0        0        0        3       14
#	M5            1        0        0        0        0        0        0        1
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        1        1
#	Totals     4013     3151     7485     2587      566      515      904    19221
#40 out of 148102 instances need to be verified(marked ipoed).
#0.2% of the total area is being checked for drcs
#0.2% of the total area was checked
#    number of violations = 19243
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1779      453     6309     2567      531      509      332    12480
#	M2         2172     2660     1075       16       36        7      483     6449
#	M3           72       37       99        4        0        0       86      298
#	M4            1        1        9        0        0        0        3       14
#	M5            1        0        0        0        0        0        0        1
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        1        1
#	Totals     4025     3151     7492     2587      567      516      905    19243
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1914.20 (MB), peak = 2208.66 (MB)
#start 1st optimization iteration ...
#    completing 10% with 19229 violations
#    cpu time = 00:01:36, elapsed time = 00:01:36, memory = 1985.89 (MB), peak = 2208.66 (MB)
#    completing 20% with 19184 violations
#    cpu time = 00:03:03, elapsed time = 00:03:02, memory = 2004.78 (MB), peak = 2208.66 (MB)
#    completing 30% with 19142 violations
#    cpu time = 00:04:40, elapsed time = 00:04:39, memory = 2049.86 (MB), peak = 2208.66 (MB)
#    completing 40% with 19053 violations
#    cpu time = 00:07:16, elapsed time = 00:07:15, memory = 2155.32 (MB), peak = 2208.66 (MB)
#    completing 50% with 19061 violations
#    cpu time = 00:09:39, elapsed time = 00:09:38, memory = 2201.97 (MB), peak = 2208.66 (MB)
#    completing 60% with 19062 violations
#    cpu time = 00:14:14, elapsed time = 00:14:14, memory = 2134.90 (MB), peak = 2265.94 (MB)
#    completing 70% with 19027 violations
#    cpu time = 00:17:52, elapsed time = 00:17:52, memory = 2190.45 (MB), peak = 2265.94 (MB)
#    completing 80% with 19051 violations
#    cpu time = 00:21:48, elapsed time = 00:21:47, memory = 2147.48 (MB), peak = 2265.94 (MB)
#    completing 90% with 19019 violations
#    cpu time = 00:25:37, elapsed time = 00:25:36, memory = 2162.33 (MB), peak = 2265.94 (MB)
#    completing 100% with 19044 violations
#    cpu time = 00:29:21, elapsed time = 00:29:20, memory = 2093.64 (MB), peak = 2265.94 (MB)
#    number of violations = 19046
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1790      432     6359     2411      587      460      295    12334
#	M2         2066     2699     1097       15       33        2      495     6407
#	M3           74       61       82        4        1        0       65      287
#	M4            3        3        6        0        0        0        4       16
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        1        0        1
#	M7            0        0        0        0        0        0        1        1
#	Totals     3933     3195     7544     2430      621      463      860    19046
#    number of process antenna violations = 19
#cpu time = 00:29:21, elapsed time = 00:29:20, memory = 2093.64 (MB), peak = 2265.94 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 333
#Total wire length = 1362844 um.
#Total half perimeter of net bounding box = 1289442 um.
#Total wire length on LAYER M1 = 3068 um.
#Total wire length on LAYER M2 = 240887 um.
#Total wire length on LAYER M3 = 375287 um.
#Total wire length on LAYER M4 = 209703 um.
#Total wire length on LAYER M5 = 184825 um.
#Total wire length on LAYER M6 = 222957 um.
#Total wire length on LAYER M7 = 65802 um.
#Total wire length on LAYER M8 = 60315 um.
#Total number of vias = 374299
#Total number of multi-cut vias = 207879 ( 55.5%)
#Total number of single cut vias = 166420 ( 44.5%)
#Up-Via Summary (total 374299):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      131635 ( 83.7%)     25715 ( 16.3%)     157350
#  Metal 2       21604 ( 15.0%)    122800 ( 85.0%)     144404
#  Metal 3        9306 ( 19.4%)     38676 ( 80.6%)      47982
#  Metal 4        3205 ( 19.0%)     13695 ( 81.0%)      16900
#  Metal 5         439 (  9.6%)      4127 ( 90.4%)       4566
#  Metal 6          97 (  5.5%)      1658 ( 94.5%)       1755
#  Metal 7         134 ( 10.0%)      1208 ( 90.0%)       1342
#-----------------------------------------------------------
#               166420 ( 44.5%)    207879 ( 55.5%)     374299 
#
#Total number of DRC violations = 19046
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 12334
#Total number of violations on LAYER M2 = 6407
#Total number of violations on LAYER M3 = 287
#Total number of violations on LAYER M4 = 16
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:29:26
#Elapsed time = 00:29:25
#Increased memory = -0.45 (MB)
#Total memory = 1895.27 (MB)
#Peak memory = 2265.94 (MB)
#
#Start Post Route via swapping..
#7.24% of area are rerouted by ECO routing.
#    number of violations = 19972
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1828      437     6476     2536      593      543      305    12718
#	M2         2224     3033     1125       16       33        2      499     6932
#	M3           79       67       83        4        1        0       69      303
#	M4            3        4        6        0        0        0        4       17
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        1        0        1
#	M7            0        0        0        0        0        0        1        1
#	Totals     4134     3541     7690     2556      627      546      878    19972
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1897.01 (MB), peak = 2265.94 (MB)
#    number of violations = 19055
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1790      426     6373     2408      588      480      305    12370
#	M2         2060     2688     1098       16       32        2      484     6380
#	M3           75       59       82        4        1        0       67      288
#	M4            3        3        6        0        0        0        3       15
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        1        0        1
#	M7            0        0        0        0        0        0        1        1
#	Totals     3928     3176     7559     2428      621      483      860    19055
#cpu time = 00:02:15, elapsed time = 00:02:15, memory = 1896.86 (MB), peak = 2265.94 (MB)
#CELL_VIEW fullchip,init has 19055 DRC violations
#Total number of DRC violations = 19055
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 19
#Total number of violations on LAYER M1 = 12370
#Total number of violations on LAYER M2 = 6380
#Total number of violations on LAYER M3 = 288
#Total number of violations on LAYER M4 = 15
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 333
#Total wire length = 1362844 um.
#Total half perimeter of net bounding box = 1289442 um.
#Total wire length on LAYER M1 = 3068 um.
#Total wire length on LAYER M2 = 240887 um.
#Total wire length on LAYER M3 = 375287 um.
#Total wire length on LAYER M4 = 209703 um.
#Total wire length on LAYER M5 = 184825 um.
#Total wire length on LAYER M6 = 222957 um.
#Total wire length on LAYER M7 = 65802 um.
#Total wire length on LAYER M8 = 60315 um.
#Total number of vias = 374299
#Total number of multi-cut vias = 236295 ( 63.1%)
#Total number of single cut vias = 138004 ( 36.9%)
#Up-Via Summary (total 374299):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      123941 ( 78.8%)     33409 ( 21.2%)     157350
#  Metal 2       10985 (  7.6%)    133419 ( 92.4%)     144404
#  Metal 3        2333 (  4.9%)     45649 ( 95.1%)      47982
#  Metal 4         590 (  3.5%)     16310 ( 96.5%)      16900
#  Metal 5          26 (  0.6%)      4540 ( 99.4%)       4566
#  Metal 6          71 (  4.0%)      1684 ( 96.0%)       1755
#  Metal 7          58 (  4.3%)      1284 ( 95.7%)       1342
#-----------------------------------------------------------
#               138004 ( 36.9%)    236295 ( 63.1%)     374299 
#
#detailRoute Statistics:
#Cpu time = 00:31:44
#Elapsed time = 00:31:43
#Increased memory = -0.60 (MB)
#Total memory = 1895.12 (MB)
#Peak memory = 2265.94 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47391 NETS and 0 SPECIALNETS signatures
#Created 148103 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1896.55 (MB), peak = 2265.94 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1896.78 (MB), peak = 2265.94 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:32:04
#Elapsed time = 00:32:04
#Increased memory = -54.23 (MB)
#Total memory = 1832.38 (MB)
#Peak memory = 2265.94 (MB)
#Number of warnings = 1
#Total number of warnings = 254
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 19 15:12:25 2025
#
**optDesign ... cpu = 1:14:08, real = 1:14:06, mem = 2213.5M, totSessionCpu=3:01:29 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148102 and nets=47391 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16363_ieng6-ece-03.ucsd.edu_jmsin_ghrZZv/fullchip_16363_AO2eVu.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2211.5M)
Extracted 10.0003% (CPU Time= 0:00:01.6  MEM= 2293.0M)
Extracted 20.0004% (CPU Time= 0:00:01.9  MEM= 2293.0M)
Extracted 30.0003% (CPU Time= 0:00:02.3  MEM= 2293.0M)
Extracted 40.0004% (CPU Time= 0:00:02.8  MEM= 2297.0M)
Extracted 50.0003% (CPU Time= 0:00:03.4  MEM= 2297.0M)
Extracted 60.0004% (CPU Time= 0:00:04.8  MEM= 2297.0M)
Extracted 70.0003% (CPU Time= 0:00:05.4  MEM= 2297.0M)
Extracted 80.0004% (CPU Time= 0:00:05.7  MEM= 2297.0M)
Extracted 90.0003% (CPU Time= 0:00:06.5  MEM= 2297.0M)
Extracted 100% (CPU Time= 0:00:08.0  MEM= 2297.0M)
Number of Extracted Resistors     : 954163
Number of Extracted Ground Cap.   : 921606
Number of Extracted Coupling Cap. : 1593904
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2275.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.6  Real Time: 0:00:10.0  MEM: 2275.020M)
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47391,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2329.98 CPU=0:00:19.0 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_16363_ieng6-ece-03.ucsd.edu_jmsin_ghrZZv/.AAE_DngVTp/.AAE_16363/waveform.data...
*** CDM Built up (cpu=0:00:32.1  real=0:00:32.0  mem= 2330.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47391,  26.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2306.03 CPU=0:00:19.1 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:19.3  real=0:00:19.0  mem= 2306.0M) ***
*** Done Building Timing Graph (cpu=0:00:56.0 real=0:00:56.0 totSessionCpu=3:02:25 mem=2306.0M)
**optDesign ... cpu = 1:15:04, real = 1:15:02, mem = 2224.4M, totSessionCpu=3:02:25 **
Running LEF-safe VT swap in recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 238 clock nets excluded from IPO operation.
*info: 238 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.018 TNS Slack -6105.396 Density 99.58
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_6_/D  |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:01.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:01.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_11_/D         |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:01.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:01.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:01.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.018|  -27.018|-6105.389|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=2467.9M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|  -27.018|  -0.007|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_88_/D                           |
|  -0.004|  -27.018|  -0.007|-6105.396|    99.58%|   0:00:00.0| 2467.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_88_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2467.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.9 real=0:00:05.0 mem=2467.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 242 constrained nets 
Layer 7 has 233 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.7 real=0:00:06.0 mem=2467.9M) ***
End: GigaOpt Optimization in post-eco TNS mode
*** Finish setup-recovery (cpu=0:33:45, real=0:33:44, mem=2323.61M, totSessionCpu=3:02:37 .
**optDesign ... cpu = 1:15:16, real = 1:15:14, mem = 2323.6M, totSessionCpu=3:02:37 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:15:18, real = 1:15:15, mem = 2323.6M, totSessionCpu=3:02:39 **
** Profile ** Start :  cpu=0:00:00.0, mem=2380.8M
** Profile ** Other data :  cpu=0:00:00.4, mem=2380.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 47391,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:17.8 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_16363_ieng6-ece-03.ucsd.edu_jmsin_ghrZZv/.AAE_DngVTp/.AAE_16363/waveform.data...
*** CDM Built up (cpu=0:00:19.3  real=0:00:20.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47391,  3.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:03.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:26.6 real=0:00:27.0 totSessionCpu=0:01:49 mem=0.0M)
** Profile ** Overall slacks :  cpu=-3:00:00.-6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:28.5, mem=2380.9M
** Profile ** Total reports :  cpu=0:00:02.7, mem=2325.1M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2325.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.018 | -27.018 | -0.004  |
|           TNS (ns):| -6105.4 | -6105.4 | -0.007  |
|    Violating Paths:|  2569   |  2564   |    5    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.290  | -0.290  |  0.000  |
|           TNS (ns):|-183.795 |-183.795 |  0.000  |
|    Violating Paths:|  1418   |  1418   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.148%
       (99.577% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2325.1M
**optDesign ... cpu = 1:15:50, real = 1:15:49, mem = 2323.0M, totSessionCpu=3:03:11 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 194298 markers are saved ...
... 18717 geometry drc markers are saved ...
... 19 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.2 real=0:00:03.0 mem=2323.1M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 2259.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 70
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:02.1  ELAPSED TIME: 2.00  MEM: 81.6M) ***


*** Memory Usage v#1 (Current mem = 2273.465M, initial mem = 149.258M) ***
*** Message Summary: 2335 warning(s), 48 error(s)

--- Ending "Innovus" (totcpu=3:16:13, real=4:06:01, mem=2273.5M) ---
