<div align="center">

# Rawan Abdelkader
### **Electronics & Communications Engineer**
**E-JUST | Class of 2027**

<p align="center">
  <img src="https://img.shields.io/badge/Senior_Project-Sponsored_by_Analog_Devices-red?style=flat-square&logo=analog-devices" />
  <img src="https://img.shields.io/badge/Focus-HW_Accelerators_&_DV-007acc?style=flat-square" />
  <img src="https://img.shields.io/badge/University-E--JUST-blue?style=flat-square" />
</p>

---

"Architecting the future of specialized computing through high-performance **RTL Design** and scalable **DV** methodologies. 
Currently developing ML hardware accelerators with a focus on efficiency and zero-defect silicon."

</div>

## ğŸ§¬ Professional Profile
* **Design:** **RTL** using Verilog/SystemVerilog, with a core interest in **ML Hardware Accelerators** and data-path optimization.
* **Verification:** Building robust, coverage-driven environments using **UVM** and modern **cocotb** flows to ensure architectural integrity.

---

## ğŸ› ï¸ Technical Ecosystem

<table width="100%">
  <tr>
    <td width="50%" valign="top">
      <h4>ğŸ—ï¸ DV</h4>
      <img src="https://img.shields.io/badge/SystemVerilog-%23182149.svg?style=flat-square&logo=micro-chip&logoColor=white" />
      <img src="https://img.shields.io/badge/Verilog-%23005581.svg?style=flat-square&logo=cpu&logoColor=white" />
      <img src="https://img.shields.io/badge/UVM-Verification-blueviolet?style=flat-square" />
      <img src="https://img.shields.io/badge/cocotb-Python--Based-green?style=flat-square" />
      <img src="https://img.shields.io/badge/ML--Accelerators-Design-FFD700?style=flat-square&logoColor=black" />
    </td>
    <td width="50%" valign="top">
      <h4>ğŸ’» Software & Scripting</h4>
      <img src="https://img.shields.io/badge/C++-00599C?style=flat-square&logo=c%2B%2B&logoColor=white" />
      <img src="https://img.shields.io/badge/Python-3776AB?style=flat-square&logo=python&logoColor=white" />
      <img src="https://img.shields.io/badge/Linux-FCC624?style=flat-square&logo=linux&logoColor=black" />
      <img src="https://img.shields.io/badge/MATLAB-ED1C24?style=flat-square&logo=mathworks&logoColor=white" />
    </td>
  </tr>
  <tr>
    <td width="50%" valign="top">
      <h4>âš™ï¸ EDA & Professional Tools</h4>
      <img src="https://img.shields.io/badge/QuestaSim-Siemens-blue?style=flat-square" />
      <img src="https://img.shields.io/badge/Vivado-Xilinx-orange?style=flat-square" />
      <img src="https://img.shields.io/badge/Quartus-Intel-0071C5?style=flat-square" />
    </td>
    <td width="50%" valign="top">
      <h4>ğŸ“š Core Competencies</h4>
      â€¢ RTL Synthesis & Timing <br/>
      â€¢ Coverage-Driven Verification <br/>
      â€¢ Computer Architecture (ISA) <br/>
      â€¢ Algorithm-to-Hardware Mapping
    </td>
  </tr>
</table>

---

## ğŸ”¥ GitHub Engineering Activity
<p align="center">
  <img width="48%" src="https://github-readme-stats.vercel.app/api?username=RawanAbdelkader272&show_icons=true&theme=tokyonight&count_private=true&border_radius=10" />
  <img width="48%" src="https://github-readme-streak-stats.herokuapp.com/?user=RawanAbdelkader272&theme=tokyonight&border_radius=10" />
</p>

---

## ğŸ“¬ Connectivity
<p align="center">
  <a href="https://www.linkedin.com/in/rawan-abdelkader-28a8092b2">
    <img src="https://img.shields.io/badge/LinkedIn-Connect-blue?style=for-the-badge&logo=linkedin" />
  </a>
  <a href="mailto:rawan.abdelkader2722@gmail.com">
    <img src="https://img.shields.io/badge/Email-Contact-red?style=for-the-badge&logo=gmail" />
  </a>
</p>

<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=007acc&height=60&section=footer" width="100%" />
</p>
