
*** Running vivado
    with args -log LED_CH_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source LED_CH_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source LED_CH_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.902 ; gain = 37.828 ; free physical = 45587 ; free virtual = 63155
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pct/Caribou/MPW4/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/pct/Caribou/vivado/Vivado/2023.2/data/ip'.
Command: link_design -top LED_CH_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_axi_gpio_0_0/LED_CH_axi_gpio_0_0.dcp' for cell 'LED_CH_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_led_blink_patterns_0_0/LED_CH_led_blink_patterns_0_0.dcp' for cell 'LED_CH_i/led_blink_patterns_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_rst_ps8_0_99M_0/LED_CH_rst_ps8_0_99M_0.dcp' for cell 'LED_CH_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_zynq_ultra_ps_e_0_0/LED_CH_zynq_ultra_ps_e_0_0.dcp' for cell 'LED_CH_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0.dcp' for cell 'LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_pc_0/LED_CH_auto_pc_0.dcp' for cell 'LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2550.629 ; gain = 0.000 ; free physical = 44591 ; free virtual = 62159
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_zynq_ultra_ps_e_0_0/LED_CH_zynq_ultra_ps_e_0_0.xdc] for cell 'LED_CH_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_zynq_ultra_ps_e_0_0/LED_CH_zynq_ultra_ps_e_0_0.xdc] for cell 'LED_CH_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_rst_ps8_0_99M_0/LED_CH_rst_ps8_0_99M_0_board.xdc] for cell 'LED_CH_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_rst_ps8_0_99M_0/LED_CH_rst_ps8_0_99M_0_board.xdc] for cell 'LED_CH_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_rst_ps8_0_99M_0/LED_CH_rst_ps8_0_99M_0.xdc] for cell 'LED_CH_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_rst_ps8_0_99M_0/LED_CH_rst_ps8_0_99M_0.xdc] for cell 'LED_CH_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_axi_gpio_0_0/LED_CH_axi_gpio_0_0_board.xdc] for cell 'LED_CH_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_axi_gpio_0_0/LED_CH_axi_gpio_0_0_board.xdc] for cell 'LED_CH_i/axi_gpio_0/U0'
Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_axi_gpio_0_0/LED_CH_axi_gpio_0_0.xdc] for cell 'LED_CH_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_axi_gpio_0_0/LED_CH_axi_gpio_0_0.xdc] for cell 'LED_CH_i/axi_gpio_0/U0'
Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.srcs/constrs_1/new/Pins.xdc]
Finished Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.srcs/constrs_1/new/Pins.xdc]
Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc] for cell 'LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/pct/Caribou/MPW4/LED_CH/LED_CH.gen/sources_1/bd/LED_CH/ip/LED_CH_auto_ds_0/LED_CH_auto_ds_0_clocks.xdc] for cell 'LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 16 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.340 ; gain = 0.000 ; free physical = 44543 ; free virtual = 62111
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances

18 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2841.340 ; gain = 1209.648 ; free physical = 44543 ; free virtual = 62111
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2841.340 ; gain = 0.000 ; free physical = 44495 ; free virtual = 62063

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 217e7a88c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3120.020 ; gain = 278.680 ; free physical = 44322 ; free virtual = 61890

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 217e7a88c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3420.887 ; gain = 0.000 ; free physical = 44026 ; free virtual = 61595

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 217e7a88c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3420.887 ; gain = 0.000 ; free physical = 44026 ; free virtual = 61595
Phase 1 Initialization | Checksum: 217e7a88c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3420.887 ; gain = 0.000 ; free physical = 44026 ; free virtual = 61595

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 217e7a88c

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3420.887 ; gain = 0.000 ; free physical = 44026 ; free virtual = 61595

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 217e7a88c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3420.887 ; gain = 0.000 ; free physical = 44020 ; free virtual = 61588
Phase 2 Timer Update And Timing Data Collection | Checksum: 217e7a88c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3420.887 ; gain = 0.000 ; free physical = 44020 ; free virtual = 61588

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 410 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1383f3b68

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3420.887 ; gain = 0.000 ; free physical = 44020 ; free virtual = 61588
Retarget | Checksum: 1383f3b68
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 281 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 809768ad

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3420.887 ; gain = 0.000 ; free physical = 44020 ; free virtual = 61588
Constant propagation | Checksum: 809768ad
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 119f918be

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3420.887 ; gain = 0.000 ; free physical = 44020 ; free virtual = 61588
Sweep | Checksum: 119f918be
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 683 cells
INFO: [Opt 31-1021] In phase Sweep, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 119f918be

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3452.902 ; gain = 32.016 ; free physical = 44020 ; free virtual = 61588
BUFG optimization | Checksum: 119f918be
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from LED_CH_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 119f918be

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3452.902 ; gain = 32.016 ; free physical = 44020 ; free virtual = 61588
Shift Register Optimization | Checksum: 119f918be
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: a913ddf8

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3452.902 ; gain = 32.016 ; free physical = 44020 ; free virtual = 61588
Post Processing Netlist | Checksum: a913ddf8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d9313241

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3452.902 ; gain = 32.016 ; free physical = 44020 ; free virtual = 61588

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3452.902 ; gain = 0.000 ; free physical = 44020 ; free virtual = 61588
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d9313241

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3452.902 ; gain = 32.016 ; free physical = 44020 ; free virtual = 61588
Phase 9 Finalization | Checksum: 1d9313241

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3452.902 ; gain = 32.016 ; free physical = 44020 ; free virtual = 61588
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             281  |                                             27  |
|  Constant propagation         |               4  |              25  |                                             27  |
|  Sweep                        |               0  |             683  |                                             98  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d9313241

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3452.902 ; gain = 32.016 ; free physical = 44020 ; free virtual = 61588
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3452.902 ; gain = 0.000 ; free physical = 44020 ; free virtual = 61588

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d9313241

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3452.902 ; gain = 0.000 ; free physical = 44020 ; free virtual = 61588

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d9313241

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3452.902 ; gain = 0.000 ; free physical = 44020 ; free virtual = 61588

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3452.902 ; gain = 0.000 ; free physical = 44020 ; free virtual = 61588
Ending Netlist Obfuscation Task | Checksum: 1d9313241

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3452.902 ; gain = 0.000 ; free physical = 44020 ; free virtual = 61588
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file LED_CH_wrapper_drc_opted.rpt -pb LED_CH_wrapper_drc_opted.pb -rpx LED_CH_wrapper_drc_opted.rpx
Command: report_drc -file LED_CH_wrapper_drc_opted.rpt -pb LED_CH_wrapper_drc_opted.pb -rpx LED_CH_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pct/Caribou/MPW4/LED_CH/LED_CH.runs/impl_1/LED_CH_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3540.516 ; gain = 0.000 ; free physical = 43919 ; free virtual = 61487
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3540.516 ; gain = 0.000 ; free physical = 43919 ; free virtual = 61487
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3540.516 ; gain = 0.000 ; free physical = 43919 ; free virtual = 61487
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3540.516 ; gain = 0.000 ; free physical = 43918 ; free virtual = 61486
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3540.516 ; gain = 0.000 ; free physical = 43918 ; free virtual = 61486
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3540.516 ; gain = 0.000 ; free physical = 43915 ; free virtual = 61486
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3540.516 ; gain = 0.000 ; free physical = 43915 ; free virtual = 61486
INFO: [Common 17-1381] The checkpoint '/home/pct/Caribou/MPW4/LED_CH/LED_CH.runs/impl_1/LED_CH_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.418 ; gain = 0.000 ; free physical = 43898 ; free virtual = 61470
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f7a2cc8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.418 ; gain = 0.000 ; free physical = 43899 ; free virtual = 61470
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.418 ; gain = 0.000 ; free physical = 43899 ; free virtual = 61470

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a033fbc1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4566.355 ; gain = 1024.938 ; free physical = 42891 ; free virtual = 60462

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2057d0fce

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4605.398 ; gain = 1063.980 ; free physical = 42890 ; free virtual = 60462

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2057d0fce

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4605.398 ; gain = 1063.980 ; free physical = 42890 ; free virtual = 60462
Phase 1 Placer Initialization | Checksum: 2057d0fce

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4605.398 ; gain = 1063.980 ; free physical = 42890 ; free virtual = 60462

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1bc664914

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4605.398 ; gain = 1063.980 ; free physical = 42890 ; free virtual = 60461

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1bc664914

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4605.398 ; gain = 1063.980 ; free physical = 42890 ; free virtual = 60461

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1bc664914

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 4965.383 ; gain = 1423.965 ; free physical = 42459 ; free virtual = 60030

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 22d3f069e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 4997.398 ; gain = 1455.980 ; free physical = 42459 ; free virtual = 60030

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 22d3f069e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 4997.398 ; gain = 1455.980 ; free physical = 42459 ; free virtual = 60030
Phase 2.1.1 Partition Driven Placement | Checksum: 22d3f069e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 4997.398 ; gain = 1455.980 ; free physical = 42459 ; free virtual = 60030
Phase 2.1 Floorplanning | Checksum: 1b70ef497

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 4997.398 ; gain = 1455.980 ; free physical = 42459 ; free virtual = 60030

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b70ef497

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 4997.398 ; gain = 1455.980 ; free physical = 42459 ; free virtual = 60030

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b70ef497

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 4997.398 ; gain = 1455.980 ; free physical = 42459 ; free virtual = 60030

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 23047dbd0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 5083.426 ; gain = 1542.008 ; free physical = 42379 ; free virtual = 59950

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 65 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 27 nets or LUTs. Breaked 0 LUT, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5083.426 ; gain = 0.000 ; free physical = 42379 ; free virtual = 59951

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             27  |                    27  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             27  |                    27  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 181de05ed

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 5083.426 ; gain = 1542.008 ; free physical = 42379 ; free virtual = 59951
Phase 2.4 Global Placement Core | Checksum: 2120083ee

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 5083.426 ; gain = 1542.008 ; free physical = 42378 ; free virtual = 59949
Phase 2 Global Placement | Checksum: 2120083ee

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 5083.426 ; gain = 1542.008 ; free physical = 42378 ; free virtual = 59949

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d8811df9

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 5083.426 ; gain = 1542.008 ; free physical = 42379 ; free virtual = 59950

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 163fc4c8e

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 5083.426 ; gain = 1542.008 ; free physical = 42378 ; free virtual = 59950

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1707f1243

Time (s): cpu = 00:01:45 ; elapsed = 00:00:40 . Memory (MB): peak = 5096.426 ; gain = 1555.008 ; free physical = 42364 ; free virtual = 59935

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1b1b46ec2

Time (s): cpu = 00:01:46 ; elapsed = 00:00:40 . Memory (MB): peak = 5096.426 ; gain = 1555.008 ; free physical = 42364 ; free virtual = 59935
Phase 3.3.2 Slice Area Swap | Checksum: 1b1b46ec2

Time (s): cpu = 00:01:46 ; elapsed = 00:00:40 . Memory (MB): peak = 5096.426 ; gain = 1555.008 ; free physical = 42364 ; free virtual = 59935
Phase 3.3 Small Shape DP | Checksum: 149701edb

Time (s): cpu = 00:01:46 ; elapsed = 00:00:40 . Memory (MB): peak = 5096.426 ; gain = 1555.008 ; free physical = 42364 ; free virtual = 59935

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 21e4e6b98

Time (s): cpu = 00:01:46 ; elapsed = 00:00:40 . Memory (MB): peak = 5096.426 ; gain = 1555.008 ; free physical = 42364 ; free virtual = 59935

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 24ff328f8

Time (s): cpu = 00:01:46 ; elapsed = 00:00:40 . Memory (MB): peak = 5096.426 ; gain = 1555.008 ; free physical = 42364 ; free virtual = 59935
Phase 3 Detail Placement | Checksum: 24ff328f8

Time (s): cpu = 00:01:46 ; elapsed = 00:00:41 . Memory (MB): peak = 5096.426 ; gain = 1555.008 ; free physical = 42364 ; free virtual = 59935

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 297994320

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.883 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 289176841

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5096.426 ; gain = 0.000 ; free physical = 42358 ; free virtual = 59929
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 289176841

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5096.426 ; gain = 0.000 ; free physical = 42358 ; free virtual = 59929
Phase 4.1.1.1 BUFG Insertion | Checksum: 297994320

Time (s): cpu = 00:02:01 ; elapsed = 00:00:45 . Memory (MB): peak = 5096.426 ; gain = 1555.008 ; free physical = 42358 ; free virtual = 59929

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.883. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 229452152

Time (s): cpu = 00:02:01 ; elapsed = 00:00:45 . Memory (MB): peak = 5096.426 ; gain = 1555.008 ; free physical = 42358 ; free virtual = 59929

Time (s): cpu = 00:02:01 ; elapsed = 00:00:45 . Memory (MB): peak = 5096.426 ; gain = 1555.008 ; free physical = 42358 ; free virtual = 59929
Phase 4.1 Post Commit Optimization | Checksum: 229452152

Time (s): cpu = 00:02:01 ; elapsed = 00:00:45 . Memory (MB): peak = 5096.426 ; gain = 1555.008 ; free physical = 42358 ; free virtual = 59929
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5119.410 ; gain = 0.000 ; free physical = 42309 ; free virtual = 59881

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2dd01b2c7

Time (s): cpu = 00:02:18 ; elapsed = 00:00:53 . Memory (MB): peak = 5119.410 ; gain = 1577.992 ; free physical = 42309 ; free virtual = 59881

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2dd01b2c7

Time (s): cpu = 00:02:18 ; elapsed = 00:00:53 . Memory (MB): peak = 5119.410 ; gain = 1577.992 ; free physical = 42309 ; free virtual = 59881
Phase 4.3 Placer Reporting | Checksum: 2dd01b2c7

Time (s): cpu = 00:02:18 ; elapsed = 00:00:53 . Memory (MB): peak = 5119.410 ; gain = 1577.992 ; free physical = 42309 ; free virtual = 59881

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5119.410 ; gain = 0.000 ; free physical = 42309 ; free virtual = 59881

Time (s): cpu = 00:02:18 ; elapsed = 00:00:53 . Memory (MB): peak = 5119.410 ; gain = 1577.992 ; free physical = 42309 ; free virtual = 59881
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2e46ffbca

Time (s): cpu = 00:02:18 ; elapsed = 00:00:53 . Memory (MB): peak = 5119.410 ; gain = 1577.992 ; free physical = 42309 ; free virtual = 59881
Ending Placer Task | Checksum: 262b3dd04

Time (s): cpu = 00:02:18 ; elapsed = 00:00:53 . Memory (MB): peak = 5119.410 ; gain = 1577.992 ; free physical = 42309 ; free virtual = 59881
81 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:21 ; elapsed = 00:00:53 . Memory (MB): peak = 5119.410 ; gain = 1578.895 ; free physical = 42309 ; free virtual = 59881
INFO: [runtcl-4] Executing : report_io -file LED_CH_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5119.410 ; gain = 0.000 ; free physical = 42309 ; free virtual = 59880
INFO: [runtcl-4] Executing : report_utilization -file LED_CH_wrapper_utilization_placed.rpt -pb LED_CH_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file LED_CH_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5119.410 ; gain = 0.000 ; free physical = 42308 ; free virtual = 59879
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 5119.410 ; gain = 0.000 ; free physical = 42308 ; free virtual = 59880
Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5119.410 ; gain = 0.000 ; free physical = 42307 ; free virtual = 59880
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5119.410 ; gain = 0.000 ; free physical = 42307 ; free virtual = 59880
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5119.410 ; gain = 0.000 ; free physical = 42306 ; free virtual = 59880
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5119.410 ; gain = 0.000 ; free physical = 42306 ; free virtual = 59880
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5119.410 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59881
Write Physdb Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5119.410 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59881
INFO: [Common 17-1381] The checkpoint '/home/pct/Caribou/MPW4/LED_CH/LED_CH.runs/impl_1/LED_CH_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5143.422 ; gain = 0.000 ; free physical = 42306 ; free virtual = 59881
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5143.422 ; gain = 0.000 ; free physical = 42306 ; free virtual = 59881
Wrote PlaceDB: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5143.422 ; gain = 0.000 ; free physical = 42304 ; free virtual = 59881
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5143.422 ; gain = 0.000 ; free physical = 42304 ; free virtual = 59881
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5143.422 ; gain = 0.000 ; free physical = 42304 ; free virtual = 59881
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5143.422 ; gain = 0.000 ; free physical = 42304 ; free virtual = 59881
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5143.422 ; gain = 0.000 ; free physical = 42301 ; free virtual = 59881
Write Physdb Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5143.422 ; gain = 0.000 ; free physical = 42301 ; free virtual = 59881
INFO: [Common 17-1381] The checkpoint '/home/pct/Caribou/MPW4/LED_CH/LED_CH.runs/impl_1/LED_CH_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e56bcb78 ConstDB: 0 ShapeSum: c98b8017 RouteDB: b3bc9175
Nodegraph reading from file.  Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.5 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880
Post Restoration Checksum: NetGraph: 2c663ea9 | NumContArr: c1132b02 | Constraints: 8d756066 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23d97c4ae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23d97c4ae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23d97c4ae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 26b6ba0e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42304 ; free virtual = 59881

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17147ac7b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42304 ; free virtual = 59881
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.025  | TNS=0.000  | WHS=-0.039 | THS=-1.665 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1773
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1387
  Number of Partially Routed Nets     = 386
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16f9fcd64

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42304 ; free virtual = 59880

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16f9fcd64

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42304 ; free virtual = 59880

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1b71b689a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880
Phase 3 Initial Routing | Checksum: 255a43eba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.265  | TNS=0.000  | WHS=-0.014 | THS=-0.018 |

Phase 4.1 Global Iteration 0 | Checksum: 36e349388

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 36a59c3b5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880
Phase 4 Rip-up And Reroute | Checksum: 36a59c3b5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2f40f81d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.265  | TNS=0.000  | WHS=0.019  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 3230bf173

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.265  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 3230bf173

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3230bf173

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880
Phase 5 Delay and Skew Optimization | Checksum: 3230bf173

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2e9473d33

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.265  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22f344a46

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880
Phase 6 Post Hold Fix | Checksum: 22f344a46

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.196053 %
  Global Horizontal Routing Utilization  = 0.0830764 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22f344a46

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22f344a46

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22f344a46

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 22f344a46

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.265  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 22f344a46

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1c8d88bbe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880
Ending Routing Task | Checksum: 1c8d88bbe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5151.426 ; gain = 0.000 ; free physical = 42303 ; free virtual = 59880

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 5151.426 ; gain = 8.004 ; free physical = 42303 ; free virtual = 59880
INFO: [runtcl-4] Executing : report_drc -file LED_CH_wrapper_drc_routed.rpt -pb LED_CH_wrapper_drc_routed.pb -rpx LED_CH_wrapper_drc_routed.rpx
Command: report_drc -file LED_CH_wrapper_drc_routed.rpt -pb LED_CH_wrapper_drc_routed.pb -rpx LED_CH_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pct/Caribou/MPW4/LED_CH/LED_CH.runs/impl_1/LED_CH_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file LED_CH_wrapper_methodology_drc_routed.rpt -pb LED_CH_wrapper_methodology_drc_routed.pb -rpx LED_CH_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file LED_CH_wrapper_methodology_drc_routed.rpt -pb LED_CH_wrapper_methodology_drc_routed.pb -rpx LED_CH_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/pct/Caribou/MPW4/LED_CH/LED_CH.runs/impl_1/LED_CH_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file LED_CH_wrapper_power_routed.rpt -pb LED_CH_wrapper_power_summary_routed.pb -rpx LED_CH_wrapper_power_routed.rpx
Command: report_power -file LED_CH_wrapper_power_routed.rpt -pb LED_CH_wrapper_power_summary_routed.pb -rpx LED_CH_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file LED_CH_wrapper_route_status.rpt -pb LED_CH_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file LED_CH_wrapper_timing_summary_routed.rpt -pb LED_CH_wrapper_timing_summary_routed.pb -rpx LED_CH_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file LED_CH_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file LED_CH_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file LED_CH_wrapper_bus_skew_routed.rpt -pb LED_CH_wrapper_bus_skew_routed.pb -rpx LED_CH_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 5225.637 ; gain = 0.000 ; free physical = 42299 ; free virtual = 59879
Wrote PlaceDB: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5225.637 ; gain = 0.000 ; free physical = 42298 ; free virtual = 59879
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5225.637 ; gain = 0.000 ; free physical = 42298 ; free virtual = 59879
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5225.637 ; gain = 0.000 ; free physical = 42297 ; free virtual = 59880
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5225.637 ; gain = 0.000 ; free physical = 42297 ; free virtual = 59880
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5225.637 ; gain = 0.000 ; free physical = 42294 ; free virtual = 59880
Write Physdb Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5225.637 ; gain = 0.000 ; free physical = 42294 ; free virtual = 59880
INFO: [Common 17-1381] The checkpoint '/home/pct/Caribou/MPW4/LED_CH/LED_CH.runs/impl_1/LED_CH_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force LED_CH_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, LED_CH_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./LED_CH_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 5225.637 ; gain = 0.000 ; free physical = 42271 ; free virtual = 59879
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 17:36:25 2025...
