#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Mar 27 15:50:45 2015
# Process ID: 15160
# Log file: /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/impl_1/test_pmod_audio.vdi
# Journal file: /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_pmod_audio.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz_inst/U0/clkin1_ibufg, from the path connected to top-level port: clk_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/impl_1/.Xil/Vivado-15160-arrow-platform/dcp_2/clk_wiz_0.edf:265]
Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/U0'
Finished Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/U0'
Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1585.320 ; gain = 484.461 ; free physical = 9805 ; free virtual = 28553
Finished Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/U0'
Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1585.320 ; gain = 726.191 ; free physical = 9805 ; free virtual = 28553
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.01' and will expire in -55 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1597.348 ; gain = 11.012 ; free physical = 9800 ; free virtual = 28548

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1526de30f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.348 ; gain = 0.000 ; free physical = 9800 ; free virtual = 28548

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1526de30f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.348 ; gain = 0.000 ; free physical = 9800 ; free virtual = 28548

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 3 unconnected cells.
Phase 3 Sweep | Checksum: 21e789f94

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1597.348 ; gain = 0.000 ; free physical = 9800 ; free virtual = 28548
Ending Logic Optimization Task | Checksum: 21e789f94

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1597.348 ; gain = 0.000 ; free physical = 9800 ; free virtual = 28548
Implement Debug Cores | Checksum: 14a56213f
Logic Optimization | Checksum: 14a56213f

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 21e789f94

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1597.348 ; gain = 0.000 ; free physical = 9800 ; free virtual = 28548
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1613.355 ; gain = 0.000 ; free physical = 9799 ; free virtual = 28548
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/impl_1/test_pmod_audio_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.01' and will expire in -55 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 19228105d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1613.371 ; gain = 0.000 ; free physical = 9751 ; free virtual = 28501

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.371 ; gain = 0.000 ; free physical = 9751 ; free virtual = 28501
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1613.371 ; gain = 0.000 ; free physical = 9751 ; free virtual = 28501

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: af3b8aba

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1613.371 ; gain = 0.000 ; free physical = 9751 ; free virtual = 28501
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: af3b8aba

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1733.414 ; gain = 120.043 ; free physical = 9750 ; free virtual = 28500

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: af3b8aba

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1733.414 ; gain = 120.043 ; free physical = 9750 ; free virtual = 28500

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: a3417be7

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1733.414 ; gain = 120.043 ; free physical = 9750 ; free virtual = 28500
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 188f17855

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1733.414 ; gain = 120.043 ; free physical = 9750 ; free virtual = 28500

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 19d102806

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1733.414 ; gain = 120.043 ; free physical = 9750 ; free virtual = 28499
Phase 2.1.2.1 Place Init Design | Checksum: 208f70851

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1733.414 ; gain = 120.043 ; free physical = 9750 ; free virtual = 28499
Phase 2.1.2 Build Placer Netlist Model | Checksum: 208f70851

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1733.414 ; gain = 120.043 ; free physical = 9750 ; free virtual = 28499

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 208f70851

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1733.414 ; gain = 120.043 ; free physical = 9750 ; free virtual = 28499
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 208f70851

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1733.414 ; gain = 120.043 ; free physical = 9750 ; free virtual = 28499
Phase 2.1 Placer Initialization Core | Checksum: 208f70851

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1733.414 ; gain = 120.043 ; free physical = 9750 ; free virtual = 28499
Phase 2 Placer Initialization | Checksum: 208f70851

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1733.414 ; gain = 120.043 ; free physical = 9750 ; free virtual = 28499

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2183c9bfe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9740 ; free virtual = 28490

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2183c9bfe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9740 ; free virtual = 28490

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 262c05190

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9740 ; free virtual = 28490

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2267578e3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9740 ; free virtual = 28490

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2267578e3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9740 ; free virtual = 28490

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 20c9a2a06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9740 ; free virtual = 28490

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 22fe4154c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9740 ; free virtual = 28490

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 210efd5a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9733 ; free virtual = 28483
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 210efd5a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9733 ; free virtual = 28483

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 210efd5a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9733 ; free virtual = 28483

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 210efd5a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9733 ; free virtual = 28483
Phase 4.6 Small Shape Detail Placement | Checksum: 210efd5a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9733 ; free virtual = 28483

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 210efd5a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9733 ; free virtual = 28483
Phase 4 Detail Placement | Checksum: 210efd5a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9733 ; free virtual = 28483

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 17c67b030

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9733 ; free virtual = 28483

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 17c67b030

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9733 ; free virtual = 28483

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.200. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1fed0b632

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9725 ; free virtual = 28475
Phase 5.2.2 Post Placement Optimization | Checksum: 1fed0b632

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9725 ; free virtual = 28475
Phase 5.2 Post Commit Optimization | Checksum: 1fed0b632

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9725 ; free virtual = 28475

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1fed0b632

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9725 ; free virtual = 28475

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1fed0b632

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9725 ; free virtual = 28475

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1fed0b632

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9725 ; free virtual = 28475
Phase 5.5 Placer Reporting | Checksum: 1fed0b632

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9725 ; free virtual = 28475

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1f28c6368

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9725 ; free virtual = 28475
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1f28c6368

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9725 ; free virtual = 28475
Ending Placer Task | Checksum: 11d7ae61b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.430 ; gain = 181.059 ; free physical = 9725 ; free virtual = 28475
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1794.430 ; gain = 0.000 ; free physical = 9724 ; free virtual = 28475
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1794.430 ; gain = 0.000 ; free physical = 9723 ; free virtual = 28473
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1794.430 ; gain = 0.000 ; free physical = 9723 ; free virtual = 28473
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1794.430 ; gain = 0.000 ; free physical = 9723 ; free virtual = 28473
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.01' and will expire in -55 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 119666615

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1840.074 ; gain = 45.645 ; free physical = 9594 ; free virtual = 28344

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 119666615

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1840.074 ; gain = 45.645 ; free physical = 9594 ; free virtual = 28344

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 119666615

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1851.062 ; gain = 56.633 ; free physical = 9563 ; free virtual = 28313
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 230559be6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.47   | TNS=0      | WHS=-1.32  | THS=-2.38  |

Phase 2 Router Initialization | Checksum: 2512ca9b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d5d3f7f2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: c8eca9bd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.18   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d98e67a5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295
Phase 4 Rip-up And Reroute | Checksum: d98e67a5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 114827de9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.18   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 114827de9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 114827de9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1561ed3ae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.18   | TNS=0      | WHS=-0.000699| THS=-0.000699|

Phase 7 Post Hold Fix | Checksum: 1449c45de

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0711581 %
  Global Horizontal Routing Utilization  = 0.0527849 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 194e74a54

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 194e74a54

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 14d7e3521

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 14d7e3521

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.18   | TNS=0      | WHS=0.166  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 14d7e3521

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.328 ; gain = 73.898 ; free physical = 9545 ; free virtual = 28295
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1868.328 ; gain = 0.000 ; free physical = 9544 ; free virtual = 28295
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/impl_1/test_pmod_audio_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Mar 27 15:51:27 2015...
