# compile vhdl design source files
vhdl xil_defaultlib  "../../../all_gates.srcs/sources_1/new/all_gates.vhd"
