library ieee ;
use ieee.std_logic_1164.all;
-----------------------------------------------------
entity keyboard is
port(
	ps2_data    :   in std_logic;
	ps2_clock : in  std_logic;									
	key : out std_logic_vector(10 downto 0)
);
end keyboard;
-----------------------------------------------------
architecture PS2 of keyboard is
	signal i : integer := 0;
	signal code : std_logic_vector(10 downto 0);
begin
    state_reg: process(ps2_clock)
    begin
		if (ps2_clock' event and ps2_clock = '0') then
			code(i)<=ps2_data;
			i<=i+1;
			if(i=10) then
				key<=code;
				i<=0;
			end if;
		end if;
	end process;
end PS2;