Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 11 17:28:17 2025
| Host         : DESKTOP-3OAFHV8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.115    -4344.152                   2280                34918        0.049        0.000                      0                34763       -0.808       -3.370                       9                 17834  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
clk_fpga_1                                                                                  {0.000 3.333}        6.666           150.015         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
system_i/clk_wiz_0/inst/clk_in1                                                             {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0                                                               {0.000 3.367}        6.734           148.500         
  clk_wiz_0_clk_out2                                                                        {0.000 0.673}        1.347           742.500         
  clkfbout_system_clk_wiz_0_0                                                               {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        3.641        0.000                      0                 3830        0.062        0.000                      0                 3830        4.020        0.000                       0                  2104  
clk_fpga_1                                                                                      -15.115    -4031.212                   1920                24104        0.052        0.000                      0                24104        2.083        0.000                       0                 12497  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.340        0.000                      0                  928        0.086        0.000                      0                  928       15.250        0.000                       0                   483  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                     1.592        0.000                      0                 5187        0.049        0.000                      0                 5187        2.387        0.000                       0                  2737  
  clk_wiz_0_clk_out2                                                                                                                                                                                                                         -0.808       -3.370                       9                    10  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                                                                48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                                                                                  clk_fpga_0                                                                                        5.219        0.000                      0                   16                                                                        
clk_out1_system_clk_wiz_0_0                                                                 clk_fpga_0                                                                                        5.114        0.000                      0                   34                                                                        
clk_fpga_0                                                                                  clk_fpga_1                                                                                        8.593        0.000                      0                   16                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_1                                                                                       31.609        0.000                      0                    8                                                                        
clk_out1_system_clk_wiz_0_0                                                                 clk_fpga_1                                                                                        5.461        0.000                      0                   10                                                                        
clk_fpga_1                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        5.327        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_out1_system_clk_wiz_0_0                                                                       8.437        0.000                      0                   42                                                                        
clk_fpga_1                                                                                  clk_out1_system_clk_wiz_0_0                                                                       5.248        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_1                                                                                       -1.596     -312.939                    360                  371        0.223        0.000                      0                  371  
**async_default**                                                                           clk_fpga_1                                                                                  clk_fpga_1                                                                                        2.644        0.000                      0                  201        0.367        0.000                      0                  201  
**async_default**                                                                           clk_out1_system_clk_wiz_0_0                                                                 clk_out1_system_clk_wiz_0_0                                                                       3.451        0.000                      0                   42        0.367        0.000                      0                   42  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.017        0.000                      0                  100        0.343        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 2.301ns (36.982%)  route 3.921ns (63.018%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.712     3.020    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y54          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.419     3.439 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=14, routed)          0.972     4.411    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.297     4.708 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.678     5.386    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.124     5.510 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.606     6.116    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I2_O)        0.124     6.240 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.865     7.105    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.229    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.779 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.779    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.893    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.115 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.800     8.915    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X2Y57          LUT3 (Prop_lut3_I0_O)        0.327     9.242 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.242    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X2Y57          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.540    12.732    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y57          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X2Y57          FDRE (Setup_fdre_C_D)        0.075    12.883    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 2.415ns (39.471%)  route 3.703ns (60.529%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.712     3.020    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y54          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.419     3.439 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=14, routed)          0.972     4.411    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.297     4.708 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.678     5.386    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.124     5.510 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.606     6.116    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I2_O)        0.124     6.240 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.865     7.105    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.229    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.779 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.779    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.893    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.227 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.582     8.809    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X2Y57          LUT3 (Prop_lut3_I0_O)        0.329     9.138 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.138    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X2Y57          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.540    12.732    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y57          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X2Y57          FDRE (Setup_fdre_C_D)        0.075    12.883    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.159ns (20.281%)  route 4.556ns (79.719%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.673     2.981    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X19Y8          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDRE (Prop_fdre_C_Q)         0.419     3.400 f  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=22, routed)          1.386     4.786    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/data_valid
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.296     5.082 f  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst_i_2__1/O
                         net (fo=10, routed)          1.569     6.652    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X19Y8          LUT4 (Prop_lut4_I3_O)        0.118     6.770 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_i_1/O
                         net (fo=2, routed)           0.590     7.360    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X16Y7          LUT4 (Prop_lut4_I2_O)        0.326     7.686 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEAREGCE_cooolgate_en_gate_32/O
                         net (fo=1, routed)           1.010     8.696    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEAREGCE_cooolgate_en_sig_29
    RAMB18_X0Y2          RAMB18E1                                     r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.541    12.733    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    12.449    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 2.275ns (37.591%)  route 3.777ns (62.409%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.712     3.020    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y54          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.419     3.439 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=14, routed)          0.972     4.411    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.297     4.708 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.678     5.386    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.124     5.510 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.606     6.116    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I2_O)        0.124     6.240 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.865     7.105    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.229    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.779 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.779    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.113 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.656     8.769    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.303     9.072 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.072    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X1Y56          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.537    12.729    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y56          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)        0.031    12.872    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 2.283ns (38.023%)  route 3.721ns (61.977%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.712     3.020    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y54          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.419     3.439 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=14, routed)          0.972     4.411    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.297     4.708 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.678     5.386    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.124     5.510 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.606     6.116    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I2_O)        0.124     6.240 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.865     7.105    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.229    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.779 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.779    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.092 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.600     8.692    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.332     9.024 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.024    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X1Y56          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.537    12.729    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y56          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)        0.075    12.916    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 2.371ns (40.064%)  route 3.547ns (59.936%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.712     3.020    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y54          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.419     3.439 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=14, routed)          0.972     4.411    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.297     4.708 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.678     5.386    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.124     5.510 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.606     6.116    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I2_O)        0.124     6.240 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.865     7.105    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.229    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.779 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.779    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.893    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.206 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.426     8.632    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X2Y57          LUT3 (Prop_lut3_I0_O)        0.306     8.938 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.938    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X2Y57          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.540    12.732    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y57          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X2Y57          FDRE (Setup_fdre_C_D)        0.031    12.839    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 2.205ns (36.838%)  route 3.781ns (63.162%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.712     3.020    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y54          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.419     3.439 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=14, routed)          0.972     4.411    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.297     4.708 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.678     5.386    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.124     5.510 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.606     6.116    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I2_O)        0.124     6.240 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.865     7.105    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.229    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.779 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.779    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.018 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.660     8.678    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.328     9.006 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.006    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X1Y56          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.537    12.729    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y56          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)        0.075    12.916    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 2.293ns (39.294%)  route 3.542ns (60.706%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.712     3.020    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y54          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.419     3.439 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=14, routed)          0.972     4.411    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.297     4.708 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.678     5.386    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.124     5.510 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.606     6.116    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I2_O)        0.124     6.240 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.865     7.105    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.229    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.779 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.779    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.893    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.132 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.421     8.553    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X2Y57          LUT3 (Prop_lut3_I0_O)        0.302     8.855 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.855    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X2Y57          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.540    12.732    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y57          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X2Y57          FDRE (Setup_fdre_C_D)        0.029    12.837    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.477ns (25.357%)  route 4.348ns (74.643%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.704     3.012    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y66          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.518     3.530 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=33, routed)          1.331     4.861    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.154     5.015 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          1.667     6.682    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X9Y55          LUT3 (Prop_lut3_I1_O)        0.355     7.037 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=14, routed)          0.680     7.717    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/r_push
    SLICE_X10Y55         LUT5 (Prop_lut5_I1_O)        0.326     8.043 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__1/O
                         net (fo=3, routed)           0.670     8.713    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/incr_next_pending
    SLICE_X10Y55         LUT4 (Prop_lut4_I3_O)        0.124     8.837 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq0_i_1__0/O
                         net (fo=1, routed)           0.000     8.837    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0_n_25
    SLICE_X10Y55         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.497    12.689    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X10Y55         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X10Y55         FDRE (Setup_fdre_C_D)        0.081    12.846    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 2.159ns (37.012%)  route 3.674ns (62.988%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.712     3.020    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y54          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.419     3.439 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=14, routed)          0.972     4.411    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.297     4.708 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.678     5.386    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.124     5.510 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.606     6.116    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I2_O)        0.124     6.240 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.865     7.105    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.229    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.779 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.779    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.001 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.553     8.554    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.299     8.853 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.853    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X1Y56          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.537    12.729    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y56          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)        0.029    12.870    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  4.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.187ns (42.545%)  route 0.253ns (57.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.253     1.316    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.362 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.362    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.592%)  route 0.292ns (67.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.562     0.903    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X11Y36         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]/Q
                         net (fo=1, routed)           0.292     1.335    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.861     1.231    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.969    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.296     1.265    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.247%)  route 0.296ns (67.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.562     0.903    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X11Y36         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[7]/Q
                         net (fo=1, routed)           0.296     1.340    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.861     1.231    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.969    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.296     1.265    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[27]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.422%)  route 0.223ns (57.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.223     1.309    system_i/processing_system7_0/inst/M_AXI_GP0_RDATA[27]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[27])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.285%)  route 0.254ns (57.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.254     1.317    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.362 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.362    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.232ns (50.817%)  route 0.225ns (49.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.225     1.275    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.104     1.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.379    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.164ns (30.415%)  route 0.375ns (69.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.559     0.900    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y66          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.375     1.439    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X6Y47          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.835     1.205    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y47          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.359    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.226ns (50.344%)  route 0.223ns (49.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.223     1.274    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[8]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.098     1.372 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.372    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[8]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.723%)  route 0.269ns (56.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.566     0.907    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X12Y44         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[7]/Q
                         net (fo=2, routed)           0.269     1.340    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Q[7]
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.385 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_1/O
                         net (fo=1, routed)           0.000     1.385    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata1_out[7]
    SLICE_X12Y53         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.833     1.203    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X12Y53         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.121     1.295    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[22]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.746%)  route 0.220ns (63.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.220     1.271    system_i/processing_system7_0/inst/M_AXI_GP0_RDATA[22]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[22])
                                                     -0.053     1.181    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y41   system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y74    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y70    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y70   system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y73   system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y70    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y70    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y70    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y70    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y52    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y52    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y56    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y56    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y54    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y56    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y56    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y54    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :         1920  Failing Endpoints,  Worst Slack      -15.115ns,  Total Violation    -4031.212ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.115ns  (required time - arrival time)
  Source:                 system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.288ns  (logic 12.032ns (56.520%)  route 9.256ns (43.480%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 9.345 - 6.666 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.669     2.977    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.419     3.396 r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/Q
                         net (fo=56, routed)          1.077     4.473    system_i/Bic_top_0/inst/cubic_interpolation1/t[1]
    SLICE_X16Y16         LUT5 (Prop_lut5_I4_O)        0.299     4.772 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76/O
                         net (fo=1, routed)           0.340     5.112    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.497 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.497    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.831 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21/O[1]
                         net (fo=4, routed)           0.595     6.426    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21_n_6
    SLICE_X19Y13         LUT4 (Prop_lut4_I2_O)        0.303     6.729 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40/O
                         net (fo=3, routed)           0.475     7.204    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13/O
                         net (fo=1, routed)           0.482     7.810    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.406 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_2/O[3]
                         net (fo=33, routed)          0.679     9.085    system_i/Bic_top_0/inst/cubic_interpolation1/t2[3]
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.306     9.391 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71/O
                         net (fo=2, routed)           0.745    10.136    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71_n_0
    SLICE_X20Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75/O
                         net (fo=1, routed)           0.000    10.260    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35/O[2]
                         net (fo=6, routed)           0.588    11.393    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35_n_5
    SLICE_X23Y16         LUT4 (Prop_lut4_I0_O)        0.301    11.694 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49/O
                         net (fo=2, routed)           0.808    12.501    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.625 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17/O
                         net (fo=1, routed)           0.000    12.625    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.175 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.175    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_1/O[1]
                         net (fo=11, routed)          1.025    14.535    system_i/Bic_top_0/inst/cubic_interpolation1/t3[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.030    18.565 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.567    system_i/Bic_top_0/inst/cubic_interpolation1/a3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    20.085 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3__0/P[2]
                         net (fo=1, routed)           1.131    21.216    system_i/Bic_top_0/inst/cubic_interpolation1/a3__0_n_103
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    21.920 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_28/O[2]
                         net (fo=1, routed)           0.959    22.879    system_i/Bic_top_0/inst/cubic_interpolation1/p_0_in__0[20]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.302    23.181 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9/O
                         net (fo=1, routed)           0.000    23.181    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.582 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.582    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.916 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_1/O[1]
                         net (fo=3, routed)           0.349    24.265    system_i/Bic_top_0/inst/cubic_interpolation1/A[15]
    SLICE_X27Y21         FDRE                                         r  system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.487     9.345    system_i/Bic_top_0/inst/cubic_interpolation1/clk
    SLICE_X27Y21         FDRE                                         r  system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp/C
                         clock pessimism              0.130     9.475    
                         clock uncertainty           -0.106     9.369    
    SLICE_X27Y21         FDRE (Setup_fdre_C_D)       -0.219     9.150    system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                         -24.265    
  -------------------------------------------------------------------
                         slack                                -15.115    

Slack (VIOLATED) :        -15.003ns  (required time - arrival time)
  Source:                 system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.151ns  (logic 12.032ns (56.886%)  route 9.119ns (43.114%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 9.346 - 6.666 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.669     2.977    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.419     3.396 r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/Q
                         net (fo=56, routed)          1.077     4.473    system_i/Bic_top_0/inst/cubic_interpolation1/t[1]
    SLICE_X16Y16         LUT5 (Prop_lut5_I4_O)        0.299     4.772 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76/O
                         net (fo=1, routed)           0.340     5.112    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.497 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.497    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.831 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21/O[1]
                         net (fo=4, routed)           0.595     6.426    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21_n_6
    SLICE_X19Y13         LUT4 (Prop_lut4_I2_O)        0.303     6.729 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40/O
                         net (fo=3, routed)           0.475     7.204    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13/O
                         net (fo=1, routed)           0.482     7.810    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.406 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_2/O[3]
                         net (fo=33, routed)          0.679     9.085    system_i/Bic_top_0/inst/cubic_interpolation1/t2[3]
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.306     9.391 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71/O
                         net (fo=2, routed)           0.745    10.136    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71_n_0
    SLICE_X20Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75/O
                         net (fo=1, routed)           0.000    10.260    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35/O[2]
                         net (fo=6, routed)           0.588    11.393    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35_n_5
    SLICE_X23Y16         LUT4 (Prop_lut4_I0_O)        0.301    11.694 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49/O
                         net (fo=2, routed)           0.808    12.501    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.625 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17/O
                         net (fo=1, routed)           0.000    12.625    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.175 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.175    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_1/O[1]
                         net (fo=11, routed)          1.025    14.535    system_i/Bic_top_0/inst/cubic_interpolation1/t3[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.030    18.565 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.567    system_i/Bic_top_0/inst/cubic_interpolation1/a3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    20.085 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3__0/P[2]
                         net (fo=1, routed)           1.131    21.216    system_i/Bic_top_0/inst/cubic_interpolation1/a3__0_n_103
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    21.920 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_28/O[2]
                         net (fo=1, routed)           0.959    22.879    system_i/Bic_top_0/inst/cubic_interpolation1/p_0_in__0[20]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.302    23.181 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9/O
                         net (fo=1, routed)           0.000    23.181    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.582 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.582    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.916 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_1/O[1]
                         net (fo=3, routed)           0.212    24.128    system_i/Bic_top_0/inst/ramRB/A[15]_alias
    SLICE_X26Y20         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.488     9.346    system_i/Bic_top_0/inst/ramRB/clk
    SLICE_X26Y20         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp/C
                         clock pessimism              0.130     9.476    
                         clock uncertainty           -0.106     9.370    
    SLICE_X26Y20         FDRE (Setup_fdre_C_D)       -0.245     9.125    system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                         -24.128    
  -------------------------------------------------------------------
                         slack                                -15.003    

Slack (VIOLATED) :        -15.001ns  (required time - arrival time)
  Source:                 system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.176ns  (logic 11.920ns (56.291%)  route 9.256ns (43.709%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 9.345 - 6.666 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.669     2.977    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.419     3.396 r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/Q
                         net (fo=56, routed)          1.077     4.473    system_i/Bic_top_0/inst/cubic_interpolation1/t[1]
    SLICE_X16Y16         LUT5 (Prop_lut5_I4_O)        0.299     4.772 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76/O
                         net (fo=1, routed)           0.340     5.112    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.497 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.497    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.831 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21/O[1]
                         net (fo=4, routed)           0.595     6.426    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21_n_6
    SLICE_X19Y13         LUT4 (Prop_lut4_I2_O)        0.303     6.729 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40/O
                         net (fo=3, routed)           0.475     7.204    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13/O
                         net (fo=1, routed)           0.482     7.810    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.406 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_2/O[3]
                         net (fo=33, routed)          0.679     9.085    system_i/Bic_top_0/inst/cubic_interpolation1/t2[3]
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.306     9.391 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71/O
                         net (fo=2, routed)           0.745    10.136    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71_n_0
    SLICE_X20Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75/O
                         net (fo=1, routed)           0.000    10.260    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35/O[2]
                         net (fo=6, routed)           0.588    11.393    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35_n_5
    SLICE_X23Y16         LUT4 (Prop_lut4_I0_O)        0.301    11.694 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49/O
                         net (fo=2, routed)           0.808    12.501    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.625 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17/O
                         net (fo=1, routed)           0.000    12.625    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.175 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.175    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_1/O[1]
                         net (fo=11, routed)          1.025    14.535    system_i/Bic_top_0/inst/cubic_interpolation1/t3[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.030    18.565 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.567    system_i/Bic_top_0/inst/cubic_interpolation1/a3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    20.085 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3__0/P[2]
                         net (fo=1, routed)           1.131    21.216    system_i/Bic_top_0/inst/cubic_interpolation1/a3__0_n_103
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    21.920 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_28/O[2]
                         net (fo=1, routed)           0.959    22.879    system_i/Bic_top_0/inst/cubic_interpolation1/p_0_in__0[20]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.302    23.181 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9/O
                         net (fo=1, routed)           0.000    23.181    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.582 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.582    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_1/O[0]
                         net (fo=3, routed)           0.349    24.153    system_i/Bic_top_0/inst/cubic_interpolation1/A[14]
    SLICE_X27Y21         FDRE                                         r  system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.487     9.345    system_i/Bic_top_0/inst/cubic_interpolation1/clk
    SLICE_X27Y21         FDRE                                         r  system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_1/C
                         clock pessimism              0.130     9.475    
                         clock uncertainty           -0.106     9.369    
    SLICE_X27Y21         FDRE (Setup_fdre_C_D)       -0.218     9.151    system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_1
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                         -24.153    
  -------------------------------------------------------------------
                         slack                                -15.001    

Slack (VIOLATED) :        -14.991ns  (required time - arrival time)
  Source:                 system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.151ns  (logic 12.032ns (56.886%)  route 9.119ns (43.114%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 9.346 - 6.666 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.669     2.977    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.419     3.396 r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/Q
                         net (fo=56, routed)          1.077     4.473    system_i/Bic_top_0/inst/cubic_interpolation1/t[1]
    SLICE_X16Y16         LUT5 (Prop_lut5_I4_O)        0.299     4.772 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76/O
                         net (fo=1, routed)           0.340     5.112    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.497 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.497    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.831 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21/O[1]
                         net (fo=4, routed)           0.595     6.426    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21_n_6
    SLICE_X19Y13         LUT4 (Prop_lut4_I2_O)        0.303     6.729 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40/O
                         net (fo=3, routed)           0.475     7.204    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13/O
                         net (fo=1, routed)           0.482     7.810    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.406 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_2/O[3]
                         net (fo=33, routed)          0.679     9.085    system_i/Bic_top_0/inst/cubic_interpolation1/t2[3]
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.306     9.391 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71/O
                         net (fo=2, routed)           0.745    10.136    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71_n_0
    SLICE_X20Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75/O
                         net (fo=1, routed)           0.000    10.260    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35/O[2]
                         net (fo=6, routed)           0.588    11.393    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35_n_5
    SLICE_X23Y16         LUT4 (Prop_lut4_I0_O)        0.301    11.694 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49/O
                         net (fo=2, routed)           0.808    12.501    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.625 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17/O
                         net (fo=1, routed)           0.000    12.625    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.175 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.175    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_1/O[1]
                         net (fo=11, routed)          1.025    14.535    system_i/Bic_top_0/inst/cubic_interpolation1/t3[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.030    18.565 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.567    system_i/Bic_top_0/inst/cubic_interpolation1/a3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    20.085 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3__0/P[2]
                         net (fo=1, routed)           1.131    21.216    system_i/Bic_top_0/inst/cubic_interpolation1/a3__0_n_103
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    21.920 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_28/O[2]
                         net (fo=1, routed)           0.959    22.879    system_i/Bic_top_0/inst/cubic_interpolation1/p_0_in__0[20]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.302    23.181 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9/O
                         net (fo=1, routed)           0.000    23.181    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.582 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.582    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.916 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_1/O[1]
                         net (fo=3, routed)           0.212    24.128    system_i/Bic_top_0/inst/ramRB/A[15]_alias
    SLICE_X26Y20         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.488     9.346    system_i/Bic_top_0/inst/ramRB/clk
    SLICE_X26Y20         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp/C
                         clock pessimism              0.130     9.476    
                         clock uncertainty           -0.106     9.370    
    SLICE_X26Y20         FDRE (Setup_fdre_C_D)       -0.233     9.137    system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                         -24.128    
  -------------------------------------------------------------------
                         slack                                -14.991    

Slack (VIOLATED) :        -14.886ns  (required time - arrival time)
  Source:                 system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.036ns  (logic 11.920ns (56.666%)  route 9.116ns (43.335%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 9.346 - 6.666 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.669     2.977    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.419     3.396 r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/Q
                         net (fo=56, routed)          1.077     4.473    system_i/Bic_top_0/inst/cubic_interpolation1/t[1]
    SLICE_X16Y16         LUT5 (Prop_lut5_I4_O)        0.299     4.772 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76/O
                         net (fo=1, routed)           0.340     5.112    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.497 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.497    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.831 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21/O[1]
                         net (fo=4, routed)           0.595     6.426    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21_n_6
    SLICE_X19Y13         LUT4 (Prop_lut4_I2_O)        0.303     6.729 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40/O
                         net (fo=3, routed)           0.475     7.204    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13/O
                         net (fo=1, routed)           0.482     7.810    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.406 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_2/O[3]
                         net (fo=33, routed)          0.679     9.085    system_i/Bic_top_0/inst/cubic_interpolation1/t2[3]
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.306     9.391 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71/O
                         net (fo=2, routed)           0.745    10.136    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71_n_0
    SLICE_X20Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75/O
                         net (fo=1, routed)           0.000    10.260    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35/O[2]
                         net (fo=6, routed)           0.588    11.393    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35_n_5
    SLICE_X23Y16         LUT4 (Prop_lut4_I0_O)        0.301    11.694 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49/O
                         net (fo=2, routed)           0.808    12.501    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.625 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17/O
                         net (fo=1, routed)           0.000    12.625    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.175 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.175    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_1/O[1]
                         net (fo=11, routed)          1.025    14.535    system_i/Bic_top_0/inst/cubic_interpolation1/t3[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.030    18.565 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.567    system_i/Bic_top_0/inst/cubic_interpolation1/a3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    20.085 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3__0/P[2]
                         net (fo=1, routed)           1.131    21.216    system_i/Bic_top_0/inst/cubic_interpolation1/a3__0_n_103
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    21.920 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_28/O[2]
                         net (fo=1, routed)           0.959    22.879    system_i/Bic_top_0/inst/cubic_interpolation1/p_0_in__0[20]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.302    23.181 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9/O
                         net (fo=1, routed)           0.000    23.181    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.582 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.582    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_1/O[0]
                         net (fo=3, routed)           0.209    24.013    system_i/Bic_top_0/inst/ramRB/A[14]_alias
    SLICE_X26Y20         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.488     9.346    system_i/Bic_top_0/inst/ramRB/clk
    SLICE_X26Y20         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp_1/C
                         clock pessimism              0.130     9.476    
                         clock uncertainty           -0.106     9.370    
    SLICE_X26Y20         FDRE (Setup_fdre_C_D)       -0.244     9.126    system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp_1
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                         -24.013    
  -------------------------------------------------------------------
                         slack                                -14.886    

Slack (VIOLATED) :        -14.874ns  (required time - arrival time)
  Source:                 system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.036ns  (logic 11.920ns (56.666%)  route 9.116ns (43.335%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 9.346 - 6.666 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.669     2.977    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.419     3.396 r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/Q
                         net (fo=56, routed)          1.077     4.473    system_i/Bic_top_0/inst/cubic_interpolation1/t[1]
    SLICE_X16Y16         LUT5 (Prop_lut5_I4_O)        0.299     4.772 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76/O
                         net (fo=1, routed)           0.340     5.112    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.497 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.497    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.831 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21/O[1]
                         net (fo=4, routed)           0.595     6.426    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21_n_6
    SLICE_X19Y13         LUT4 (Prop_lut4_I2_O)        0.303     6.729 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40/O
                         net (fo=3, routed)           0.475     7.204    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13/O
                         net (fo=1, routed)           0.482     7.810    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.406 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_2/O[3]
                         net (fo=33, routed)          0.679     9.085    system_i/Bic_top_0/inst/cubic_interpolation1/t2[3]
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.306     9.391 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71/O
                         net (fo=2, routed)           0.745    10.136    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71_n_0
    SLICE_X20Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75/O
                         net (fo=1, routed)           0.000    10.260    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35/O[2]
                         net (fo=6, routed)           0.588    11.393    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35_n_5
    SLICE_X23Y16         LUT4 (Prop_lut4_I0_O)        0.301    11.694 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49/O
                         net (fo=2, routed)           0.808    12.501    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.625 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17/O
                         net (fo=1, routed)           0.000    12.625    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.175 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.175    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_1/O[1]
                         net (fo=11, routed)          1.025    14.535    system_i/Bic_top_0/inst/cubic_interpolation1/t3[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.030    18.565 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.567    system_i/Bic_top_0/inst/cubic_interpolation1/a3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    20.085 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3__0/P[2]
                         net (fo=1, routed)           1.131    21.216    system_i/Bic_top_0/inst/cubic_interpolation1/a3__0_n_103
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    21.920 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_28/O[2]
                         net (fo=1, routed)           0.959    22.879    system_i/Bic_top_0/inst/cubic_interpolation1/p_0_in__0[20]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.302    23.181 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9/O
                         net (fo=1, routed)           0.000    23.181    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_9_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.582 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.582    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_1/O[0]
                         net (fo=3, routed)           0.209    24.013    system_i/Bic_top_0/inst/ramRB/A[14]_alias
    SLICE_X26Y20         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.488     9.346    system_i/Bic_top_0/inst/ramRB/clk
    SLICE_X26Y20         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp_1/C
                         clock pessimism              0.130     9.476    
                         clock uncertainty           -0.106     9.370    
    SLICE_X26Y20         FDRE (Setup_fdre_C_D)       -0.232     9.138    system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp_1
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                         -24.013    
  -------------------------------------------------------------------
                         slack                                -14.874    

Slack (VIOLATED) :        -14.674ns  (required time - arrival time)
  Source:                 system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        20.842ns  (logic 11.917ns (57.177%)  route 8.925ns (42.823%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 9.346 - 6.666 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.669     2.977    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.419     3.396 r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/Q
                         net (fo=56, routed)          1.077     4.473    system_i/Bic_top_0/inst/cubic_interpolation1/t[1]
    SLICE_X16Y16         LUT5 (Prop_lut5_I4_O)        0.299     4.772 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76/O
                         net (fo=1, routed)           0.340     5.112    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.497 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.497    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.831 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21/O[1]
                         net (fo=4, routed)           0.595     6.426    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21_n_6
    SLICE_X19Y13         LUT4 (Prop_lut4_I2_O)        0.303     6.729 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40/O
                         net (fo=3, routed)           0.475     7.204    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13/O
                         net (fo=1, routed)           0.482     7.810    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.406 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_2/O[3]
                         net (fo=33, routed)          0.679     9.085    system_i/Bic_top_0/inst/cubic_interpolation1/t2[3]
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.306     9.391 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71/O
                         net (fo=2, routed)           0.745    10.136    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71_n_0
    SLICE_X20Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75/O
                         net (fo=1, routed)           0.000    10.260    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35/O[2]
                         net (fo=6, routed)           0.588    11.393    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35_n_5
    SLICE_X23Y16         LUT4 (Prop_lut4_I0_O)        0.301    11.694 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49/O
                         net (fo=2, routed)           0.808    12.501    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.625 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17/O
                         net (fo=1, routed)           0.000    12.625    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.175 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.175    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_1/O[1]
                         net (fo=11, routed)          1.025    14.535    system_i/Bic_top_0/inst/cubic_interpolation1/t3[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.030    18.565 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.567    system_i/Bic_top_0/inst/cubic_interpolation1/a3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.085 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3__0/P[0]
                         net (fo=1, routed)           1.043    21.127    system_i/Bic_top_0/inst/cubic_interpolation1/a3__0_n_105
    SLICE_X15Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    21.652 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.652    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_29_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.874 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_28/O[0]
                         net (fo=1, routed)           0.709    22.584    system_i/Bic_top_0/inst/cubic_interpolation1/p_0_in__0[18]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.299    22.883 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_11/O
                         net (fo=1, routed)           0.000    22.883    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_11_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.463 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2/O[2]
                         net (fo=3, routed)           0.357    23.819    system_i/Bic_top_0/inst/cubic_interpolation1/A[12]
    SLICE_X26Y20         FDRE                                         r  system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.488     9.346    system_i/Bic_top_0/inst/cubic_interpolation1/clk
    SLICE_X26Y20         FDRE                                         r  system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_3/C
                         clock pessimism              0.130     9.476    
                         clock uncertainty           -0.106     9.370    
    SLICE_X26Y20         FDRE (Setup_fdre_C_D)       -0.225     9.145    system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_3
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                         -23.819    
  -------------------------------------------------------------------
                         slack                                -14.674    

Slack (VIOLATED) :        -14.669ns  (required time - arrival time)
  Source:                 system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        20.837ns  (logic 11.917ns (57.192%)  route 8.920ns (42.808%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 9.345 - 6.666 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.669     2.977    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.419     3.396 r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/Q
                         net (fo=56, routed)          1.077     4.473    system_i/Bic_top_0/inst/cubic_interpolation1/t[1]
    SLICE_X16Y16         LUT5 (Prop_lut5_I4_O)        0.299     4.772 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76/O
                         net (fo=1, routed)           0.340     5.112    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.497 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.497    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.831 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21/O[1]
                         net (fo=4, routed)           0.595     6.426    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21_n_6
    SLICE_X19Y13         LUT4 (Prop_lut4_I2_O)        0.303     6.729 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40/O
                         net (fo=3, routed)           0.475     7.204    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13/O
                         net (fo=1, routed)           0.482     7.810    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.406 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_2/O[3]
                         net (fo=33, routed)          0.679     9.085    system_i/Bic_top_0/inst/cubic_interpolation1/t2[3]
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.306     9.391 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71/O
                         net (fo=2, routed)           0.745    10.136    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71_n_0
    SLICE_X20Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75/O
                         net (fo=1, routed)           0.000    10.260    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35/O[2]
                         net (fo=6, routed)           0.588    11.393    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35_n_5
    SLICE_X23Y16         LUT4 (Prop_lut4_I0_O)        0.301    11.694 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49/O
                         net (fo=2, routed)           0.808    12.501    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.625 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17/O
                         net (fo=1, routed)           0.000    12.625    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.175 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.175    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_1/O[1]
                         net (fo=11, routed)          1.025    14.535    system_i/Bic_top_0/inst/cubic_interpolation1/t3[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.030    18.565 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.567    system_i/Bic_top_0/inst/cubic_interpolation1/a3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.085 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3__0/P[0]
                         net (fo=1, routed)           1.043    21.127    system_i/Bic_top_0/inst/cubic_interpolation1/a3__0_n_105
    SLICE_X15Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    21.652 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.652    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_29_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.874 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_28/O[0]
                         net (fo=1, routed)           0.709    22.584    system_i/Bic_top_0/inst/cubic_interpolation1/p_0_in__0[18]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.299    22.883 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_11/O
                         net (fo=1, routed)           0.000    22.883    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_11_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.463 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2/O[2]
                         net (fo=3, routed)           0.351    23.814    system_i/Bic_top_0/inst/ramRB/A[12]_alias
    SLICE_X27Y21         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.487     9.345    system_i/Bic_top_0/inst/ramRB/clk
    SLICE_X27Y21         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp_3/C
                         clock pessimism              0.130     9.475    
                         clock uncertainty           -0.106     9.369    
    SLICE_X27Y21         FDRE (Setup_fdre_C_D)       -0.225     9.144    system_i/Bic_top_0/inst/ramRB/stage01_reg[7]_psdsp_3
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                         -23.814    
  -------------------------------------------------------------------
                         slack                                -14.669    

Slack (VIOLATED) :        -14.616ns  (required time - arrival time)
  Source:                 system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        20.738ns  (logic 11.977ns (57.753%)  route 8.761ns (42.247%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 9.346 - 6.666 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.669     2.977    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.419     3.396 r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/Q
                         net (fo=56, routed)          1.077     4.473    system_i/Bic_top_0/inst/cubic_interpolation1/t[1]
    SLICE_X16Y16         LUT5 (Prop_lut5_I4_O)        0.299     4.772 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76/O
                         net (fo=1, routed)           0.340     5.112    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.497 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.497    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.831 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21/O[1]
                         net (fo=4, routed)           0.595     6.426    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21_n_6
    SLICE_X19Y13         LUT4 (Prop_lut4_I2_O)        0.303     6.729 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40/O
                         net (fo=3, routed)           0.475     7.204    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13/O
                         net (fo=1, routed)           0.482     7.810    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.406 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_2/O[3]
                         net (fo=33, routed)          0.679     9.085    system_i/Bic_top_0/inst/cubic_interpolation1/t2[3]
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.306     9.391 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71/O
                         net (fo=2, routed)           0.745    10.136    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71_n_0
    SLICE_X20Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75/O
                         net (fo=1, routed)           0.000    10.260    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35/O[2]
                         net (fo=6, routed)           0.588    11.393    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35_n_5
    SLICE_X23Y16         LUT4 (Prop_lut4_I0_O)        0.301    11.694 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49/O
                         net (fo=2, routed)           0.808    12.501    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.625 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17/O
                         net (fo=1, routed)           0.000    12.625    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.175 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.175    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_1/O[1]
                         net (fo=11, routed)          1.025    14.535    system_i/Bic_top_0/inst/cubic_interpolation1/t3[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.030    18.565 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.567    system_i/Bic_top_0/inst/cubic_interpolation1/a3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.085 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3__0/P[0]
                         net (fo=1, routed)           1.043    21.127    system_i/Bic_top_0/inst/cubic_interpolation1/a3__0_n_105
    SLICE_X15Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    21.652 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.652    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_29_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.874 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_28/O[0]
                         net (fo=1, routed)           0.709    22.584    system_i/Bic_top_0/inst/cubic_interpolation1/p_0_in__0[18]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.299    22.883 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_11/O
                         net (fo=1, routed)           0.000    22.883    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_11_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.523 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2/O[3]
                         net (fo=3, routed)           0.193    23.715    system_i/Bic_top_0/inst/cubic_interpolation1/A[13]
    SLICE_X26Y19         FDRE                                         r  system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.488     9.346    system_i/Bic_top_0/inst/cubic_interpolation1/clk
    SLICE_X26Y19         FDRE                                         r  system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_2/C
                         clock pessimism              0.130     9.476    
                         clock uncertainty           -0.106     9.370    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)       -0.271     9.099    system_i/Bic_top_0/inst/cubic_interpolation1/r1_temp_reg[15]_psdsp_2
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -23.715    
  -------------------------------------------------------------------
                         slack                                -14.616    

Slack (VIOLATED) :        -14.604ns  (required time - arrival time)
  Source:                 system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        20.738ns  (logic 11.977ns (57.753%)  route 8.761ns (42.247%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 9.346 - 6.666 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.669     2.977    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.419     3.396 r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/Q
                         net (fo=56, routed)          1.077     4.473    system_i/Bic_top_0/inst/cubic_interpolation1/t[1]
    SLICE_X16Y16         LUT5 (Prop_lut5_I4_O)        0.299     4.772 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76/O
                         net (fo=1, routed)           0.340     5.112    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_76_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.497 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.497    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_39_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.831 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21/O[1]
                         net (fo=4, routed)           0.595     6.426    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_21_n_6
    SLICE_X19Y13         LUT4 (Prop_lut4_I2_O)        0.303     6.729 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40/O
                         net (fo=3, routed)           0.475     7.204    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_40_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13/O
                         net (fo=1, routed)           0.482     7.810    system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_13_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.406 r  system_i/Bic_top_0/inst/cubic_interpolation1/t2_inferred_i_2/O[3]
                         net (fo=33, routed)          0.679     9.085    system_i/Bic_top_0/inst/cubic_interpolation1/t2[3]
    SLICE_X21Y12         LUT6 (Prop_lut6_I1_O)        0.306     9.391 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71/O
                         net (fo=2, routed)           0.745    10.136    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_71_n_0
    SLICE_X20Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75/O
                         net (fo=1, routed)           0.000    10.260    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_75_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.804 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35/O[2]
                         net (fo=6, routed)           0.588    11.393    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_35_n_5
    SLICE_X23Y16         LUT4 (Prop_lut4_I0_O)        0.301    11.694 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49/O
                         net (fo=2, routed)           0.808    12.501    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_49_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.625 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17/O
                         net (fo=1, routed)           0.000    12.625    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_17_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.175 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.175    system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_2_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  system_i/Bic_top_0/inst/cubic_interpolation1/t3_inferred_i_1/O[1]
                         net (fo=11, routed)          1.025    14.535    system_i/Bic_top_0/inst/cubic_interpolation1/t3[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.030    18.565 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.567    system_i/Bic_top_0/inst/cubic_interpolation1/a3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.085 r  system_i/Bic_top_0/inst/cubic_interpolation1/a3__0/P[0]
                         net (fo=1, routed)           1.043    21.127    system_i/Bic_top_0/inst/cubic_interpolation1/a3__0_n_105
    SLICE_X15Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    21.652 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.652    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_29_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.874 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_28/O[0]
                         net (fo=1, routed)           0.709    22.584    system_i/Bic_top_0/inst/cubic_interpolation1/p_0_in__0[18]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.299    22.883 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_11/O
                         net (fo=1, routed)           0.000    22.883    system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_11_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.523 r  system_i/Bic_top_0/inst/cubic_interpolation1/b_interp_reg0_i_2/O[3]
                         net (fo=3, routed)           0.193    23.715    system_i/Bic_top_0/inst/ramRB/A[13]_alias
    SLICE_X26Y19         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.488     9.346    system_i/Bic_top_0/inst/ramRB/clk
    SLICE_X26Y19         FDRE                                         r  system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp_2/C
                         clock pessimism              0.130     9.476    
                         clock uncertainty           -0.106     9.370    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)       -0.259     9.111    system_i/Bic_top_0/inst/ramRB/stage01_reg[15]_psdsp_2
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                         -23.715    
  -------------------------------------------------------------------
                         slack                                -14.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.786%)  route 0.179ns (44.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.545     0.886    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X21Y75         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]/Q
                         net (fo=2, routed)           0.179     1.193    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0[9]
    SLICE_X22Y75         LUT4 (Prop_lut4_I1_O)        0.098     1.291 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.291    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0
    SLICE_X22Y75         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.811     1.181    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/m_axis_mm2s_aclk
    SLICE_X22Y75         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[9]/C
                         clock pessimism             -0.034     1.147    
    SLICE_X22Y75         FDRE (Hold_fdre_C_D)         0.092     1.239    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.581%)  route 0.224ns (61.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.558     0.899    <hidden>
    SLICE_X22Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  <hidden>
                         net (fo=3, routed)           0.224     1.264    <hidden>
    SLICE_X17Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.829     1.199    <hidden>
    SLICE_X17Y11         FDRE                                         r  <hidden>
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y11         FDRE (Hold_fdre_C_D)         0.047     1.212    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/Bic_top_0/inst/xScaleAmount_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.037%)  route 0.286ns (66.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.559     0.900    system_i/Bic_top_0/inst/clk
    SLICE_X25Y42         FDCE                                         r  system_i/Bic_top_0/inst/xScaleAmount_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  system_i/Bic_top_0/inst/xScaleAmount_reg[22]/Q
                         net (fo=8, routed)           0.286     1.326    <hidden>
    SLICE_X16Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.829     1.199    <hidden>
    SLICE_X16Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.034     1.165    
    SLICE_X16Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.274    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.453%)  route 0.226ns (61.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.558     0.899    <hidden>
    SLICE_X22Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  <hidden>
                         net (fo=3, routed)           0.226     1.265    <hidden>
    SLICE_X17Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.829     1.199    <hidden>
    SLICE_X17Y11         FDRE                                         r  <hidden>
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y11         FDRE (Hold_fdre_C_D)         0.047     1.212    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.132%)  route 0.123ns (42.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.551     0.891    <hidden>
    SLICE_X32Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  <hidden>
                         net (fo=1, routed)           0.123     1.179    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.862     1.232    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.262     0.970    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.155     1.125    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.958%)  route 0.251ns (64.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.563     0.904    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X17Y45         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[9]/Q
                         net (fo=8, routed)           0.251     1.296    <hidden>
    SLICE_X25Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.828     1.198    <hidden>
    SLICE_X25Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.078     1.242    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/Bic_top_0/inst/ramRB/stage13_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/Bic_top_0/inst/ramRB/stage12_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.099%)  route 0.199ns (60.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.556     0.897    system_i/Bic_top_0/inst/ramRB/clk
    SLICE_X25Y35         FDCE                                         r  system_i/Bic_top_0/inst/ramRB/stage13_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.128     1.025 r  system_i/Bic_top_0/inst/ramRB/stage13_reg[19]/Q
                         net (fo=3, routed)           0.199     1.224    system_i/Bic_top_0/inst/ramRB/readData12[19]
    SLICE_X20Y35         FDCE                                         r  system_i/Bic_top_0/inst/ramRB/stage12_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.825     1.195    system_i/Bic_top_0/inst/ramRB/clk
    SLICE_X20Y35         FDCE                                         r  system_i/Bic_top_0/inst/ramRB/stage12_reg[19]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y35         FDCE (Hold_fdce_C_D)         0.009     1.170    system_i/Bic_top_0/inst/ramRB/stage12_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.403%)  route 0.246ns (63.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.563     0.904    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X14Y45         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[31]/Q
                         net (fo=2, routed)           0.246     1.291    <hidden>
    SLICE_X25Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.828     1.198    <hidden>
    SLICE_X25Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.071     1.235    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.562     0.903    <hidden>
    SLICE_X6Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  <hidden>
                         net (fo=1, routed)           0.108     1.174    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.874     1.244    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.281     0.963    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.118    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.551     0.891    <hidden>
    SLICE_X34Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  <hidden>
                         net (fo=1, routed)           0.106     1.162    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.862     1.232    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.282     0.950    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     1.105    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.666       2.782      DSP48_X1Y2    system_i/Bic_top_0/inst/cubic_interpolation1/b4_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.666       2.782      DSP48_X1Y11   system_i/Bic_top_0/inst/cubic_interpolation1/g4_temp_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X1Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.666       3.722      RAMB36_X1Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X0Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.666       3.722      RAMB36_X0Y2   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y63  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y62  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y62  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 2.158ns (32.518%)  route 4.478ns (67.482%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.740     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     4.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.715     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.318     6.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.933     9.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I1_O)        0.120     9.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.887    10.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.327    10.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.398    36.658    
                         clock uncertainty           -0.035    36.622    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.077    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.699    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                 26.340    

Slack (MET) :             26.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 2.158ns (32.567%)  route 4.468ns (67.433%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.740     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     4.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.715     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.318     6.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.933     9.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I1_O)        0.120     9.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.877    10.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.327    10.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.398    36.658    
                         clock uncertainty           -0.035    36.622    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.081    36.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.703    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                 26.354    

Slack (MET) :             26.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 2.158ns (32.635%)  route 4.454ns (67.365%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 36.261 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.740     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     4.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.715     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.318     6.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.933     9.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I1_O)        0.120     9.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.863    10.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y88         LUT3 (Prop_lut3_I1_O)        0.327    10.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X38Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.398    36.659    
                         clock uncertainty           -0.035    36.623    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)        0.081    36.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.704    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                 26.369    

Slack (MET) :             26.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 2.158ns (32.755%)  route 4.430ns (67.245%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.740     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     4.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.715     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.318     6.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.933     9.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I1_O)        0.120     9.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.839     9.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I2_O)        0.327    10.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.311    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.563    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.461    36.723    
                         clock uncertainty           -0.035    36.687    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)        0.031    36.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                 26.407    

Slack (MET) :             26.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.959ns (31.268%)  route 4.306ns (68.732%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.740     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     4.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.715     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.318     6.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.641     8.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.857 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           1.007     9.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.563    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.461    36.723    
                         clock uncertainty           -0.035    36.687    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)        0.029    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                 26.728    

Slack (MET) :             26.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 2.158ns (34.570%)  route 4.084ns (65.430%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.740     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     4.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.715     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.318     6.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.933     9.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I1_O)        0.120     9.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.493     9.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.327     9.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.398    36.658    
                         clock uncertainty           -0.035    36.622    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.079    36.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.701    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                 26.736    

Slack (MET) :             26.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.158ns (34.592%)  route 4.080ns (65.408%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.740     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     4.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.715     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.318     6.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.933     9.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I1_O)        0.120     9.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.489     9.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.327     9.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.398    36.658    
                         clock uncertainty           -0.035    36.622    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.079    36.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.701    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 26.740    

Slack (MET) :             26.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 2.158ns (34.631%)  route 4.073ns (65.369%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 36.261 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.740     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     4.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.715     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.318     6.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.933     9.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I1_O)        0.120     9.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.482     9.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y88         LUT3 (Prop_lut3_I1_O)        0.327     9.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.954    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X38Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.398    36.659    
                         clock uncertainty           -0.035    36.623    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)        0.077    36.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.700    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                 26.746    

Slack (MET) :             27.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.959ns (33.188%)  route 3.944ns (66.812%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.740     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     4.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.715     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.318     6.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.636     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.650     9.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.563    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.461    36.723    
                         clock uncertainty           -0.035    36.687    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)        0.031    36.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                 27.093    

Slack (MET) :             27.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.964ns (20.557%)  route 3.725ns (79.443%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 36.250 - 33.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.740     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     4.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.568     5.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.297     6.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.194     7.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     7.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.520     8.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551    36.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.436    36.686    
                         clock uncertainty           -0.035    36.650    
    SLICE_X42Y76         FDRE (Setup_fdre_C_R)       -0.524    36.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.126    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                 27.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.602%)  route 0.234ns (62.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.234     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y60         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.602%)  route 0.234ns (62.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.234     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y60         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.602%)  route 0.234ns (62.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.234     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y60         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.602%)  route 0.234ns (62.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.234     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y60         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.602%)  route 0.234ns (62.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.234     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y60         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.602%)  route 0.234ns (62.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.234     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y60         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.602%)  route 0.234ns (62.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.234     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X32Y60         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X32Y60         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y60         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.602%)  route 0.234ns (62.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.234     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X32Y60         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X32Y60         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y60         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDCE (Prop_fdce_C_Q)         0.128     1.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X32Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X32Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.375     1.343    
    SLICE_X32Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.123     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X32Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.375     1.342    
    SLICE_X32Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X42Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X42Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X43Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X43Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.020ns (24.359%)  route 3.167ns (75.641%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 11.481 - 6.734 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.665     5.291    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X11Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.456     5.747 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.200     6.947    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X28Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.071 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         0.673     7.744    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.120     7.864 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          0.642     8.506    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X27Y90         LUT4 (Prop_lut4_I0_O)        0.320     8.826 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.652     9.478    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X26Y90         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.487    11.481    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X26Y90         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.380    11.861    
                         clock uncertainty           -0.153    11.707    
    SLICE_X26Y90         FDRE (Setup_fdre_C_R)       -0.637    11.070    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.070    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.020ns (24.359%)  route 3.167ns (75.641%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 11.481 - 6.734 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.665     5.291    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X11Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.456     5.747 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.200     6.947    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X28Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.071 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         0.673     7.744    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.120     7.864 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          0.642     8.506    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X27Y90         LUT4 (Prop_lut4_I0_O)        0.320     8.826 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.652     9.478    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X26Y90         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.487    11.481    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X26Y90         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.380    11.861    
                         clock uncertainty           -0.153    11.707    
    SLICE_X26Y90         FDRE (Setup_fdre_C_R)       -0.637    11.070    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         11.070    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.020ns (24.359%)  route 3.167ns (75.641%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 11.481 - 6.734 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.665     5.291    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X11Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.456     5.747 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.200     6.947    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X28Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.071 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         0.673     7.744    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.120     7.864 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          0.642     8.506    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X27Y90         LUT4 (Prop_lut4_I0_O)        0.320     8.826 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.652     9.478    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X26Y90         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.487    11.481    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X26Y90         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism              0.380    11.861    
                         clock uncertainty           -0.153    11.707    
    SLICE_X26Y90         FDRE (Setup_fdre_C_R)       -0.637    11.070    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.070    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.020ns (24.359%)  route 3.167ns (75.641%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 11.481 - 6.734 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.665     5.291    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X11Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.456     5.747 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.200     6.947    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X28Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.071 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         0.673     7.744    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.120     7.864 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          0.642     8.506    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X27Y90         LUT4 (Prop_lut4_I0_O)        0.320     8.826 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.652     9.478    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X26Y90         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.487    11.481    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X26Y90         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism              0.380    11.861    
                         clock uncertainty           -0.153    11.707    
    SLICE_X26Y90         FDRE (Setup_fdre_C_R)       -0.637    11.070    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.070    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.055ns (24.440%)  route 3.262ns (75.560%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.480 - 6.734 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.660     5.286    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X26Y89         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.456     5.742 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/Q
                         net (fo=9, routed)           1.116     6.858    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
    SLICE_X25Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.982 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_3/O
                         net (fo=2, routed)           0.473     7.455    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_3_n_0
    SLICE_X25Y89         LUT5 (Prop_lut5_I0_O)        0.119     7.574 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_2/O
                         net (fo=15, routed)          1.015     8.589    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp52_in
    SLICE_X28Y86         LUT3 (Prop_lut3_I1_O)        0.356     8.945 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1/O
                         net (fo=12, routed)          0.658     9.603    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0
    SLICE_X27Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.486    11.480    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X27Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[10]/C
                         clock pessimism              0.514    11.994    
                         clock uncertainty           -0.153    11.841    
    SLICE_X27Y88         FDRE (Setup_fdre_C_R)       -0.633    11.208    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.055ns (24.440%)  route 3.262ns (75.560%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.480 - 6.734 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.660     5.286    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X26Y89         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.456     5.742 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/Q
                         net (fo=9, routed)           1.116     6.858    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
    SLICE_X25Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.982 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_3/O
                         net (fo=2, routed)           0.473     7.455    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_3_n_0
    SLICE_X25Y89         LUT5 (Prop_lut5_I0_O)        0.119     7.574 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_2/O
                         net (fo=15, routed)          1.015     8.589    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp52_in
    SLICE_X28Y86         LUT3 (Prop_lut3_I1_O)        0.356     8.945 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1/O
                         net (fo=12, routed)          0.658     9.603    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0
    SLICE_X27Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.486    11.480    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X27Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[11]/C
                         clock pessimism              0.514    11.994    
                         clock uncertainty           -0.153    11.841    
    SLICE_X27Y88         FDRE (Setup_fdre_C_R)       -0.633    11.208    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[11]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.055ns (24.440%)  route 3.262ns (75.560%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.480 - 6.734 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.660     5.286    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X26Y89         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.456     5.742 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/Q
                         net (fo=9, routed)           1.116     6.858    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
    SLICE_X25Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.982 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_3/O
                         net (fo=2, routed)           0.473     7.455    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_3_n_0
    SLICE_X25Y89         LUT5 (Prop_lut5_I0_O)        0.119     7.574 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_2/O
                         net (fo=15, routed)          1.015     8.589    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp52_in
    SLICE_X28Y86         LUT3 (Prop_lut3_I1_O)        0.356     8.945 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1/O
                         net (fo=12, routed)          0.658     9.603    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0
    SLICE_X27Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.486    11.480    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X27Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[8]/C
                         clock pessimism              0.514    11.994    
                         clock uncertainty           -0.153    11.841    
    SLICE_X27Y88         FDRE (Setup_fdre_C_R)       -0.633    11.208    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.055ns (24.440%)  route 3.262ns (75.560%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.480 - 6.734 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.660     5.286    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X26Y89         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.456     5.742 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/Q
                         net (fo=9, routed)           1.116     6.858    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
    SLICE_X25Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.982 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_3/O
                         net (fo=2, routed)           0.473     7.455    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_3_n_0
    SLICE_X25Y89         LUT5 (Prop_lut5_I0_O)        0.119     7.574 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/max_vfp_lat[11]_i_2/O
                         net (fo=15, routed)          1.015     8.589    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp52_in
    SLICE_X28Y86         LUT3 (Prop_lut3_I1_O)        0.356     8.945 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1/O
                         net (fo=12, routed)          0.658     9.603    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0
    SLICE_X27Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.486    11.480    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X27Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[9]/C
                         clock pessimism              0.514    11.994    
                         clock uncertainty           -0.153    11.841    
    SLICE_X27Y88         FDRE (Setup_fdre_C_R)       -0.633    11.208    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.996ns (20.170%)  route 3.942ns (79.830%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 11.559 - 6.734 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.666     5.292    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X8Y87          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.478     5.770 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=130, routed)         3.942     9.712    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I4_O)        0.301    10.013 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_3/O
                         net (fo=1, routed)           0.000    10.013    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_3_n_0
    SLICE_X36Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    10.230 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_i_1/O
                         net (fo=1, routed)           0.000    10.230    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.565    11.559    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X36Y95         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]/C
                         clock pessimism              0.380    11.939    
                         clock uncertainty           -0.153    11.785    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.064    11.849    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]
  -------------------------------------------------------------------
                         required time                         11.849    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.020ns (25.103%)  route 3.043ns (74.897%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.480 - 6.734 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.665     5.291    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X11Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.456     5.747 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.200     6.947    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X28Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.071 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         0.673     7.744    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.120     7.864 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          0.642     8.506    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X27Y90         LUT4 (Prop_lut4_I0_O)        0.320     8.826 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.528     9.354    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X26Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.486    11.480    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X26Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.380    11.860    
                         clock uncertainty           -0.153    11.706    
    SLICE_X26Y88         FDRE (Setup_fdre_C_R)       -0.637    11.069    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.069    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  1.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.117%)  route 0.256ns (57.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.557     1.660    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X22Y92         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/Q
                         net (fo=1, routed)           0.256     2.057    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4[6]
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.045     2.102 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.000     2.102    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1_n_0
    SLICE_X12Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.833     2.255    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X12Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]/C
                         clock pessimism             -0.324     1.932    
    SLICE_X12Y93         FDRE (Hold_fdre_C_D)         0.121     2.053    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.359%)  route 0.247ns (63.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.561     1.664    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X14Y94         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/Q
                         net (fo=1, routed)           0.247     2.052    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[23][17]
    SLICE_X22Y94         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.827     2.249    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X22Y94         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[5]/C
                         clock pessimism             -0.324     1.926    
    SLICE_X22Y94         FDRE (Hold_fdre_C_D)         0.075     2.000    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.402%)  route 0.257ns (64.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.554     1.657    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y86         FDRE (Prop_fdre_C_Q)         0.141     1.798 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]/Q
                         net (fo=2, routed)           0.257     2.055    system_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1074]
    SLICE_X18Y90         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.829     2.251    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X18Y90         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]/C
                         clock pessimism             -0.324     1.927    
    SLICE_X18Y90         FDRE (Hold_fdre_C_D)         0.076     2.003    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.136%)  route 0.179ns (41.864%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.560     1.663    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X17Y90         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/Q
                         net (fo=1, routed)           0.179     1.984    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[24][23]
    SLICE_X23Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.029 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start[11]_i_2/O
                         net (fo=1, routed)           0.000     2.029    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start[11]_i_2_n_0
    SLICE_X23Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.092 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.092    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[11]_i_1_n_4
    SLICE_X23Y89         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.825     2.247    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X23Y89         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[11]/C
                         clock pessimism             -0.324     1.924    
    SLICE_X23Y89         FDRE (Hold_fdre_C_D)         0.105     2.029    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.000%)  route 0.218ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.554     1.657    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X14Y81         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.128     1.785 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][18]/Q
                         net (fo=33, routed)          0.218     2.003    system_i/v_tc_0/U0/U_VIDEO_CTRL/ipif_data_out[18]
    SLICE_X22Y82         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.819     2.241    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y82         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][18]/C
                         clock pessimism             -0.324     1.918    
    SLICE_X22Y82         FDRE (Hold_fdre_C_D)         0.017     1.935    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][18]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.013%)  route 0.217ns (50.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.554     1.657    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X24Y85         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_fdre_C_Q)         0.164     1.821 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1]/Q
                         net (fo=1, routed)           0.217     2.039    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4[1]
    SLICE_X21Y83         LUT5 (Prop_lut5_I4_O)        0.045     2.084 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1/O
                         net (fo=1, routed)           0.000     2.084    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1_n_0
    SLICE_X21Y83         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.822     2.244    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X21Y83         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]/C
                         clock pessimism             -0.324     1.920    
    SLICE_X21Y83         FDRE (Hold_fdre_C_D)         0.092     2.012    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.374%)  route 0.223ns (51.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.554     1.657    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X24Y85         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_fdre_C_Q)         0.164     1.821 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19]/Q
                         net (fo=1, routed)           0.223     2.044    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4[19]
    SLICE_X21Y83         LUT5 (Prop_lut5_I4_O)        0.045     2.089 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1/O
                         net (fo=1, routed)           0.000     2.089    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1_n_0
    SLICE_X21Y83         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.822     2.244    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X21Y83         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]/C
                         clock pessimism             -0.324     1.920    
    SLICE_X21Y83         FDRE (Hold_fdre_C_D)         0.092     2.012    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.251ns (55.317%)  route 0.203ns (44.683%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.556     1.659    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y89         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE (Prop_fdre_C_Q)         0.141     1.800 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][18]/Q
                         net (fo=2, routed)           0.203     2.003    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[16][14]
    SLICE_X19Y89         LUT1 (Prop_lut1_I0_O)        0.045     2.048 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start[4]_i_4/O
                         net (fo=1, routed)           0.000     2.048    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start[4]_i_4_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.113 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.113    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start0_in[2]
    SLICE_X19Y89         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.828     2.250    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X19Y89         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[2]/C
                         clock pessimism             -0.324     1.926    
    SLICE_X19Y89         FDRE (Hold_fdre_C_D)         0.105     2.031    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.400%)  route 0.244ns (65.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.555     1.658    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y87         FDSE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDSE (Prop_fdse_C_Q)         0.128     1.786 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20]/Q
                         net (fo=2, routed)           0.244     2.030    system_i/v_tc_0/U0/U_VIDEO_CTRL/p_17_in
    SLICE_X19Y88         FDSE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.828     2.250    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y88         FDSE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][20]/C
                         clock pessimism             -0.324     1.926    
    SLICE_X19Y88         FDSE (Hold_fdse_C_D)         0.022     1.948    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][20]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.459%)  route 0.197ns (43.541%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.556     1.659    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y88         FDSE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y88         FDSE (Prop_fdse_C_Q)         0.141     1.800 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][20]/Q
                         net (fo=1, routed)           0.197     1.998    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[24][16]
    SLICE_X23Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.043 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start[7]_i_5/O
                         net (fo=1, routed)           0.000     2.043    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start[7]_i_5_n_0
    SLICE_X23Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.113 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.113    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[7]_i_1_n_7
    SLICE_X23Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.825     2.247    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X23Y88         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]/C
                         clock pessimism             -0.324     1.924    
    SLICE_X23Y88         FDRE (Hold_fdre_C_D)         0.105     2.029    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y15     system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X0Y80     system_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X0Y79     system_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X0Y56     system_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X0Y55     system_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X0Y54     system_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X0Y53     system_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X0Y78     system_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X0Y77     system_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X30Y84     system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X30Y84     system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X8Y82      system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X8Y82      system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X8Y82      system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X8Y82      system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X30Y84     system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X30Y84     system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X12Y81     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X12Y81     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X30Y84     system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X30Y84     system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X12Y81     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X8Y82      system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X8Y82      system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X30Y84     system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X30Y84     system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X12Y81     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X8Y82      system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X8Y82      system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_clk_out2
  To Clock:  clk_wiz_0_clk_out2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_clk_out2
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y3    system_i/clk_wiz_0/inst/clk_out2_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y80     system_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y79     system_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y56     system_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y55     system_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y54     system_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y53     system_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y78     system_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y77     system_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.219ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.393ns  (logic 0.456ns (32.737%)  route 0.937ns (67.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X18Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.937     1.393    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X16Y7          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X16Y7          FDRE (Setup_fdre_C_D)       -0.054     6.612    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.087ns  (logic 0.478ns (43.979%)  route 0.609ns (56.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56                                      0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.609     1.087    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X30Y57         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X30Y57         FDRE (Setup_fdre_C_D)       -0.218     6.448    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.448    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.074%)  route 0.601ns (58.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X18Y6          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.601     1.020    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X22Y7          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X22Y7          FDRE (Setup_fdre_C_D)       -0.268     6.398    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.993ns  (logic 0.419ns (42.209%)  route 0.574ns (57.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55                                      0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.574     0.993    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X23Y57         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X23Y57         FDRE (Setup_fdre_C_D)       -0.267     6.399    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.756%)  route 0.609ns (59.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.609     1.028    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X6Y30          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)       -0.222     6.444    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.444    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.955ns  (logic 0.419ns (43.888%)  route 0.536ns (56.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55                                      0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.536     0.955    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X26Y57         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X26Y57         FDRE (Setup_fdre_C_D)       -0.270     6.396    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.396    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.907%)  route 0.610ns (54.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56                                      0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.610     1.128    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X31Y56         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)       -0.095     6.571    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.546%)  route 0.616ns (57.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X18Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.616     1.072    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X19Y6          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X19Y6          FDRE (Setup_fdre_C_D)       -0.095     6.571    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.933%)  route 0.606ns (57.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.606     1.062    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X7Y30          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)       -0.095     6.571    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.455%)  route 0.593ns (56.545%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X18Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.593     1.049    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X19Y4          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X19Y4          FDRE (Setup_fdre_C_D)       -0.095     6.571    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  5.522    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.114ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.525ns  (logic 0.456ns (29.904%)  route 1.069ns (70.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92                                       0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)           1.069     1.525    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X7Y81          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.509ns  (logic 0.518ns (34.331%)  route 0.991ns (65.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y94                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X16Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           0.991     1.509    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X15Y81         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X15Y81         FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.443%)  route 1.042ns (69.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           1.042     1.498    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X19Y80         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X19Y80         FDRE (Setup_fdre_C_D)       -0.093     6.641    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.498    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.542ns  (logic 0.518ns (33.597%)  route 1.024ns (66.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94                                       0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           1.024     1.542    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X6Y81          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)       -0.047     6.687    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.455ns  (logic 0.456ns (31.330%)  route 0.999ns (68.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/Q
                         net (fo=1, routed)           0.999     1.455    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[22]
    SLICE_X11Y81         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X11Y81         FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.452ns  (logic 0.456ns (31.408%)  route 0.996ns (68.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           0.996     1.452    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X17Y83         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X17Y83         FDRE (Setup_fdre_C_D)       -0.093     6.641    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.444ns  (logic 0.456ns (31.583%)  route 0.988ns (68.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94                                       0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/Q
                         net (fo=1, routed)           0.988     1.444    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[25]
    SLICE_X7Y81          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)       -0.093     6.641    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.378ns  (logic 0.518ns (37.579%)  route 0.860ns (62.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y94                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X16Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           0.860     1.378    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X14Y80         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X14Y80         FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.387ns  (logic 0.518ns (37.349%)  route 0.869ns (62.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           0.869     1.387    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X16Y83         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X16Y83         FDRE (Setup_fdre_C_D)       -0.043     6.691    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.315ns  (logic 0.456ns (34.666%)  route 0.859ns (65.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.859     1.315    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X15Y83         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X15Y83         FDRE (Setup_fdre_C_D)       -0.093     6.641    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  5.326    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.593ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.140ns  (logic 0.478ns (41.945%)  route 0.662ns (58.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.662     1.140    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X2Y29          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)       -0.267     9.733    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  8.593    

Slack (MET) :             8.637ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.257%)  route 0.676ns (61.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57                                      0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.676     1.095    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X25Y58         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y58         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  8.637    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.695%)  route 0.637ns (60.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.637     1.056    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X19Y7          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y7          FDRE (Setup_fdre_C_D)       -0.278     9.722    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.096%)  route 0.601ns (58.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.601     1.020    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X18Y6          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y6          FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.018ns  (logic 0.478ns (46.934%)  route 0.540ns (53.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.540     1.018    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X2Y29          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)       -0.267     9.733    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56                                      0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.592     1.011    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X23Y56         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y56         FDRE (Setup_fdre_C_D)       -0.270     9.730    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.177ns  (logic 0.518ns (43.995%)  route 0.659ns (56.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.659     1.177    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X3Y29          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.096%)  route 0.471ns (52.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56                                      0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471     0.890    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X22Y57         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y57         FDRE (Setup_fdre_C_D)       -0.267     9.733    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.850ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.055ns  (logic 0.518ns (49.121%)  route 0.537ns (50.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30                                       0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.537     1.055    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X3Y29          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  8.850    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.662%)  route 0.588ns (56.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57                                      0.000     0.000 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.588     1.044    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X26Y59         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y59         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  8.861    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       31.609ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.609ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.119ns  (logic 0.478ns (42.730%)  route 0.641ns (57.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.641     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X33Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y62         FDCE (Setup_fdce_C_D)       -0.272    32.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.728    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                 31.609    

Slack (MET) :             31.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.813%)  route 0.589ns (55.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.589     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X33Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y61         FDCE (Setup_fdce_C_D)       -0.264    32.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.736    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 31.669    

Slack (MET) :             31.709ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.842%)  route 0.607ns (59.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.607     1.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X35Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X35Y66         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                 31.709    

Slack (MET) :             31.780ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.127ns  (logic 0.518ns (45.978%)  route 0.609ns (54.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.609     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X33Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y61         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 31.780    

Slack (MET) :             31.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.121ns  (logic 0.456ns (40.680%)  route 0.665ns (59.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.665     1.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X35Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X35Y66         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 31.784    

Slack (MET) :             31.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.933%)  route 0.586ns (53.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.586     1.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X33Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y61         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 31.801    

Slack (MET) :             31.826ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.020%)  route 0.533ns (55.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.533     0.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X34Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y64         FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 31.826    

Slack (MET) :             31.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.093%)  route 0.602ns (56.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.602     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X35Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X35Y66         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 31.849    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.461ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.701%)  route 0.586ns (58.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.586     1.005    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X36Y78         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X36Y78         FDRE (Setup_fdre_C_D)       -0.268     6.466    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.466    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.953ns  (logic 0.419ns (43.956%)  route 0.534ns (56.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.534     0.953    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X35Y76         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)       -0.267     6.467    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.947ns  (logic 0.419ns (44.235%)  route 0.528ns (55.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.528     0.947    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X35Y76         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)       -0.266     6.468    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.468    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.321%)  route 0.571ns (57.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.571     0.990    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X32Y76         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)       -0.222     6.512    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.951ns  (logic 0.478ns (50.280%)  route 0.473ns (49.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.473     0.951    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X32Y76         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)       -0.219     6.515    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.740%)  route 0.587ns (56.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.587     1.043    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X36Y78         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X36Y78         FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.994ns  (logic 0.518ns (52.090%)  route 0.476ns (47.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.476     0.994    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X32Y74         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)       -0.047     6.687    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.346%)  route 0.528ns (53.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.528     0.984    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X34Y75         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X34Y75         FDRE (Setup_fdre_C_D)       -0.047     6.687    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.981ns  (logic 0.456ns (46.488%)  route 0.525ns (53.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.525     0.981    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X34Y75         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X34Y75         FDRE (Setup_fdre_C_D)       -0.045     6.689    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.689    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.845ns  (logic 0.456ns (53.937%)  route 0.389ns (46.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.389     0.845    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X35Y75         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  5.794    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.327ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.696%)  route 0.591ns (55.304%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.591     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X35Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X35Y63         FDCE (Setup_fdce_C_D)       -0.270     6.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.396    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.071ns  (logic 0.478ns (44.634%)  route 0.593ns (55.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.593     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X35Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X35Y64         FDCE (Setup_fdce_C_D)       -0.267     6.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.998ns  (logic 0.419ns (41.998%)  route 0.579ns (58.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.579     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X32Y62         FDCE (Setup_fdce_C_D)       -0.219     6.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.953ns  (logic 0.478ns (50.145%)  route 0.475ns (49.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.475     0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X32Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X32Y62         FDCE (Setup_fdce_C_D)       -0.216     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.450    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.592%)  route 0.615ns (57.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.615     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X32Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X32Y62         FDCE (Setup_fdce_C_D)       -0.043     6.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.623    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.504%)  route 0.592ns (56.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.592     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X32Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X32Y62         FDCE (Setup_fdce_C_D)       -0.045     6.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.977ns  (logic 0.518ns (53.009%)  route 0.459ns (46.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.459     0.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X35Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X35Y63         FDCE (Setup_fdce_C_D)       -0.095     6.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.959ns  (logic 0.518ns (54.012%)  route 0.441ns (45.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X34Y64         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.441     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X35Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X35Y63         FDCE (Setup_fdce_C_D)       -0.093     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.573    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                  5.614    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.437ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.437ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.454ns  (logic 0.456ns (31.365%)  route 0.998ns (68.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78                                       0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           0.998     1.454    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[27]
    SLICE_X3Y85          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)       -0.109     9.891    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.891    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                  8.437    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.337ns  (logic 0.518ns (38.749%)  route 0.819ns (61.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81                                       0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/Q
                         net (fo=1, routed)           0.819     1.337    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[25]
    SLICE_X5Y86          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.154ns  (logic 0.478ns (41.422%)  route 0.676ns (58.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74                                       0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/Q
                         net (fo=1, routed)           0.676     1.154    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[35]
    SLICE_X8Y80          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)       -0.221     9.779    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.259ns  (logic 0.518ns (41.153%)  route 0.741ns (58.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78                                       0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)           0.741     1.259    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[39]
    SLICE_X8Y81          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)       -0.043     9.957    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.675%)  route 0.637ns (60.325%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/Q
                         net (fo=1, routed)           0.637     1.056    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[24]
    SLICE_X10Y81         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)       -0.216     9.784    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.919%)  route 0.581ns (58.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78                                       0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.581     1.000    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[37]
    SLICE_X9Y81          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.270     9.730    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.095ns  (logic 0.518ns (47.299%)  route 0.577ns (52.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78                                       0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           0.577     1.095    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[30]
    SLICE_X5Y81          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.147ns  (logic 0.518ns (45.168%)  route 0.629ns (54.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/Q
                         net (fo=1, routed)           0.629     1.147    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[9]
    SLICE_X12Y82         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)       -0.043     9.957    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.729%)  route 0.637ns (58.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78                                       0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/Q
                         net (fo=1, routed)           0.637     1.093    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[28]
    SLICE_X2Y82          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y82          FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (41.988%)  route 0.630ns (58.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/Q
                         net (fo=1, routed)           0.630     1.086    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[6]
    SLICE_X14Y83         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y83         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  8.819    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.248ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.151ns  (logic 0.478ns (41.542%)  route 0.673ns (58.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.673     1.151    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X37Y74         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)       -0.267     6.399    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.294ns  (logic 0.456ns (35.230%)  route 0.838ns (64.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.838     1.294    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X35Y70         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X35Y70         FDRE (Setup_fdre_C_D)       -0.095     6.571    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.080ns  (logic 0.478ns (44.244%)  route 0.602ns (55.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.602     1.080    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X32Y71         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X32Y71         FDRE (Setup_fdre_C_D)       -0.218     6.448    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.448    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.699%)  route 0.591ns (55.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.069    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X34Y70         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X34Y70         FDRE (Setup_fdre_C_D)       -0.218     6.448    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.448    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.193ns  (logic 0.518ns (43.417%)  route 0.675ns (56.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.675     1.193    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X36Y71         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)       -0.093     6.573    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.573    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.602%)  route 0.588ns (58.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.588     1.007    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X36Y70         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)       -0.270     6.396    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.396    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.702%)  route 0.586ns (58.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.586     1.005    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X37Y71         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)       -0.267     6.399    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.021ns  (logic 0.478ns (46.829%)  route 0.543ns (53.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.543     1.021    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X32Y72         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)       -0.217     6.449    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.449    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.944ns  (logic 0.478ns (50.634%)  route 0.466ns (49.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.466     0.944    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X33Y71         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X33Y71         FDRE (Setup_fdre_C_D)       -0.269     6.397    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.940ns  (logic 0.478ns (50.831%)  route 0.462ns (49.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.462     0.940    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X33Y73         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.272     6.394    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.394    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  5.454    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :          360  Failing Endpoints,  Worst Slack       -1.596ns,  Total Violation     -312.939ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.596ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.668ns  (clk_fpga_1 rise@6652.667ns - clk_fpga_0 rise@6650.000ns)
  Data Path Delay:        3.403ns  (logic 0.642ns (18.863%)  route 2.761ns (81.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 6655.355 - 6652.667 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 6652.959 - 6650.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6650.000  6650.000 r  
    PS7_X0Y0             PS7                          0.000  6650.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6651.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  6651.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.651  6652.959    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518  6653.477 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.302  6653.779    system_i/Bic_top_0/inst/delay_xBlend/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124  6653.903 f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1/O
                         net (fo=13, routed)          2.460  6656.362    system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1_n_0
    SLICE_X17Y14         FDCE                                         f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   6652.667  6652.667 r  
    PS7_X0Y0             PS7                          0.000  6652.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  6653.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6653.859 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.495  6655.355    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][1]/C
                         clock pessimism              0.000  6655.355    
                         clock uncertainty           -0.184  6655.171    
    SLICE_X17Y14         FDCE (Recov_fdce_C_CLR)     -0.405  6654.767    system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][1]
  -------------------------------------------------------------------
                         required time                       6654.767    
                         arrival time                       -6656.362    
  -------------------------------------------------------------------
                         slack                                 -1.596    

Slack (VIOLATED) :        -1.596ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.668ns  (clk_fpga_1 rise@6652.667ns - clk_fpga_0 rise@6650.000ns)
  Data Path Delay:        3.403ns  (logic 0.642ns (18.863%)  route 2.761ns (81.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 6655.355 - 6652.667 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 6652.959 - 6650.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6650.000  6650.000 r  
    PS7_X0Y0             PS7                          0.000  6650.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6651.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  6651.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.651  6652.959    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518  6653.477 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.302  6653.779    system_i/Bic_top_0/inst/delay_xBlend/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124  6653.903 f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1/O
                         net (fo=13, routed)          2.460  6656.362    system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1_n_0
    SLICE_X17Y14         FDCE                                         f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   6652.667  6652.667 r  
    PS7_X0Y0             PS7                          0.000  6652.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  6653.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6653.859 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.495  6655.355    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]/C
                         clock pessimism              0.000  6655.355    
                         clock uncertainty           -0.184  6655.171    
    SLICE_X17Y14         FDCE (Recov_fdce_C_CLR)     -0.405  6654.767    system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][2]
  -------------------------------------------------------------------
                         required time                       6654.767    
                         arrival time                       -6656.362    
  -------------------------------------------------------------------
                         slack                                 -1.596    

Slack (VIOLATED) :        -1.596ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.668ns  (clk_fpga_1 rise@6652.667ns - clk_fpga_0 rise@6650.000ns)
  Data Path Delay:        3.403ns  (logic 0.642ns (18.863%)  route 2.761ns (81.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 6655.355 - 6652.667 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 6652.959 - 6650.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6650.000  6650.000 r  
    PS7_X0Y0             PS7                          0.000  6650.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6651.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  6651.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.651  6652.959    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518  6653.477 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.302  6653.779    system_i/Bic_top_0/inst/delay_xBlend/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124  6653.903 f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1/O
                         net (fo=13, routed)          2.460  6656.362    system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1_n_0
    SLICE_X17Y14         FDCE                                         f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   6652.667  6652.667 r  
    PS7_X0Y0             PS7                          0.000  6652.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  6653.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6653.859 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.495  6655.355    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][3]/C
                         clock pessimism              0.000  6655.355    
                         clock uncertainty           -0.184  6655.171    
    SLICE_X17Y14         FDCE (Recov_fdce_C_CLR)     -0.405  6654.767    system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][3]
  -------------------------------------------------------------------
                         required time                       6654.767    
                         arrival time                       -6656.362    
  -------------------------------------------------------------------
                         slack                                 -1.596    

Slack (VIOLATED) :        -1.596ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.668ns  (clk_fpga_1 rise@6652.667ns - clk_fpga_0 rise@6650.000ns)
  Data Path Delay:        3.403ns  (logic 0.642ns (18.863%)  route 2.761ns (81.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 6655.355 - 6652.667 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 6652.959 - 6650.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6650.000  6650.000 r  
    PS7_X0Y0             PS7                          0.000  6650.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6651.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  6651.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.651  6652.959    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518  6653.477 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.302  6653.779    system_i/Bic_top_0/inst/delay_xBlend/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124  6653.903 f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1/O
                         net (fo=13, routed)          2.460  6656.362    system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1_n_0
    SLICE_X17Y14         FDCE                                         f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   6652.667  6652.667 r  
    PS7_X0Y0             PS7                          0.000  6652.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  6653.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6653.859 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.495  6655.355    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][7]/C
                         clock pessimism              0.000  6655.355    
                         clock uncertainty           -0.184  6655.171    
    SLICE_X17Y14         FDCE (Recov_fdce_C_CLR)     -0.405  6654.767    system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][7]
  -------------------------------------------------------------------
                         required time                       6654.767    
                         arrival time                       -6656.362    
  -------------------------------------------------------------------
                         slack                                 -1.596    

Slack (VIOLATED) :        -1.596ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.668ns  (clk_fpga_1 rise@6652.667ns - clk_fpga_0 rise@6650.000ns)
  Data Path Delay:        3.403ns  (logic 0.642ns (18.863%)  route 2.761ns (81.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 6655.355 - 6652.667 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 6652.959 - 6650.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6650.000  6650.000 r  
    PS7_X0Y0             PS7                          0.000  6650.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6651.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  6651.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.651  6652.959    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518  6653.477 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.302  6653.779    system_i/Bic_top_0/inst/delay_xBlend/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124  6653.903 f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1/O
                         net (fo=13, routed)          2.460  6656.362    system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1_n_0
    SLICE_X17Y14         FDCE                                         f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   6652.667  6652.667 r  
    PS7_X0Y0             PS7                          0.000  6652.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  6653.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6653.859 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.495  6655.355    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X17Y14         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][8]/C
                         clock pessimism              0.000  6655.355    
                         clock uncertainty           -0.184  6655.171    
    SLICE_X17Y14         FDCE (Recov_fdce_C_CLR)     -0.405  6654.767    system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][8]
  -------------------------------------------------------------------
                         required time                       6654.767    
                         arrival time                       -6656.362    
  -------------------------------------------------------------------
                         slack                                 -1.596    

Slack (VIOLATED) :        -1.475ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.668ns  (clk_fpga_1 rise@6652.667ns - clk_fpga_0 rise@6650.000ns)
  Data Path Delay:        3.280ns  (logic 0.642ns (19.574%)  route 2.638ns (80.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 6655.353 - 6652.667 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 6652.959 - 6650.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6650.000  6650.000 r  
    PS7_X0Y0             PS7                          0.000  6650.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6651.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  6651.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.651  6652.959    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518  6653.477 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.302  6653.779    system_i/Bic_top_0/inst/delay_xBlend/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124  6653.903 f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1/O
                         net (fo=13, routed)          2.336  6656.239    system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1_n_0
    SLICE_X18Y16         FDCE                                         f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   6652.667  6652.667 r  
    PS7_X0Y0             PS7                          0.000  6652.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  6653.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6653.859 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.493  6655.353    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X18Y16         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][5]/C
                         clock pessimism              0.000  6655.353    
                         clock uncertainty           -0.184  6655.169    
    SLICE_X18Y16         FDCE (Recov_fdce_C_CLR)     -0.405  6654.764    system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][5]
  -------------------------------------------------------------------
                         required time                       6654.765    
                         arrival time                       -6656.239    
  -------------------------------------------------------------------
                         slack                                 -1.475    

Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.668ns  (clk_fpga_1 rise@6652.667ns - clk_fpga_0 rise@6650.000ns)
  Data Path Delay:        3.276ns  (logic 0.642ns (19.600%)  route 2.634ns (80.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 6655.353 - 6652.667 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 6652.959 - 6650.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6650.000  6650.000 r  
    PS7_X0Y0             PS7                          0.000  6650.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6651.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  6651.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.651  6652.959    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518  6653.477 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.302  6653.779    system_i/Bic_top_0/inst/delay_xBlend/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124  6653.903 f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1/O
                         net (fo=13, routed)          2.332  6656.234    system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1_n_0
    SLICE_X19Y16         FDCE                                         f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   6652.667  6652.667 r  
    PS7_X0Y0             PS7                          0.000  6652.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  6653.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6653.859 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.493  6655.353    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X19Y16         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][4]/C
                         clock pessimism              0.000  6655.353    
                         clock uncertainty           -0.184  6655.169    
    SLICE_X19Y16         FDCE (Recov_fdce_C_CLR)     -0.405  6654.764    system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][4]
  -------------------------------------------------------------------
                         required time                       6654.765    
                         arrival time                       -6656.235    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.668ns  (clk_fpga_1 rise@6652.667ns - clk_fpga_0 rise@6650.000ns)
  Data Path Delay:        3.276ns  (logic 0.642ns (19.600%)  route 2.634ns (80.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 6655.353 - 6652.667 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 6652.959 - 6650.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6650.000  6650.000 r  
    PS7_X0Y0             PS7                          0.000  6650.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6651.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  6651.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.651  6652.959    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518  6653.477 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.302  6653.779    system_i/Bic_top_0/inst/delay_xBlend/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124  6653.903 f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1/O
                         net (fo=13, routed)          2.332  6656.234    system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1_n_0
    SLICE_X19Y16         FDCE                                         f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   6652.667  6652.667 r  
    PS7_X0Y0             PS7                          0.000  6652.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  6653.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6653.859 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.493  6655.353    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X19Y16         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][6]/C
                         clock pessimism              0.000  6655.353    
                         clock uncertainty           -0.184  6655.169    
    SLICE_X19Y16         FDCE (Recov_fdce_C_CLR)     -0.405  6654.764    system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][6]
  -------------------------------------------------------------------
                         required time                       6654.765    
                         arrival time                       -6656.235    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (VIOLATED) :        -1.457ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.668ns  (clk_fpga_1 rise@6652.667ns - clk_fpga_0 rise@6650.000ns)
  Data Path Delay:        3.258ns  (logic 0.642ns (19.707%)  route 2.616ns (80.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 6655.348 - 6652.667 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 6652.959 - 6650.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6650.000  6650.000 r  
    PS7_X0Y0             PS7                          0.000  6650.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6651.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  6651.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.651  6652.959    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518  6653.477 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.302  6653.779    system_i/Bic_top_0/inst/delay_xBlend/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124  6653.903 f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1/O
                         net (fo=13, routed)          2.314  6656.217    system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1_n_0
    SLICE_X18Y21         FDCE                                         f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   6652.667  6652.667 r  
    PS7_X0Y0             PS7                          0.000  6652.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  6653.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6653.859 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.488  6655.348    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X18Y21         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][0]/C
                         clock pessimism              0.000  6655.348    
                         clock uncertainty           -0.184  6655.164    
    SLICE_X18Y21         FDCE (Recov_fdce_C_CLR)     -0.405  6654.759    system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg[4][0]
  -------------------------------------------------------------------
                         required time                       6654.760    
                         arrival time                       -6656.217    
  -------------------------------------------------------------------
                         slack                                 -1.457    

Slack (VIOLATED) :        -1.457ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg_c/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.668ns  (clk_fpga_1 rise@6652.667ns - clk_fpga_0 rise@6650.000ns)
  Data Path Delay:        3.258ns  (logic 0.642ns (19.707%)  route 2.616ns (80.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 6655.348 - 6652.667 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 6652.959 - 6650.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6650.000  6650.000 r  
    PS7_X0Y0             PS7                          0.000  6650.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6651.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  6651.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.651  6652.959    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518  6653.477 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.302  6653.779    system_i/Bic_top_0/inst/delay_xBlend/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124  6653.903 f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1/O
                         net (fo=13, routed)          2.314  6656.217    system_i/Bic_top_0/inst/delay_xBlend/delay_regs[4][8]_i_1_n_0
    SLICE_X18Y21         FDCE                                         f  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   6652.667  6652.667 r  
    PS7_X0Y0             PS7                          0.000  6652.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  6653.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6653.859 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.488  6655.348    system_i/Bic_top_0/inst/delay_xBlend/clk
    SLICE_X18Y21         FDCE                                         r  system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg_c/C
                         clock pessimism              0.000  6655.348    
                         clock uncertainty           -0.184  6655.164    
    SLICE_X18Y21         FDCE (Recov_fdce_C_CLR)     -0.405  6654.759    system_i/Bic_top_0/inst/delay_xBlend/delay_regs_reg_c
  -------------------------------------------------------------------
                         required time                       6654.760    
                         arrival time                       -6656.217    
  -------------------------------------------------------------------
                         slack                                 -1.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[3][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.346%)  route 0.448ns (70.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.562     0.903    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y41         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.252     1.296    system_i/Bic_top_0/inst/delay_liushui/peripheral_aresetn[0]_repN_alias
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.341 f  system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1/O
                         net (fo=8, routed)           0.196     1.536    system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1_n_0
    SLICE_X32Y37         FDCE                                         f  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.827     1.197    system_i/Bic_top_0/inst/delay_liushui/clk
    SLICE_X32Y37         FDCE                                         r  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[3][0]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.184     1.381    
    SLICE_X32Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.314    system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[4][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.346%)  route 0.448ns (70.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.562     0.903    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y41         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.252     1.296    system_i/Bic_top_0/inst/delay_liushui/peripheral_aresetn[0]_repN_alias
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.341 f  system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1/O
                         net (fo=8, routed)           0.196     1.536    system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1_n_0
    SLICE_X32Y37         FDCE                                         f  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.827     1.197    system_i/Bic_top_0/inst/delay_liushui/clk
    SLICE_X32Y37         FDCE                                         r  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[4][0]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.184     1.381    
    SLICE_X32Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.314    system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[5][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.346%)  route 0.448ns (70.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.562     0.903    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y41         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.252     1.296    system_i/Bic_top_0/inst/delay_liushui/peripheral_aresetn[0]_repN_alias
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.341 f  system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1/O
                         net (fo=8, routed)           0.196     1.536    system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1_n_0
    SLICE_X32Y37         FDCE                                         f  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.827     1.197    system_i/Bic_top_0/inst/delay_liushui/clk
    SLICE_X32Y37         FDCE                                         r  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[5][0]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.184     1.381    
    SLICE_X32Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.314    system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[6][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.346%)  route 0.448ns (70.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.562     0.903    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y41         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.252     1.296    system_i/Bic_top_0/inst/delay_liushui/peripheral_aresetn[0]_repN_alias
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.341 f  system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1/O
                         net (fo=8, routed)           0.196     1.536    system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1_n_0
    SLICE_X32Y37         FDCE                                         f  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.827     1.197    system_i/Bic_top_0/inst/delay_liushui/clk
    SLICE_X32Y37         FDCE                                         r  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[6][0]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.184     1.381    
    SLICE_X32Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.314    system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[7][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.346%)  route 0.448ns (70.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.562     0.903    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y41         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.252     1.296    system_i/Bic_top_0/inst/delay_liushui/peripheral_aresetn[0]_repN_alias
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.341 f  system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1/O
                         net (fo=8, routed)           0.196     1.536    system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1_n_0
    SLICE_X32Y37         FDCE                                         f  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.827     1.197    system_i/Bic_top_0/inst/delay_liushui/clk
    SLICE_X32Y37         FDCE                                         r  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[7][0]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.184     1.381    
    SLICE_X32Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.314    system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[2][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.304%)  route 0.495ns (72.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.562     0.903    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y41         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.252     1.296    system_i/Bic_top_0/inst/delay_liushui/peripheral_aresetn[0]_repN_alias
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.341 f  system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1/O
                         net (fo=8, routed)           0.243     1.584    system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1_n_0
    SLICE_X28Y39         FDCE                                         f  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.829     1.199    system_i/Bic_top_0/inst/delay_liushui/clk
    SLICE_X28Y39         FDCE                                         r  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[2][0]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.184     1.383    
    SLICE_X28Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.316    system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/ramRB/stage04_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.586%)  route 0.474ns (69.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.553     0.894    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.119     1.177    system_i/Bic_top_0/inst/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.222 f  system_i/Bic_top_0/inst/ramRB_i_1/O
                         net (fo=341, routed)         0.355     1.577    system_i/Bic_top_0/inst/ramRB/rst
    SLICE_X28Y80         FDCE                                         f  system_i/Bic_top_0/inst/ramRB/stage04_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.820     1.190    system_i/Bic_top_0/inst/ramRB/clk
    SLICE_X28Y80         FDCE                                         r  system_i/Bic_top_0/inst/ramRB/stage04_reg[17]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.184     1.374    
    SLICE_X28Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.307    system_i/Bic_top_0/inst/ramRB/stage04_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/ramRB/stage14_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.586%)  route 0.474ns (69.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.553     0.894    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y80         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.119     1.177    system_i/Bic_top_0/inst/rst_n
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.222 f  system_i/Bic_top_0/inst/ramRB_i_1/O
                         net (fo=341, routed)         0.355     1.577    system_i/Bic_top_0/inst/ramRB/rst
    SLICE_X29Y80         FDCE                                         f  system_i/Bic_top_0/inst/ramRB/stage14_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.820     1.190    system_i/Bic_top_0/inst/ramRB/clk
    SLICE_X29Y80         FDCE                                         r  system_i/Bic_top_0/inst/ramRB/stage14_reg[17]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.184     1.374    
    SLICE_X29Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.282    system_i/Bic_top_0/inst/ramRB/stage14_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.191%)  route 0.498ns (72.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.562     0.903    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y41         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.252     1.296    system_i/Bic_top_0/inst/delay_liushui/peripheral_aresetn[0]_repN_alias
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.341 f  system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1/O
                         net (fo=8, routed)           0.246     1.587    system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1_n_0
    SLICE_X26Y39         FDCE                                         f  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.829     1.199    system_i/Bic_top_0/inst/delay_liushui/clk
    SLICE_X26Y39         FDCE                                         r  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[0][0]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.184     1.383    
    SLICE_X26Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.191%)  route 0.498ns (72.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.361ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.562     0.903    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y41         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.252     1.296    system_i/Bic_top_0/inst/delay_liushui/peripheral_aresetn[0]_repN_alias
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.341 f  system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1/O
                         net (fo=8, routed)           0.246     1.587    system_i/Bic_top_0/inst/delay_liushui/delay_regs[7][0]_i_1_n_0
    SLICE_X26Y39         FDCE                                         f  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.829     1.199    system_i/Bic_top_0/inst/delay_liushui/clk
    SLICE_X26Y39         FDCE                                         r  system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[1][0]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.184     1.383    
    SLICE_X26Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    system_i/Bic_top_0/inst/delay_liushui/delay_regs_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.718ns (20.269%)  route 2.824ns (79.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.681     2.989    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     3.408 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.985     4.393    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.299     4.692 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.839     6.531    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y3           FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.551     9.410    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y3           FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.230     9.640    
                         clock uncertainty           -0.106     9.534    
    SLICE_X3Y3           FDPE (Recov_fdpe_C_PRE)     -0.359     9.175    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.175    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.718ns (21.976%)  route 2.549ns (78.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.681     2.989    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     3.408 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.985     4.393    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.299     4.692 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.564     6.256    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y4           FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.551     9.410    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y4           FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     9.640    
                         clock uncertainty           -0.106     9.534    
    SLICE_X2Y4           FDCE (Recov_fdce_C_CLR)     -0.405     9.129    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.718ns (21.976%)  route 2.549ns (78.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.681     2.989    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     3.408 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.985     4.393    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.299     4.692 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.564     6.256    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y4           FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.551     9.410    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y4           FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     9.640    
                         clock uncertainty           -0.106     9.534    
    SLICE_X2Y4           FDCE (Recov_fdce_C_CLR)     -0.405     9.129    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.718ns (21.976%)  route 2.549ns (78.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.681     2.989    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     3.408 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.985     4.393    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.299     4.692 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.564     6.256    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y4           FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.551     9.410    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y4           FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.230     9.640    
                         clock uncertainty           -0.106     9.534    
    SLICE_X2Y4           FDCE (Recov_fdce_C_CLR)     -0.405     9.129    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.718ns (21.976%)  route 2.549ns (78.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.681     2.989    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     3.408 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.985     4.393    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.299     4.692 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.564     6.256    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y4           FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.551     9.410    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y4           FDPE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230     9.640    
                         clock uncertainty           -0.106     9.534    
    SLICE_X2Y4           FDPE (Recov_fdpe_C_PRE)     -0.359     9.175    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.175    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.718ns (23.121%)  route 2.387ns (76.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.681     2.989    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     3.408 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.985     4.393    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.299     4.692 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.402     6.094    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y5           FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.551     9.410    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y5           FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230     9.640    
                         clock uncertainty           -0.106     9.534    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405     9.129    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.718ns (23.121%)  route 2.387ns (76.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.681     2.989    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     3.408 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.985     4.393    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.299     4.692 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.402     6.094    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y5           FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.551     9.410    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y5           FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230     9.640    
                         clock uncertainty           -0.106     9.534    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405     9.129    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.718ns (23.121%)  route 2.387ns (76.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.681     2.989    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     3.408 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.985     4.393    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.299     4.692 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.402     6.094    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y5           FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.551     9.410    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y5           FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.230     9.640    
                         clock uncertainty           -0.106     9.534    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405     9.129    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.718ns (23.121%)  route 2.387ns (76.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.681     2.989    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     3.408 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.985     4.393    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.299     4.692 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.402     6.094    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y5           FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.551     9.410    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y5           FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.230     9.640    
                         clock uncertainty           -0.106     9.534    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405     9.129    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.718ns (22.825%)  route 2.428ns (77.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.681     2.989    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDRE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     3.408 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.985     4.393    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.299     4.692 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.443     6.135    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y5           FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       1.551     9.410    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y5           FDCE                                         r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230     9.640    
                         clock uncertainty           -0.106     9.534    
    SLICE_X4Y5           FDCE (Recov_fdce_C_CLR)     -0.361     9.173    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  3.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.226%)  route 0.193ns (57.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.557     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.193     1.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X32Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.226%)  route 0.193ns (57.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.557     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.193     1.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X32Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.226%)  route 0.193ns (57.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.557     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.193     1.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X32Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.112%)  route 0.186ns (56.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.186     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X33Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.823     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X33Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.263     0.930    
    SLICE_X33Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.112%)  route 0.186ns (56.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.186     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X33Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.823     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X33Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.263     0.930    
    SLICE_X33Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.112%)  route 0.186ns (56.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.186     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X33Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.823     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X33Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.263     0.930    
    SLICE_X33Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.112%)  route 0.186ns (56.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.186     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X33Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.823     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X33Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.930    
    SLICE_X33Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.112%)  route 0.186ns (56.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.186     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X33Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.823     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X33Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.930    
    SLICE_X33Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.356%)  route 0.190ns (53.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.557     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.190     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X32Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.823     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.282     0.911    
    SLICE_X32Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.356%)  route 0.190ns (53.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.557     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.190     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X32Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12501, routed)       0.823     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.282     0.911    
    SLICE_X32Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.456ns (16.890%)  route 2.244ns (83.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 11.548 - 6.734 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.731     5.357    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.813 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.244     8.057    system_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X43Y78         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.554    11.548    system_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X43Y78         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/C
                         clock pessimism              0.518    12.066    
                         clock uncertainty           -0.153    11.913    
    SLICE_X43Y78         FDCE (Recov_fdce_C_CLR)     -0.405    11.508    system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.456ns (16.890%)  route 2.244ns (83.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 11.548 - 6.734 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.731     5.357    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.813 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.244     8.057    system_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X43Y78         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.554    11.548    system_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X43Y78         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/C
                         clock pessimism              0.518    12.066    
                         clock uncertainty           -0.153    11.913    
    SLICE_X43Y78         FDCE (Recov_fdce_C_CLR)     -0.405    11.508    system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.456ns (16.890%)  route 2.244ns (83.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 11.548 - 6.734 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.731     5.357    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.813 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.244     8.057    system_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X43Y78         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.554    11.548    system_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X43Y78         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/C
                         clock pessimism              0.518    12.066    
                         clock uncertainty           -0.153    11.913    
    SLICE_X43Y78         FDCE (Recov_fdce_C_CLR)     -0.405    11.508    system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.456ns (16.890%)  route 2.244ns (83.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 11.548 - 6.734 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.731     5.357    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.813 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.244     8.057    system_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X43Y78         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.554    11.548    system_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X43Y78         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/C
                         clock pessimism              0.518    12.066    
                         clock uncertainty           -0.153    11.913    
    SLICE_X43Y78         FDCE (Recov_fdce_C_CLR)     -0.405    11.508    system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.456ns (16.890%)  route 2.244ns (83.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 11.548 - 6.734 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.731     5.357    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.813 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.244     8.057    system_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X43Y78         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.554    11.548    system_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X43Y78         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/C
                         clock pessimism              0.518    12.066    
                         clock uncertainty           -0.153    11.913    
    SLICE_X43Y78         FDCE (Recov_fdce_C_CLR)     -0.405    11.508    system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.456ns (18.527%)  route 2.005ns (81.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 11.543 - 6.734 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.731     5.357    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.813 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.005     7.818    system_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X42Y75         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.549    11.543    system_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X42Y75         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/C
                         clock pessimism              0.518    12.061    
                         clock uncertainty           -0.153    11.908    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    11.589    system_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.456ns (18.527%)  route 2.005ns (81.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 11.543 - 6.734 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.731     5.357    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.813 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.005     7.818    system_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X42Y75         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.549    11.543    system_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X42Y75         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.518    12.061    
                         clock uncertainty           -0.153    11.908    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    11.589    system_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.456ns (20.908%)  route 1.725ns (79.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 11.549 - 6.734 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.731     5.357    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.813 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.725     7.538    system_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X43Y69         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.555    11.549    system_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X43Y69         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/C
                         clock pessimism              0.480    12.029    
                         clock uncertainty           -0.153    11.876    
    SLICE_X43Y69         FDCE (Recov_fdce_C_CLR)     -0.405    11.471    system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.456ns (20.908%)  route 1.725ns (79.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 11.549 - 6.734 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.731     5.357    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.813 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.725     7.538    system_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X43Y69         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.555    11.549    system_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X43Y69         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/C
                         clock pessimism              0.480    12.029    
                         clock uncertainty           -0.153    11.876    
    SLICE_X43Y69         FDCE (Recov_fdce_C_CLR)     -0.405    11.471    system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.456ns (20.908%)  route 1.725ns (79.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 11.549 - 6.734 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.765 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.525    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.626 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.731     5.357    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.813 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.725     7.538    system_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X43Y69         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        1.487     8.221    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.904    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.995 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        1.555    11.549    system_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X43Y69         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/C
                         clock pessimism              0.480    12.029    
                         clock uncertainty           -0.153    11.876    
    SLICE_X43Y69         FDCE (Recov_fdce_C_CLR)     -0.405    11.471    system_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.092%)  route 0.172ns (54.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.582     1.685    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.172     1.998    system_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X42Y79         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.849     2.271    system_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X42Y79         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/C
                         clock pessimism             -0.573     1.698    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    system_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.092%)  route 0.172ns (54.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.582     1.685    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.172     1.998    system_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X42Y79         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.849     2.271    system_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X42Y79         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/C
                         clock pessimism             -0.573     1.698    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.092%)  route 0.172ns (54.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.582     1.685    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.172     1.998    system_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X42Y79         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.849     2.271    system_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X42Y79         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/C
                         clock pessimism             -0.573     1.698    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.900%)  route 0.160ns (53.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.582     1.685    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.160     1.986    system_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X41Y80         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.850     2.272    system_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X41Y80         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/C
                         clock pessimism             -0.573     1.699    
    SLICE_X41Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.900%)  route 0.160ns (53.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.582     1.685    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.160     1.986    system_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X41Y80         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.850     2.272    system_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X41Y80         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/C
                         clock pessimism             -0.573     1.699    
    SLICE_X41Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.230%)  route 0.164ns (53.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.582     1.685    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.164     1.990    system_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X40Y80         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.850     2.272    system_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X40Y80         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/C
                         clock pessimism             -0.573     1.699    
    SLICE_X40Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.230%)  route 0.164ns (53.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.582     1.685    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.164     1.990    system_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X40Y80         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.850     2.272    system_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X40Y80         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/C
                         clock pessimism             -0.573     1.699    
    SLICE_X40Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.230%)  route 0.164ns (53.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.582     1.685    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.164     1.990    system_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X40Y80         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.850     2.272    system_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X40Y80         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/C
                         clock pessimism             -0.573     1.699    
    SLICE_X40Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.230%)  route 0.164ns (53.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.582     1.685    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.164     1.990    system_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X40Y80         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.850     2.272    system_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X40Y80         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/C
                         clock pessimism             -0.573     1.699    
    SLICE_X40Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    system_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.092%)  route 0.172ns (54.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.596 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.582     1.685    system_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X43Y80         FDPE                                         r  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  system_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.172     1.998    system_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X43Y79         FDCE                                         f  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2105, routed)        0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.865 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.393    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.422 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2735, routed)        0.849     2.271    system_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X43Y79         FDCE                                         r  system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/C
                         clock pessimism             -0.573     1.698    
    SLICE_X43Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.606    system_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.061ns (23.726%)  route 3.411ns (76.274%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.251 - 33.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.737     3.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     4.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.099     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.149     6.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.332     7.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.651     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552    36.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.398    36.649    
                         clock uncertainty           -0.035    36.613    
    SLICE_X40Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.208    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                 28.017    

Slack (MET) :             28.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.061ns (23.726%)  route 3.411ns (76.274%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.251 - 33.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.737     3.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     4.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.099     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.149     6.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.332     7.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.651     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552    36.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.398    36.649    
                         clock uncertainty           -0.035    36.613    
    SLICE_X40Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.208    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                 28.017    

Slack (MET) :             28.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.061ns (23.726%)  route 3.411ns (76.274%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.251 - 33.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.737     3.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     4.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.099     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.149     6.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.332     7.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.651     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552    36.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.398    36.649    
                         clock uncertainty           -0.035    36.613    
    SLICE_X40Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.208    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                 28.017    

Slack (MET) :             28.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.061ns (23.726%)  route 3.411ns (76.274%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.251 - 33.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.737     3.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     4.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.099     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.149     6.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.332     7.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.651     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552    36.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.398    36.649    
                         clock uncertainty           -0.035    36.613    
    SLICE_X40Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.208    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                 28.017    

Slack (MET) :             28.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.061ns (23.726%)  route 3.411ns (76.274%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.251 - 33.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.737     3.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     4.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.099     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.149     6.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.332     7.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.651     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552    36.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.398    36.649    
                         clock uncertainty           -0.035    36.613    
    SLICE_X40Y77         FDCE (Recov_fdce_C_CLR)     -0.405    36.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.208    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                 28.017    

Slack (MET) :             28.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.061ns (24.313%)  route 3.303ns (75.687%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.253 - 33.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.737     3.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     4.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.099     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.149     6.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.332     7.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     8.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554    36.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.398    36.651    
                         clock uncertainty           -0.035    36.615    
    SLICE_X40Y78         FDCE (Recov_fdce_C_CLR)     -0.405    36.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.210    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 28.127    

Slack (MET) :             28.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.061ns (24.313%)  route 3.303ns (75.687%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.253 - 33.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.737     3.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     4.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.099     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.149     6.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.332     7.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     8.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554    36.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.398    36.651    
                         clock uncertainty           -0.035    36.615    
    SLICE_X40Y78         FDCE (Recov_fdce_C_CLR)     -0.405    36.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.210    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 28.127    

Slack (MET) :             28.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.061ns (24.313%)  route 3.303ns (75.687%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.253 - 33.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.737     3.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     4.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.099     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.149     6.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.332     7.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     8.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554    36.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.398    36.651    
                         clock uncertainty           -0.035    36.615    
    SLICE_X40Y78         FDCE (Recov_fdce_C_CLR)     -0.405    36.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.210    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 28.127    

Slack (MET) :             28.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.061ns (24.313%)  route 3.303ns (75.687%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.253 - 33.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.737     3.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     4.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.099     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.149     6.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.332     7.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     8.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554    36.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.398    36.651    
                         clock uncertainty           -0.035    36.615    
    SLICE_X40Y78         FDCE (Recov_fdce_C_CLR)     -0.405    36.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.210    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 28.127    

Slack (MET) :             28.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.061ns (24.313%)  route 3.303ns (75.687%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.253 - 33.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.737     3.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     4.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.099     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.149     6.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.332     7.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     8.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    34.608    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554    36.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.398    36.651    
                         clock uncertainty           -0.035    36.615    
    SLICE_X40Y78         FDCE (Recov_fdce_C_CLR)     -0.405    36.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.210    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 28.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.372     1.345    
    SLICE_X31Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.372     1.345    
    SLICE_X31Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.372     1.345    
    SLICE_X31Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.372     1.345    
    SLICE_X31Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.372     1.345    
    SLICE_X31Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.372     1.345    
    SLICE_X31Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.746%)  route 0.197ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.197     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X32Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X32Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.746%)  route 0.197ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.197     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X32Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X32Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.746%)  route 0.197ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.197     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X32Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X32Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.746%)  route 0.197ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.197     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X32Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X32Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.353     1.364    
    SLICE_X32Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.370    





