-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_cost_function\hdlsrc\parallel_8_cost_function\parallel_8_cost_function_src_Subsystem.vhd
-- Created: 2022-10-17 15:20:17
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_cost_function_src_Subsystem
-- Source Path: parallel_8_cost_function/HDL_DUT4/Subsystem/Subsystem
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.parallel_8_cost_function_src_HDL_DUT4_pkg.ALL;

ENTITY parallel_8_cost_function_src_Subsystem IS
  PORT( Prediction_1                      :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
        id_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        J1                                :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
        );
END parallel_8_cost_function_src_Subsystem;


ARCHITECTURE rtl OF parallel_8_cost_function_src_Subsystem IS

  -- Signals
  SIGNAL id_ref_signed                    : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_1_0                   : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Subtract4_sub_cast               : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract4_sub_cast_1             : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract4_sub_temp               : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract4_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Product3_mul_temp                : signed(39 DOWNTO 0);  -- sfix40_En22
  SIGNAL Product3_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL iq_ref_signed                    : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_1_1                   : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Subtract5_sub_cast               : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract5_sub_cast_1             : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract5_sub_temp               : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract5_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Product1_mul_temp                : signed(39 DOWNTO 0);  -- sfix40_En22
  SIGNAL Product1_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Sum_of_Elements_stage2_add_cast  : signed(20 DOWNTO 0);  -- sfix21_En11
  SIGNAL Sum_of_Elements_stage2_add_cast_1 : signed(20 DOWNTO 0);  -- sfix21_En11
  SIGNAL Sum_of_Elements_op_stage1        : signed(20 DOWNTO 0);  -- sfix21_En11
  SIGNAL ix_ref_signed                    : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_1_2                   : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Subtract6_sub_cast               : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract6_sub_cast_1             : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract6_sub_temp               : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract6_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Product2_mul_temp                : signed(39 DOWNTO 0);  -- sfix40_En22
  SIGNAL Product2_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Sum_of_Elements_stage3_add_cast  : signed(21 DOWNTO 0);  -- sfix22_En11
  SIGNAL Sum_of_Elements_stage3_add_cast_1 : signed(21 DOWNTO 0);  -- sfix22_En11
  SIGNAL Sum_of_Elements_op_stage2        : signed(21 DOWNTO 0);  -- sfix22_En11
  SIGNAL iy_ref_signed                    : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_1_3                   : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Subtract7_sub_cast               : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract7_sub_cast_1             : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract7_sub_temp               : signed(18 DOWNTO 0);  -- sfix19_En11
  SIGNAL Subtract7_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Product4_mul_temp                : signed(39 DOWNTO 0);  -- sfix40_En22
  SIGNAL Product4_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Sum_of_Elements_stage4_add_cast  : signed(21 DOWNTO 0);  -- sfix22_En11
  SIGNAL Sum_of_Elements_stage4_add_temp  : signed(21 DOWNTO 0);  -- sfix22_En11
  SIGNAL J                                : signed(19 DOWNTO 0);  -- sfix20_En11

BEGIN
  id_ref_signed <= signed(id_ref);

  Prediction_1_0 <= signed(Prediction_1(0));

  Subtract4_sub_cast <= resize(id_ref_signed, 19);
  Subtract4_sub_cast_1 <= resize(Prediction_1_0, 19);
  Subtract4_sub_temp <= Subtract4_sub_cast - Subtract4_sub_cast_1;
  Subtract4_out1 <= resize(Subtract4_sub_temp, 20);

  Product3_mul_temp <= Subtract4_out1 * Subtract4_out1;
  Product3_out1 <= Product3_mul_temp(30 DOWNTO 11);

  iq_ref_signed <= signed(iq_ref);

  Prediction_1_1 <= signed(Prediction_1(1));

  Subtract5_sub_cast <= resize(iq_ref_signed, 19);
  Subtract5_sub_cast_1 <= resize(Prediction_1_1, 19);
  Subtract5_sub_temp <= Subtract5_sub_cast - Subtract5_sub_cast_1;
  Subtract5_out1 <= resize(Subtract5_sub_temp, 20);

  Product1_mul_temp <= Subtract5_out1 * Subtract5_out1;
  Product1_out1 <= Product1_mul_temp(30 DOWNTO 11);

  Sum_of_Elements_stage2_add_cast <= resize(Product3_out1, 21);
  Sum_of_Elements_stage2_add_cast_1 <= resize(Product1_out1, 21);
  Sum_of_Elements_op_stage1 <= Sum_of_Elements_stage2_add_cast + Sum_of_Elements_stage2_add_cast_1;

  ix_ref_signed <= signed(ix_ref);

  Prediction_1_2 <= signed(Prediction_1(2));

  Subtract6_sub_cast <= resize(ix_ref_signed, 19);
  Subtract6_sub_cast_1 <= resize(Prediction_1_2, 19);
  Subtract6_sub_temp <= Subtract6_sub_cast - Subtract6_sub_cast_1;
  Subtract6_out1 <= resize(Subtract6_sub_temp, 20);

  Product2_mul_temp <= Subtract6_out1 * Subtract6_out1;
  Product2_out1 <= Product2_mul_temp(30 DOWNTO 11);

  Sum_of_Elements_stage3_add_cast <= resize(Sum_of_Elements_op_stage1, 22);
  Sum_of_Elements_stage3_add_cast_1 <= resize(Product2_out1, 22);
  Sum_of_Elements_op_stage2 <= Sum_of_Elements_stage3_add_cast + Sum_of_Elements_stage3_add_cast_1;

  iy_ref_signed <= signed(iy_ref);

  Prediction_1_3 <= signed(Prediction_1(3));

  Subtract7_sub_cast <= resize(iy_ref_signed, 19);
  Subtract7_sub_cast_1 <= resize(Prediction_1_3, 19);
  Subtract7_sub_temp <= Subtract7_sub_cast - Subtract7_sub_cast_1;
  Subtract7_out1 <= resize(Subtract7_sub_temp, 20);

  Product4_mul_temp <= Subtract7_out1 * Subtract7_out1;
  Product4_out1 <= Product4_mul_temp(30 DOWNTO 11);

  Sum_of_Elements_stage4_add_cast <= resize(Product4_out1, 22);
  Sum_of_Elements_stage4_add_temp <= Sum_of_Elements_op_stage2 + Sum_of_Elements_stage4_add_cast;
  J <= Sum_of_Elements_stage4_add_temp(19 DOWNTO 0);

  J1 <= std_logic_vector(J);

END rtl;

