// Seed: 2497927154
module module_0 (
    output logic id_0,
    input  tri1  id_1,
    input  wand  id_2,
    output uwire id_3
);
  always @(id_2) begin : LABEL_0
    id_0 <= id_1;
  end
  assign module_1._id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd12,
    parameter id_9 = 32'd86
) (
    input wor id_0,
    input supply1 id_1,
    inout supply1 id_2,
    input supply1 id_3,
    output wire id_4,
    output wand _id_5,
    output logic id_6,
    input wor id_7
);
  wire [1 : 1] _id_9;
  wire id_10;
  logic [id_5 : id_9] id_11 = 1;
  for (id_12 = id_9; 1'h0; id_6 = id_11) begin : LABEL_0
    if (1) assign id_11 = -1;
    else begin : LABEL_1
      wire id_13;
      assign id_12 = -1;
    end
  end
  module_0 modCall_1 (
      id_6,
      id_3,
      id_2,
      id_4
  );
endmodule
