(footprint "SOD-123" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 5726f2f6-10aa-4bfd-9891-b8c86e6f2f5a)
  )
  (fp_text value "SOD-123" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 8a2a83bf-3efc-4a26-903f-38349d0a3d5e)
  )
  (fp_poly (pts
      (xy -2.2 0.71)
      (xy -2.2 -0.71)
      (xy -1.67 -0.71)
      (xy -1.67 -1.15)
      (xy 1.67 -1.15)
      (xy 1.67 -0.71)
      (xy 2.2 -0.71)
      (xy 2.2 0.71)
      (xy 1.67 0.71)
      (xy 1.67 1.15)
      (xy -1.67 1.15)
      (xy -1.67 0.71)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 16005a71-72df-417e-bf0e-af45a3935f8c))
  (fp_text reference ">NAME" (at -0.3 -2.3 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp f895ece9-c583-46fd-a67c-cce96ff74c53)
  )
  (fp_text value ">VALUE" (at -0.3 -1.4 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp c796c7fa-7957-40ec-986b-a30bade8157a)
  )
  (fp_line (start -1.42 -0.9) (end 1.42 -0.9) (layer "F.SilkS") (width 0.127) (tstamp 4bbbca55-fee7-4c13-9294-5d44ff2e9c70))
  (fp_line (start -1.42 0.9) (end 1.42 0.9) (layer "F.SilkS") (width 0.127) (tstamp 85ac27b8-2747-4061-9565-41add85b7980))
  (fp_line (start -1.42 -0.9) (end -1.42 -0.77) (layer "F.SilkS") (width 0.127) (tstamp e8561327-2e97-425c-a4fd-b56aac06a910))
  (fp_line (start 1.44 -0.9) (end 1.44 -0.77) (layer "F.SilkS") (width 0.127) (tstamp 1ce08230-3049-4ab4-accd-5b55371a2695))
  (fp_line (start -1.42 0.9) (end -1.42 0.77) (layer "F.SilkS") (width 0.127) (tstamp 08fd0b2b-0775-4f51-a845-dd25aadaf96a))
  (fp_line (start 1.43 0.9) (end 1.43 0.77) (layer "F.SilkS") (width 0.127) (tstamp db32315c-e7d4-4126-8f6f-648a43088f07))
  (fp_line (start -0.58 -0.83) (end -0.58 0.83) (layer "F.SilkS") (width 0.254) (tstamp 61c57a0d-060c-498d-bdb1-17310046fd7d))
  (pad "CATHODE" smd rect (at -1.635 0) (size 0.91 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 319f659a-9530-445d-a000-14b5441553b6))
  (pad "ANODE" smd rect (at 1.635 0) (size 0.91 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 716c4e4b-f2df-4d60-bfbd-27a26a57d97d))
)
