{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729707552045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729707552046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 23:49:11 2024 " "Processing started: Wed Oct 23 23:49:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729707552046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729707552046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729707552046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729707552248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729707552248 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "t1b_cd_fd.v(64) " "Verilog HDL information at t1b_cd_fd.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/praky/Desktop/submission final day/eb_2892_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729707557440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1b_cd_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1b_cd_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1b_cd_fd " "Found entity 1: t1b_cd_fd" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/praky/Desktop/submission final day/eb_2892_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729707557441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729707557441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1b_cd_fd " "Elaborating entity \"t1b_cd_fd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729707557457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t1b_cd_fd.v(96) " "Verilog HDL assignment warning at t1b_cd_fd.v(96): truncated value with size 32 to match size of target (2)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/praky/Desktop/submission final day/eb_2892_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729707557457 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 t1b_cd_fd.v(113) " "Verilog HDL assignment warning at t1b_cd_fd.v(113): truncated value with size 32 to match size of target (9)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/praky/Desktop/submission final day/eb_2892_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729707557458 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 t1b_cd_fd.v(121) " "Verilog HDL assignment warning at t1b_cd_fd.v(121): truncated value with size 32 to match size of target (15)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/praky/Desktop/submission final day/eb_2892_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729707557458 "|t1b_cd_fd"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729707557801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/praky/Desktop/submission final day/eb_2892_task1b/t1b_cd_fd/output_files/t1b_cd_fd.map.smsg " "Generated suppressed messages file C:/Users/praky/Desktop/submission final day/eb_2892_task1b/t1b_cd_fd/output_files/t1b_cd_fd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729707558055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729707558128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729707558128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729707558149 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729707558149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729707558149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729707558149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729707558158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 23:49:18 2024 " "Processing ended: Wed Oct 23 23:49:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729707558158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729707558158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729707558158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729707558158 ""}
