ID_reg_EX.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/ID_reg_Ex_0/ID_reg_EX.v,
ID_reg_Ex_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/ID_reg_Ex_0/sim/ID_reg_Ex_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
