
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000730                       # Number of seconds simulated (Second)
simTicks                                    729903366                       # Number of ticks simulated (Tick)
finalTick                                   729903366                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.49                       # Real time elapsed on the host (Second)
hostTickRate                                112416155                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     806224                       # Number of bytes of host memory used (Byte)
simInsts                                      1916896                       # Number of instructions simulated (Count)
simOps                                        3412735                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   295226                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     525604                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2191903                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.143465                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.874535                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3688943                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      212                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3666637                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    250                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               276414                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            151018                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 110                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2016132                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.818649                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.946945                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    761231     37.76%     37.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    302835     15.02%     52.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    298974     14.83%     67.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    260480     12.92%     80.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    151819      7.53%     88.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    121344      6.02%     94.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     68892      3.42%     97.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     47390      2.35%     99.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      3167      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2016132                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    9338     73.38%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     17      0.13%     73.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     73.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.01%     73.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.03%     73.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    9      0.07%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     73.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   1968     15.47%     89.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   310      2.44%     91.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1033      8.12%     99.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               45      0.35%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        42848      1.17%      1.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2494192     68.02%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        71268      1.94%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1620      0.04%     71.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       113535      3.10%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          393      0.01%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1080      0.03%     74.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1006      0.03%     74.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3235      0.09%     74.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          306      0.01%     74.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       110593      3.02%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       110592      3.02%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       232834      6.35%     86.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       122404      3.34%     90.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       234393      6.39%     96.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       126306      3.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3666637                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.672810                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               12725                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003470                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  7954099                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3255560                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2918032                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1408282                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   710055                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           701048                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2931866                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       704648                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                         654689                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                   4659447                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         2.13                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.12                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.30                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     39364                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1036                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          175771                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         472023                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        253955                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       125718                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        89974                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          216      0.06%      0.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         35372     10.28%     10.34% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         5963      1.73%     12.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        34357      9.99%     22.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       249545     72.53%     94.59% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         7346      2.14%     96.73% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     96.73% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        11260      3.27%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         344059                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          198      0.26%      0.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        12147     15.79%     16.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         2249      2.92%     18.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        14841     19.30%     38.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        40180     52.24%     90.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         2569      3.34%     93.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     93.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         4729      6.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         76913                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           42      0.27%      0.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            1      0.01%      0.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          322      2.09%      2.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          304      1.98%      4.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        12647     82.26%     86.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          303      1.97%     88.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     88.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1755     11.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        15374                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           18      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        23225      8.69%      8.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         3714      1.39%     10.09% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        19516      7.31%     17.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       209364     78.37%     95.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         4777      1.79%     97.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         6531      2.44%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       267145                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           18      0.12%      0.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            1      0.01%      0.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          212      1.44%      1.57% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          300      2.04%      3.61% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        12261     83.24%     86.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          193      1.31%     88.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     88.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1744     11.84%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        14729                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           18      0.16%      0.16% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.16% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.16% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.16% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        11542     99.84%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        11560                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            1      0.03%      0.03% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          212      6.69%      6.72% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          300      9.47%     16.19% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          719     22.69%     38.88% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          193      6.09%     44.97% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     44.97% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond         1744     55.03%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         3169                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        55320     16.08%     16.08% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       211416     61.45%     77.53% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        35371     10.28%     87.81% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        41952     12.19%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       344059                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         7776     51.10%     51.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6163     40.50%     91.61% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            1      0.01%     91.61% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect         1276      8.39%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        15216                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            249761                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       199405                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             15374                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            662                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups               344059                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7066                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  242101                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.703661                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1404                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           45617                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              41952                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3665                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          216      0.06%      0.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        35372     10.28%     10.34% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         5963      1.73%     12.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        34357      9.99%     22.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       249545     72.53%     94.59% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         7346      2.14%     96.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     96.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        11260      3.27%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       344059                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          108      0.11%      0.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        35372     34.69%     34.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          599      0.59%     35.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        34357     33.70%     69.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        19764     19.38%     88.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          498      0.49%     88.96% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     88.96% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        11260     11.04%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        101958                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          322      4.56%      4.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      4.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         6441     91.15%     95.71% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          303      4.29%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7066                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          322      4.56%      4.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      4.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         6441     91.15%     95.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          303      4.29%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7066                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        45617                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        41952                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3665                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2059                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        47676                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.ras.pushes                52467                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  52462                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              29237                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  23225                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               23224                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.branchPred.statistical_corrector.correct        34580                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.statistical_corrector.wrong       174802                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       141708                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         2741                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          237                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect        48221                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong         5236                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         1835                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           75                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         1028                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         1871                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          893                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        10093                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        20499                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9         2912                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10        11188                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11        49507                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12         3262                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::13         4221                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::14         8017                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::15        22812                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::16         9327                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::17          974                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::18         2856                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::19          279                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::20          558                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::21          110                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::22         2471                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::24          423                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::26           73                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::28          423                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::32          718                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::36          797                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0        11963                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        18854                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        14057                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9         4171                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10        50360                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11        24349                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12         9825                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::13         2855                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::14         6397                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::15          728                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::16         2740                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::17          256                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::18         2754                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::19           65                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::20           51                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::21          183                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::22           17                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::24          397                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::26            1                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::28          705                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::32          792                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts          275270                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             102                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             14914                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1975299                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.727706                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.710361                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          720964     36.50%     36.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          441999     22.38%     58.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           92746      4.70%     63.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           93116      4.71%     68.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          626474     31.72%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1975299                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          56                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 23230                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        31840      0.93%      0.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2313702     67.80%     68.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        70988      2.08%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1421      0.04%     70.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       113329      3.32%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          346      0.01%     74.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          832      0.02%     74.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          854      0.03%     74.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3116      0.09%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          162      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       110592      3.24%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       110592      3.24%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       195432      5.73%     86.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       102645      3.01%     89.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       231422      6.78%     96.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       125430      3.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3412735                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        626474                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1916896                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                3412735                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1916896                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          3412735                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.143465                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.874535                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             654929                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             698645                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           3038924                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           426854                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          228075                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        31840      0.93%      0.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      2313702     67.80%     68.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        70988      2.08%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1421      0.04%     70.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       113329      3.32%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          346      0.01%     74.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          832      0.02%     74.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          854      0.03%     74.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         3116      0.09%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          162      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       110592      3.24%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       110592      3.24%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       195432      5.73%     86.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       102645      3.01%     89.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       231422      6.78%     96.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       125430      3.68%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      3412735                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       267145                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       217855                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        49272                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       209364                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        57763                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        23230                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        23225                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data         648086                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            648086                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        648106                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           648106                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         6511                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            6511                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         6527                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           6527                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    439234659                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    439234659                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    439234659                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    439234659                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       654597                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        654597                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       654633                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       654633                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.009947                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.009947                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.009970                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.009970                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 67460.399171                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 67460.399171                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 67295.029723                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 67295.029723                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          819                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     102.375000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          712                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               712                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2795                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2795                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2795                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2795                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         3716                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         3716                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         3732                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         3732                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    251640108                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    251640108                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    252809604                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    252809604                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005677                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005677                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005701                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005701                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 67718.005382                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 67718.005382                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 67741.051447                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 67741.051447                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   1731                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           26                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           26                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        87579                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        87579                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           28                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           28                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.071429                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.071429                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 43789.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 43789.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       242757                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       242757                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.071429                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.071429                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 121378.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 121378.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           28                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           28                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           28                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           28                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       422083                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          422083                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         4221                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          4221                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    281524527                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    281524527                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       426304                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       426304                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.009901                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.009901                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 66696.168443                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 66696.168443                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         2791                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         2791                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1430                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1430                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     95764806                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     95764806                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003354                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003354                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 66968.395804                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 66968.395804                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           20                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            20                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           16                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           16                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           36                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           36                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.444444                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.444444                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           16                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           16                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      1169496                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1169496                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.444444                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.444444                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 73093.500000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 73093.500000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       226003                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         226003                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2290                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2290                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    157710132                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    157710132                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       228293                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       228293                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.010031                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.010031                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 68869.053275                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 68869.053275                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            4                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2286                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2286                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    155875302                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    155875302                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.010013                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.010013                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 68186.921260                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 68186.921260                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1663.008280                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               651894                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               3734                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             174.583289                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              167166                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1663.008280                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.812016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.812016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2003                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          572                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1350                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.978027                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1313112                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1313112                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   235012                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1276522                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    155116                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                334366                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  15116                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               196306                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   643                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3800888                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2999                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts             3627273                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           285136                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          461803                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         245569                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.654851                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        1537130                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1378252                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         810271                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        574625                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       3770427                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      2282692                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            707372                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1257243                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             288739                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1693149                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   31502                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  201                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2378                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    245932                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  6730                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2016132                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.085428                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.550701                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1377070     68.30%     68.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    28158      1.40%     69.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    61387      3.04%     72.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    53045      2.63%     75.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    61688      3.06%     78.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    40225      2.00%     80.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    35881      1.78%     82.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    23964      1.19%     83.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   216363     10.73%     94.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::9                    13080      0.65%     94.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::10                   11628      0.58%     95.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::11                   25100      1.24%     96.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::12                   68543      3.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value               12                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2016132                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               2364727                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.078847                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             344059                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.156968                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       304629                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst         243839                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            243839                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        243839                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           243839                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2093                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2093                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2093                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2093                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    142943911                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    142943911                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    142943911                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    142943911                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       245932                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        245932                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       245932                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       245932                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.008510                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.008510                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.008510                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.008510                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68296.182991                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68296.182991                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68296.182991                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68296.182991                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          921                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     131.571429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          261                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               261                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          541                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           541                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          541                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          541                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1552                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1552                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1552                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1552                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    110354201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    110354201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    110354201                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    110354201                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.006311                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.006311                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.006311                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.006311                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 71104.510954                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 71104.510954                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 71104.510954                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 71104.510954                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    261                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       243839                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          243839                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2093                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2093                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    142943911                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    142943911                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       245932                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       245932                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.008510                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.008510                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68296.182991                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68296.182991                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          541                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          541                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1552                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1552                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    110354201                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    110354201                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.006311                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.006311                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 71104.510954                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 71104.510954                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1041.620673                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               245390                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1551                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             158.214055                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               84249                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1041.620673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.508604                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.508604                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1290                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          179                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2         1111                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.629883                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             493415                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            493415                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     15116                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      25717                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    90658                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                3689155                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2008                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   472023                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  253955                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   141                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    90664                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7781                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         7759                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                15540                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  3621063                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 3619080                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   2274625                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   3430672                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.651113                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.663026                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       35463                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   45169                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   57                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  47                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  25880                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    8                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             426854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.827229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.307861                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 423065     99.11%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   21      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  116      0.03%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    5      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    4      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    3      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  2      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  4      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 12      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 16      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 25      0.01%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                297      0.07%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2010      0.47%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                456      0.11%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                191      0.04%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 32      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                257      0.06%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 65      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 29      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  9      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 50      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                104      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 26      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               46      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              996                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               426854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores            725978                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                  461986                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  245912                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       254                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       110                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  246143                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       366                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  15116                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   326777                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  665844                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2021                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    326560                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                679814                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3750589                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                389298                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                 172157                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             6723347                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    12285584                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  3933405                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    816153                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               6199854                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   523484                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      67                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  56                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1883373                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                 2120497                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                   572711                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                          5034646                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7416975                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1916896                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3412735                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    40                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     21                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    140                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       161                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    21                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   140                       # number of overall hits (Count)
system.l2.overallHits::total                      161                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1531                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 3594                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    5125                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1531                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                3594                       # number of overall misses (Count)
system.l2.overallMisses::total                   5125                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       108642915                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       248145939                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          356788854                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      108642915                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      248145939                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         356788854                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1552                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               3734                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  5286                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1552                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              3734                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 5286                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.986469                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.962507                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.969542                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.986469                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.962507                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.969542                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 70962.060745                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 69044.501669                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    69617.337366                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 70962.060745                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 69044.501669                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   69617.337366                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu.inst             1531                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             3594                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                5125                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1531                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            3594                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               5125                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     98195985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    223611130                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      321807115                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     98195985                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    223611130                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     321807115                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.986469                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.962507                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.969542                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.986469                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.962507                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.969542                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 64138.461790                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 62217.899277                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 62791.632195                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 64138.461790                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 62217.899277                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 62791.632195                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              21                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 21                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1531                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1531                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    108642915                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    108642915                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1552                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1552                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.986469                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.986469                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 70962.060745                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 70962.060745                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1531                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1531                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     98195985                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     98195985                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.986469                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.986469                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 64138.461790                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 64138.461790                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2277                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2277                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    153644868                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      153644868                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2289                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2289                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.994758                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.994758                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 67476.885375                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 67476.885375                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2277                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2277                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    138100816                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    138100816                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.994758                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.994758                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 60650.336408                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60650.336408                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            128                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               128                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         1317                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1317                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     94501071                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     94501071                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         1445                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          1445                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.911419                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.911419                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 71754.799544                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 71754.799544                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         1317                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1317                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     85510314                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     85510314                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.911419                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.911419                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 64928.104784                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 64928.104784                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          261                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              261                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          261                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          261                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          712                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              712                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          712                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          712                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3536.423216                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         7275                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       5124                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.419789                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1145.339629                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2391.083587                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.069906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.145940                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.215846                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           5124                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  179                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  573                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 4372                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.312744                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      63332                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     63332                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu.inst::samples      1530.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      3594.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000579272                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               10376                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        5124                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      5124                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  5124                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     862                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     134                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  327936                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              449286871.76378906                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     729816120                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     142430.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        97920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       230016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 134154745.081693455577                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 315132126.682095587254                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1530                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         3594                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     40246945                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     87554409                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26305.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     24361.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        97920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       230016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         327936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        97920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        97920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1530                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         3594                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            5124                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      134154745                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      315132127                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         449286872                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    134154745                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     134154745                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     134154745                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     315132127                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        449286872                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 5124                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          323                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          354                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                31726354                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              25620000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          127801354                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6191.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           24941.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                4360                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            85.09                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          753                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   430.916335                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   260.417390                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   381.890280                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          190     25.23%     25.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          170     22.58%     47.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           72      9.56%     57.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           45      5.98%     63.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           38      5.05%     68.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           33      4.38%     72.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           15      1.99%     74.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           19      2.52%     77.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          171     22.71%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          753                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            327936                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              449.286872                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               85.09                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2905980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1518000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       16779000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 57161520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    137270820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    164686560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     380321880                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   521.057852                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    426442131                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     24180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    279281235                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2548980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1339635                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       19806360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 57161520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    141494520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    161129760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     383480775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   525.385678                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    417422702                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     24180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    288300664                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2847                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2277                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2277                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2847                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        10248                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        10248                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   10248                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       327936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       327936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   327936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5124                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5124    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5124                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             7572730                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           27139188                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           5124                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               2996                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          712                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          261                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1019                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2289                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2289                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1552                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          1445                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3364                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         9199                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  12563                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       115968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       284544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  400512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               0                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              5286                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000568                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.023819                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    5283     99.94%     99.94% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       3      0.06%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                5286                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    729903366                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            3071592                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1549781                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           3730266                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          7278                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         1993                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
