Fitter report for MZ_Int
Sun Aug 02 02:58:22 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Non-Global High Fan-Out Signals
 21. Other Routing Usage Summary
 22. LAB Logic Elements
 23. LAB Signals Sourced
 24. LAB Signals Sourced Out
 25. LAB Distinct Inputs
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Aug 02 02:58:22 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MZ_Int                                          ;
; Top-level Entity Name              ; MZ_Int                                          ;
; Family                             ; Cyclone IV GX                                   ;
; Device                             ; EP4CGX22CF19C6                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 1,239 / 21,280 ( 6 % )                          ;
;     Total combinational functions  ; 1,239 / 21,280 ( 6 % )                          ;
;     Dedicated logic registers      ; 0 / 21,280 ( 0 % )                              ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 81 / 167 ( 49 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 774,144 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 80 ( 0 % )                                  ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+---------------------------+-------------------------------+
; Pin Name                  ; Reason                        ;
+---------------------------+-------------------------------+
; clk                       ; Incomplete set of assignments ;
; output.beta.imaginary[0]  ; Incomplete set of assignments ;
; output.beta.imaginary[1]  ; Incomplete set of assignments ;
; output.beta.imaginary[2]  ; Incomplete set of assignments ;
; output.beta.imaginary[3]  ; Incomplete set of assignments ;
; output.beta.imaginary[4]  ; Incomplete set of assignments ;
; output.beta.imaginary[5]  ; Incomplete set of assignments ;
; output.beta.imaginary[6]  ; Incomplete set of assignments ;
; output.beta.imaginary[7]  ; Incomplete set of assignments ;
; output.beta.imaginary[8]  ; Incomplete set of assignments ;
; output.beta.imaginary[9]  ; Incomplete set of assignments ;
; output.beta.real[0]       ; Incomplete set of assignments ;
; output.beta.real[1]       ; Incomplete set of assignments ;
; output.beta.real[2]       ; Incomplete set of assignments ;
; output.beta.real[3]       ; Incomplete set of assignments ;
; output.beta.real[4]       ; Incomplete set of assignments ;
; output.beta.real[5]       ; Incomplete set of assignments ;
; output.beta.real[6]       ; Incomplete set of assignments ;
; output.beta.real[7]       ; Incomplete set of assignments ;
; output.beta.real[8]       ; Incomplete set of assignments ;
; output.beta.real[9]       ; Incomplete set of assignments ;
; output.alpha.imaginary[0] ; Incomplete set of assignments ;
; output.alpha.imaginary[1] ; Incomplete set of assignments ;
; output.alpha.imaginary[2] ; Incomplete set of assignments ;
; output.alpha.imaginary[3] ; Incomplete set of assignments ;
; output.alpha.imaginary[4] ; Incomplete set of assignments ;
; output.alpha.imaginary[5] ; Incomplete set of assignments ;
; output.alpha.imaginary[6] ; Incomplete set of assignments ;
; output.alpha.imaginary[7] ; Incomplete set of assignments ;
; output.alpha.imaginary[8] ; Incomplete set of assignments ;
; output.alpha.imaginary[9] ; Incomplete set of assignments ;
; output.alpha.real[0]      ; Incomplete set of assignments ;
; output.alpha.real[1]      ; Incomplete set of assignments ;
; output.alpha.real[2]      ; Incomplete set of assignments ;
; output.alpha.real[3]      ; Incomplete set of assignments ;
; output.alpha.real[4]      ; Incomplete set of assignments ;
; output.alpha.real[5]      ; Incomplete set of assignments ;
; output.alpha.real[6]      ; Incomplete set of assignments ;
; output.alpha.real[7]      ; Incomplete set of assignments ;
; output.alpha.real[8]      ; Incomplete set of assignments ;
; output.alpha.real[9]      ; Incomplete set of assignments ;
; input.beta.imaginary[5]   ; Incomplete set of assignments ;
; input.beta.imaginary[7]   ; Incomplete set of assignments ;
; input.beta.imaginary[6]   ; Incomplete set of assignments ;
; input.beta.imaginary[4]   ; Incomplete set of assignments ;
; input.beta.imaginary[2]   ; Incomplete set of assignments ;
; input.beta.imaginary[3]   ; Incomplete set of assignments ;
; input.beta.imaginary[1]   ; Incomplete set of assignments ;
; input.beta.imaginary[0]   ; Incomplete set of assignments ;
; input.beta.imaginary[8]   ; Incomplete set of assignments ;
; input.alpha.imaginary[5]  ; Incomplete set of assignments ;
; input.alpha.imaginary[7]  ; Incomplete set of assignments ;
; input.alpha.imaginary[6]  ; Incomplete set of assignments ;
; input.alpha.imaginary[4]  ; Incomplete set of assignments ;
; input.alpha.imaginary[2]  ; Incomplete set of assignments ;
; input.alpha.imaginary[3]  ; Incomplete set of assignments ;
; input.alpha.imaginary[1]  ; Incomplete set of assignments ;
; input.alpha.imaginary[0]  ; Incomplete set of assignments ;
; input.alpha.imaginary[8]  ; Incomplete set of assignments ;
; input.beta.imaginary[9]   ; Incomplete set of assignments ;
; input.alpha.imaginary[9]  ; Incomplete set of assignments ;
; input.beta.real[5]        ; Incomplete set of assignments ;
; input.beta.real[7]        ; Incomplete set of assignments ;
; input.beta.real[6]        ; Incomplete set of assignments ;
; input.beta.real[4]        ; Incomplete set of assignments ;
; input.beta.real[2]        ; Incomplete set of assignments ;
; input.beta.real[3]        ; Incomplete set of assignments ;
; input.beta.real[1]        ; Incomplete set of assignments ;
; input.beta.real[0]        ; Incomplete set of assignments ;
; input.beta.real[8]        ; Incomplete set of assignments ;
; input.alpha.real[5]       ; Incomplete set of assignments ;
; input.alpha.real[7]       ; Incomplete set of assignments ;
; input.alpha.real[6]       ; Incomplete set of assignments ;
; input.alpha.real[4]       ; Incomplete set of assignments ;
; input.alpha.real[2]       ; Incomplete set of assignments ;
; input.alpha.real[3]       ; Incomplete set of assignments ;
; input.alpha.real[1]       ; Incomplete set of assignments ;
; input.alpha.real[0]       ; Incomplete set of assignments ;
; input.alpha.real[8]       ; Incomplete set of assignments ;
; input.beta.real[9]        ; Incomplete set of assignments ;
; input.alpha.real[9]       ; Incomplete set of assignments ;
+---------------------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1412 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1412 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1402    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/output_files/MZ_Int.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,239 / 21,280 ( 6 % ) ;
;     -- Combinational with no register       ; 1239                   ;
;     -- Register only                        ; 0                      ;
;     -- Combinational with a register        ; 0                      ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 521                    ;
;     -- 3 input functions                    ; 519                    ;
;     -- <=2 input functions                  ; 199                    ;
;     -- Register only                        ; 0                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 799                    ;
;     -- arithmetic mode                      ; 440                    ;
;                                             ;                        ;
; Total registers*                            ; 0 / 22,031 ( 0 % )     ;
;     -- Dedicated logic registers            ; 0 / 21,280 ( 0 % )     ;
;     -- I/O registers                        ; 0 / 751 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 90 / 1,330 ( 7 % )     ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 81 / 167 ( 49 % )      ;
;     -- Clock pins                           ; 1 / 6 ( 17 % )         ;
;     -- Dedicated input pins                 ; 0 / 16 ( 0 % )         ;
;                                             ;                        ;
; Global signals                              ; 0                      ;
; M9Ks                                        ; 0 / 84 ( 0 % )         ;
; Total block memory bits                     ; 0 / 774,144 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 774,144 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )         ;
; PLLs                                        ; 0 / 4 ( 0 % )          ;
; Global clocks                               ; 0 / 20 ( 0 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )          ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )          ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )          ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 1% / 0% / 1%           ;
; Peak interconnect usage (total/H/V)         ; 5% / 4% / 6%           ;
; Maximum fan-out                             ; 30                     ;
; Highest non-global fan-out                  ; 30                     ;
; Total fan-out                               ; 4111                   ;
; Average fan-out                             ; 2.91                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1239 / 21280 ( 6 % ) ; 0 / 21280 ( 0 % )              ;
;     -- Combinational with no register       ; 1239                 ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;     -- Combinational with a register        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 521                  ; 0                              ;
;     -- 3 input functions                    ; 519                  ; 0                              ;
;     -- <=2 input functions                  ; 199                  ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 799                  ; 0                              ;
;     -- arithmetic mode                      ; 440                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 0                    ; 0                              ;
;     -- Dedicated logic registers            ; 0 / 21280 ( 0 % )    ; 0 / 21280 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 90 / 1330 ( 7 % )    ; 0 / 1330 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 81                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )       ; 0 / 80 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 4106                 ; 5                              ;
;     -- Registered Connections               ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 41                   ; 0                              ;
;     -- Output Ports                         ; 40                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name                     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; clk                      ; V11   ; 4        ; 27           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.imaginary[0] ; E10   ; 7        ; 29           ; 41           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.imaginary[1] ; D12   ; 7        ; 31           ; 41           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.imaginary[2] ; B13   ; 7        ; 31           ; 41           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.imaginary[3] ; D10   ; 7        ; 29           ; 41           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.imaginary[4] ; C11   ; 8        ; 25           ; 41           ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.imaginary[5] ; A10   ; 8        ; 23           ; 41           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.imaginary[6] ; A11   ; 8        ; 23           ; 41           ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.imaginary[7] ; C10   ; 8        ; 25           ; 41           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.imaginary[8] ; G16   ; 6        ; 52           ; 27           ; 0            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.imaginary[9] ; A13   ; 7        ; 31           ; 41           ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.real[0]      ; R11   ; 4        ; 31           ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.real[1]      ; T11   ; 4        ; 31           ; 0            ; 14           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.real[2]      ; V15   ; 4        ; 34           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.real[3]      ; U12   ; 4        ; 31           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.real[4]      ; U13   ; 4        ; 29           ; 0            ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.real[5]      ; V13   ; 4        ; 29           ; 0            ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.real[6]      ; L16   ; 5        ; 52           ; 13           ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.real[7]      ; V14   ; 4        ; 34           ; 0            ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.real[8]      ; T12   ; 4        ; 31           ; 0            ; 7            ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.alpha.real[9]      ; M16   ; 5        ; 52           ; 15           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.imaginary[0]  ; J17   ; 6        ; 52           ; 23           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.imaginary[1]  ; M18   ; 5        ; 52           ; 19           ; 0            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.imaginary[2]  ; K16   ; 5        ; 52           ; 18           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.imaginary[3]  ; N17   ; 5        ; 52           ; 16           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.imaginary[4]  ; K15   ; 5        ; 52           ; 18           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.imaginary[5]  ; V12   ; 4        ; 27           ; 0            ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.imaginary[6]  ; L18   ; 5        ; 52           ; 19           ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.imaginary[7]  ; J16   ; 6        ; 52           ; 23           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.imaginary[8]  ; G18   ; 6        ; 52           ; 25           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.imaginary[9]  ; F17   ; 6        ; 52           ; 25           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.real[0]       ; C18   ; 7        ; 50           ; 41           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.real[1]       ; C16   ; 7        ; 48           ; 41           ; 0            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.real[2]       ; D16   ; 7        ; 46           ; 41           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.real[3]       ; C17   ; 7        ; 48           ; 41           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.real[4]       ; D15   ; 7        ; 46           ; 41           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.real[5]       ; A17   ; 7        ; 46           ; 41           ; 14           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.real[6]       ; A18   ; 7        ; 46           ; 41           ; 21           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.real[7]       ; C14   ; 7        ; 43           ; 41           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.real[8]       ; R13   ; 4        ; 36           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; input.beta.real[9]       ; R10   ; 3        ; 25           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; output.alpha.imaginary[0] ; D17   ; 6        ; 52           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.imaginary[1] ; D13   ; 7        ; 41           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.imaginary[2] ; F18   ; 6        ; 52           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.imaginary[3] ; D18   ; 6        ; 52           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.imaginary[4] ; E16   ; 6        ; 52           ; 32           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.imaginary[5] ; C15   ; 7        ; 41           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.imaginary[6] ; D11   ; 7        ; 31           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.imaginary[7] ; A16   ; 7        ; 38           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.imaginary[8] ; T8    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.imaginary[9] ; C12   ; 7        ; 36           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.real[0]      ; B10   ; 8        ; 21           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.real[1]      ; N18   ; 5        ; 52           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.real[2]      ; T9    ; 3        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.real[3]      ; V10   ; 3        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.real[4]      ; T10   ; 3        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.real[5]      ; V9    ; 3        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.real[6]      ; A8    ; 8        ; 16           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.real[7]      ; B9    ; 8        ; 21           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.real[8]      ; B18   ; 7        ; 50           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.alpha.real[9]      ; D9    ; 8        ; 18           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.imaginary[0]  ; E18   ; 6        ; 52           ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.imaginary[1]  ; C13   ; 7        ; 36           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.imaginary[2]  ; B15   ; 7        ; 41           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.imaginary[3]  ; B16   ; 7        ; 38           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.imaginary[4]  ; A14   ; 7        ; 34           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.imaginary[5]  ; E15   ; 6        ; 52           ; 32           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.imaginary[6]  ; A15   ; 7        ; 34           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.imaginary[7]  ; E12   ; 7        ; 41           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.imaginary[8]  ; U18   ; 4        ; 46           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.imaginary[9]  ; D14   ; 7        ; 43           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.real[0]       ; C9    ; 8        ; 18           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.real[1]       ; U10   ; 3        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.real[2]       ; R9    ; 3        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.real[3]       ; D8    ; 8        ; 14           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.real[4]       ; A9    ; 8        ; 16           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.real[5]       ; P10   ; 3        ; 25           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.real[6]       ; U9    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.real[7]       ; C8    ; 8        ; 14           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.real[8]       ; C6    ; 8        ; 7            ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output.beta.real[9]       ; V8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                   ;
+----------+----------------------+--------------------------+--------------------------+---------------------------+
; Location ; Pin Name             ; Reserved As              ; User Signal Name         ; Pin Type                  ;
+----------+----------------------+--------------------------+--------------------------+---------------------------+
; P4       ; MSEL2                ; -                        ; -                        ; Dedicated Programming Pin ;
; R5       ; MSEL1                ; -                        ; -                        ; Dedicated Programming Pin ;
; T5       ; MSEL0                ; -                        ; -                        ; Dedicated Programming Pin ;
; U4       ; CONF_DONE            ; -                        ; -                        ; Dedicated Programming Pin ;
; V4       ; nSTATUS              ; -                        ; -                        ; Dedicated Programming Pin ;
; R6       ; DIFFIO_B1n, NCEO     ; Use as programming pin   ; ~ALTERA_NCEO~            ; Dual Purpose Pin          ;
; G18      ; DIFFIO_R6n, DEV_OE   ; Use as regular IO        ; input.beta.imaginary[8]  ; Dual Purpose Pin          ;
; E18      ; DIFFIO_R4n, DEV_CLRn ; Use as regular IO        ; output.beta.imaginary[0] ; Dual Purpose Pin          ;
; A4       ; DATA0                ; As input tri-stated      ; ~ALTERA_DATA0~           ; Dual Purpose Pin          ;
; B4       ; ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO~            ; Dual Purpose Pin          ;
; C5       ; NCSO                 ; As input tri-stated      ; ~ALTERA_NCSO~            ; Dual Purpose Pin          ;
; D5       ; DCLK                 ; As output driving ground ; ~ALTERA_DCLK~            ; Dual Purpose Pin          ;
; C4       ; nCONFIG              ; -                        ; -                        ; Dedicated Programming Pin ;
; D3       ; nCE                  ; -                        ; -                        ; Dedicated Programming Pin ;
+----------+----------------------+--------------------------+--------------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 12 / 26 ( 46 % ) ; 2.5V          ; --           ; --               ;
; 3A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 4        ; 12 / 28 ( 43 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 8 / 20 ( 40 % )  ; 2.5V          ; --           ; --               ;
; 6        ; 11 / 18 ( 61 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 26 / 28 ( 93 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 13 / 23 ( 57 % ) ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 168        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 165        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 161        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 157        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 153        ; 8        ; output.alpha.real[6]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 154        ; 8        ; output.beta.real[4]                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 147        ; 8        ; input.alpha.imaginary[5]                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 148        ; 8        ; input.alpha.imaginary[6]                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 141        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 137        ; 7        ; input.alpha.imaginary[9]                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 133        ; 7        ; output.beta.imaginary[4]                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 134        ; 7        ; output.beta.imaginary[6]                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 129        ; 7        ; output.alpha.imaginary[7]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 121        ; 7        ; input.beta.real[5]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 122        ; 7        ; input.beta.real[6]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ; 1          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 0          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 169        ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B5       ; 166        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 162        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 158        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 149        ; 8        ; output.alpha.real[7]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 150        ; 8        ; output.alpha.real[0]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 142        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 138        ; 7        ; input.alpha.imaginary[2]                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 125        ; 7        ; output.beta.imaginary[2]                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 130        ; 7        ; output.beta.imaginary[3]                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 116        ; 7        ; output.alpha.real[8]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 172        ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 170        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 163        ; 8        ; output.beta.real[8]                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 159        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 156        ; 8        ; output.beta.real[7]                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 151        ; 8        ; output.beta.real[0]                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 145        ; 8        ; input.alpha.imaginary[7]                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 146        ; 8        ; input.alpha.imaginary[4]                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 131        ; 7        ; output.alpha.imaginary[9]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 132        ; 7        ; output.beta.imaginary[1]                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 123        ; 7        ; input.beta.real[7]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 126        ; 7        ; output.alpha.imaginary[5]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 117        ; 7        ; input.beta.real[1]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 118        ; 7        ; input.beta.real[3]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 115        ; 7        ; input.beta.real[0]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D1       ; 3          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ; 2          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 173        ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 174        ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 171        ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D6       ; 164        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 160        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 155        ; 8        ; output.beta.real[3]                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 152        ; 8        ; output.alpha.real[9]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 139        ; 7        ; input.alpha.imaginary[3]                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 135        ; 7        ; output.alpha.imaginary[6]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 136        ; 7        ; input.alpha.imaginary[1]                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 127        ; 7        ; output.alpha.imaginary[1]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 124        ; 7        ; output.beta.imaginary[9]                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 119        ; 7        ; input.beta.real[4]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 120        ; 7        ; input.beta.real[2]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 110        ; 6        ; output.alpha.imaginary[0]                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D18      ; 109        ; 6        ; output.alpha.imaginary[3]                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 176        ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ; 177        ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 175        ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 167        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 140        ; 7        ; input.alpha.imaginary[0]                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 128        ; 7        ; output.beta.imaginary[7]                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E15      ; 113        ; 6        ; output.beta.imaginary[5]                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 111        ; 6        ; output.alpha.imaginary[4]                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 107        ; 6        ; output.beta.imaginary[0]                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 5          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 4          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F9       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F15      ; 114        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 112        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F17      ; 102        ; 6        ; input.beta.imaginary[9]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F18      ; 108        ; 6        ; output.alpha.imaginary[2]                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 143        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 144        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 105        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G16      ; 104        ; 6        ; input.alpha.imaginary[8]                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G17      ; 103        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 101        ; 6        ; input.beta.imaginary[8]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 7          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 6          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ; 106        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H18      ; 97         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ; 100        ; 6        ; input.beta.imaginary[7]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 99         ; 6        ; input.beta.imaginary[0]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 98         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 92         ; 5        ; input.beta.imaginary[4]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 91         ; 5        ; input.beta.imaginary[2]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 96         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K18      ; 95         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 86         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 85         ; 5        ; input.alpha.real[6]                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 93         ; 5        ; input.beta.imaginary[6]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 31         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 47         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M10      ; 48         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ; 88         ; 5        ; input.alpha.real[9]                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 87         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M18      ; 94         ; 5        ; input.beta.imaginary[1]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N8       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N9       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N12      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N14      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 77         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 78         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 90         ; 5        ; input.beta.imaginary[3]                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 89         ; 5        ; output.alpha.real[1]                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P10      ; 45         ; 3        ; output.beta.real[5]                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ; 61         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P13      ; 62         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P16      ; 79         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ; 83         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 29         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 36         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 39         ; 3        ; output.beta.real[2]                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 46         ; 3        ; input.beta.real[9]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 53         ; 4        ; input.alpha.real[0]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 59         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 60         ; 4        ; input.beta.real[8]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 73         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 80         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R17      ; 82         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 84         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 30         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 35         ; 3        ; output.alpha.imaginary[8]                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 40         ; 3        ; output.alpha.real[2]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 43         ; 3        ; output.alpha.real[4]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 54         ; 4        ; input.alpha.real[1]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 55         ; 4        ; input.alpha.real[8]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 63         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 64         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 71         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 72         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T18      ; 81         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 33         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 37         ; 3        ; output.beta.real[6]                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U10      ; 44         ; 3        ; output.beta.real[1]                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ; 56         ; 4        ; input.alpha.real[3]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 51         ; 4        ; input.alpha.real[4]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U15      ; 65         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ; 66         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 69         ; 4        ; output.beta.imaginary[8]                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 34         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 38         ; 3        ; output.beta.real[9]                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 41         ; 3        ; output.alpha.real[5]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 42         ; 3        ; output.alpha.real[3]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 49         ; 4        ; clk                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 50         ; 4        ; input.beta.imaginary[5]                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 52         ; 4        ; input.alpha.real[5]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 57         ; 4        ; input.alpha.real[7]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 58         ; 4        ; input.alpha.real[2]                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 67         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 68         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 70         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                             ; Library Name ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MZ_Int                                           ; 1239 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 81   ; 0            ; 1239 (0)     ; 0 (0)             ; 0 (0)            ; |MZ_Int                                                                                                                                         ; work         ;
;    |HADAMARDgate:QC1|                             ; 505 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 505 (0)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1                                                                                                                        ; work         ;
;       |adder:ADDim1|                              ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|adder:ADDim1                                                                                                           ; work         ;
;       |adder:ADDim2|                              ; 111 (111)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 111 (111)    ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|adder:ADDim2                                                                                                           ; work         ;
;       |adder:ADDreal1|                            ; 36 (36)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|adder:ADDreal1                                                                                                         ; work         ;
;       |adder:ADDreal2|                            ; 125 (125)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 125 (125)    ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|adder:ADDreal2                                                                                                         ; work         ;
;       |mult:multalphaimag|                        ; 47 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 47 (17)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphaimag                                                                                                     ; work         ;
;          |lpm_mult:Mult0|                         ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0                                                                                      ; work         ;
;             |multcore:mult_core|                  ; 30 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (18)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core                                                                   ; work         ;
;                |mpar_add:padder|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                   ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                              ; work         ;
;                      |add_sub_fkh:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated   ; work         ;
;       |mult:multalphareal|                        ; 47 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 47 (17)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphareal                                                                                                     ; work         ;
;          |lpm_mult:Mult0|                         ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0                                                                                      ; work         ;
;             |multcore:mult_core|                  ; 30 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (18)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core                                                                   ; work         ;
;                |mpar_add:padder|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                   ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                              ; work         ;
;                      |add_sub_fkh:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated   ; work         ;
;       |mult:multbetaimag|                         ; 45 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 45 (15)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetaimag                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                         ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0                                                                                       ; work         ;
;             |multcore:mult_core|                  ; 30 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (18)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core                                                                    ; work         ;
;                |mpar_add:padder|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                               ; work         ;
;                      |add_sub_fkh:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated    ; work         ;
;       |mult:multbetareal|                         ; 45 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 45 (15)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetareal                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                         ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0                                                                                       ; work         ;
;             |multcore:mult_core|                  ; 30 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (18)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core                                                                    ; work         ;
;                |mpar_add:padder|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                               ; work         ;
;                      |add_sub_fkh:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated    ; work         ;
;    |HADAMARDgate:QC3|                             ; 489 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 489 (0)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3                                                                                                                        ; work         ;
;       |adder:ADDim1|                              ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|adder:ADDim1                                                                                                           ; work         ;
;       |adder:ADDim2|                              ; 125 (125)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 125 (125)    ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|adder:ADDim2                                                                                                           ; work         ;
;       |adder:ADDreal1|                            ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|adder:ADDreal1                                                                                                         ; work         ;
;       |adder:ADDreal2|                            ; 126 (126)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 126 (126)    ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|adder:ADDreal2                                                                                                         ; work         ;
;       |mult:multalphaimag|                        ; 46 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (16)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphaimag                                                                                                     ; work         ;
;          |lpm_mult:Mult0|                         ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0                                                                                      ; work         ;
;             |multcore:mult_core|                  ; 30 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (18)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core                                                                   ; work         ;
;                |mpar_add:padder|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                   ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                              ; work         ;
;                      |add_sub_fkh:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated   ; work         ;
;       |mult:multalphareal|                        ; 46 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (16)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphareal                                                                                                     ; work         ;
;          |lpm_mult:Mult0|                         ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0                                                                                      ; work         ;
;             |multcore:mult_core|                  ; 30 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (18)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core                                                                   ; work         ;
;                |mpar_add:padder|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                   ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                              ; work         ;
;                      |add_sub_fkh:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated   ; work         ;
;       |mult:multbetaimag|                         ; 46 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (16)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetaimag                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                         ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0                                                                                       ; work         ;
;             |multcore:mult_core|                  ; 30 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (18)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core                                                                    ; work         ;
;                |mpar_add:padder|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                               ; work         ;
;                      |add_sub_fkh:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated    ; work         ;
;       |mult:multbetareal|                         ; 46 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (16)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetareal                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                         ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0                                                                                       ; work         ;
;             |multcore:mult_core|                  ; 30 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (18)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core                                                                    ; work         ;
;                |mpar_add:padder|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                               ; work         ;
;                      |add_sub_fkh:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated    ; work         ;
;    |PHASEgate:QC2|                                ; 245 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 245 (0)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2                                                                                                                           ; work         ;
;       |adder:ADDim2|                              ; 126 (126)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 126 (126)    ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|adder:ADDim2                                                                                                              ; work         ;
;       |adder:ADDreal2|                            ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|adder:ADDreal2                                                                                                            ; work         ;
;       |mult:mult_imagrealphase|                   ; 46 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (16)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_imagrealphase                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                         ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 30 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (18)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;                |mpar_add:padder|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_fkh:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated ; work         ;
;       |mult:mult_realimagphase|                   ; 46 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (16)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_realimagphase                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                         ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 30 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (18)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;                |mpar_add:padder|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_fkh:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |MZ_Int|PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated ; work         ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                       ;
+---------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------------------+----------+---------------+---------------+-----------------------+-----+------+
; clk                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.imaginary[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.imaginary[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.imaginary[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.imaginary[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.imaginary[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.imaginary[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.imaginary[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.imaginary[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.imaginary[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.imaginary[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.real[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.real[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.real[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.real[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.real[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.real[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.real[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.real[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.real[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.beta.real[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.imaginary[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.imaginary[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.imaginary[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.imaginary[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.imaginary[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.imaginary[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.imaginary[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.imaginary[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.imaginary[8] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.imaginary[9] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.real[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.real[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.real[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.real[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.real[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.real[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.real[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.real[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.real[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output.alpha.real[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; input.beta.imaginary[5]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; input.beta.imaginary[7]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input.beta.imaginary[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.imaginary[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.imaginary[2]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input.beta.imaginary[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.imaginary[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.imaginary[0]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input.beta.imaginary[8]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input.alpha.imaginary[5]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; input.alpha.imaginary[7]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.imaginary[6]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.imaginary[4]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.imaginary[2]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; input.alpha.imaginary[3]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.imaginary[1]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; input.alpha.imaginary[0]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.imaginary[8]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input.beta.imaginary[9]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input.alpha.imaginary[9]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.real[5]        ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.real[7]        ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.real[6]        ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.real[4]        ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.real[2]        ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.real[3]        ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; input.beta.real[1]        ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.real[0]        ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.real[8]        ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.real[5]       ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; input.alpha.real[7]       ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.real[6]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input.alpha.real[4]       ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.real[2]       ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.real[3]       ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.real[1]       ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.real[0]       ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; input.alpha.real[8]       ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.beta.real[9]        ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; input.alpha.real[9]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                 ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                 ;                   ;         ;
; input.beta.imaginary[5]                                                                                                                             ;                   ;         ;
; input.beta.imaginary[7]                                                                                                                             ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                          ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                          ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                          ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                            ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                          ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                            ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                          ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                        ; 1                 ; 6       ;
; input.beta.imaginary[6]                                                                                                                             ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                        ; 0                 ; 6       ;
; input.beta.imaginary[4]                                                                                                                             ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~1  ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                          ; 0                 ; 6       ;
; input.beta.imaginary[2]                                                                                                                             ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|_~0                                                                     ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                          ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                            ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                            ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                          ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                            ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                         ; 1                 ; 6       ;
; input.beta.imaginary[3]                                                                                                                             ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|_~0                                                                     ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                         ; 0                 ; 6       ;
; input.beta.imaginary[1]                                                                                                                             ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                         ; 0                 ; 6       ;
; input.beta.imaginary[0]                                                                                                                             ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                          ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                            ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                            ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                          ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                            ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                         ; 1                 ; 6       ;
; input.beta.imaginary[8]                                                                                                                             ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetaimag|outMult[6]~0                                                                                              ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|outMult[3]~1                                                                                              ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|outMult[1]~2                                                                                              ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim1|SUM~20                                                                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|outMult[2]~3                                                                                              ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|outMult[0]~4                                                                                              ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|outMult[5]~5                                                                                              ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetaimag|outMult[4]~6                                                                                              ; 1                 ; 6       ;
; input.alpha.imaginary[5]                                                                                                                            ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~3 ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                        ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                         ; 1                 ; 6       ;
; input.alpha.imaginary[7]                                                                                                                            ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                        ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                       ; 0                 ; 6       ;
; input.alpha.imaginary[6]                                                                                                                            ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                        ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                       ; 0                 ; 6       ;
; input.alpha.imaginary[4]                                                                                                                            ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~1 ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                         ; 0                 ; 6       ;
; input.alpha.imaginary[2]                                                                                                                            ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|_~0                                                                    ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                        ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                        ; 1                 ; 6       ;
; input.alpha.imaginary[3]                                                                                                                            ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|_~0                                                                    ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                        ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                        ; 0                 ; 6       ;
; input.alpha.imaginary[1]                                                                                                                            ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                        ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                        ; 1                 ; 6       ;
; input.alpha.imaginary[0]                                                                                                                            ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                        ; 0                 ; 6       ;
; input.alpha.imaginary[8]                                                                                                                            ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphaimag|outMult[6]~0                                                                                             ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|outMult[7]~1                                                                                             ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|outMult[5]~2                                                                                             ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|outMult[3]~3                                                                                             ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|outMult[1]~4                                                                                             ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|outMult[4]~5                                                                                             ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|outMult[2]~6                                                                                             ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphaimag|outMult[0]~7                                                                                             ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim2|SUM~14                                                                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim1|SUM~33                                                                                                         ; 1                 ; 6       ;
; input.beta.imaginary[9]                                                                                                                             ;                   ;         ;
;      - HADAMARDgate:QC1|adder:ADDim1|process_0~0                                                                                                    ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim2|SUM~39                                                                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim1|SUM~49                                                                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim2|SUM~42                                                                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim2|SUM~43                                                                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim1|temp~3                                                                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim1|SUM~58                                                                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim1|SUM~59                                                                                                         ; 1                 ; 6       ;
; input.alpha.imaginary[9]                                                                                                                            ;                   ;         ;
;      - HADAMARDgate:QC1|adder:ADDim1|process_0~0                                                                                                    ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim2|SUM~42                                                                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim2|SUM~43                                                                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim1|temp~3                                                                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim1|SUM~58                                                                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDim1|SUM~59                                                                                                         ; 0                 ; 6       ;
; input.beta.real[5]                                                                                                                                  ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~3  ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                          ; 0                 ; 6       ;
; input.beta.real[7]                                                                                                                                  ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                        ; 0                 ; 6       ;
; input.beta.real[6]                                                                                                                                  ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                        ; 0                 ; 6       ;
; input.beta.real[4]                                                                                                                                  ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~1  ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                          ; 0                 ; 6       ;
; input.beta.real[2]                                                                                                                                  ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|_~0                                                                     ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                         ; 0                 ; 6       ;
; input.beta.real[3]                                                                                                                                  ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|_~0                                                                     ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                          ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                            ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                            ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                          ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                            ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                         ; 1                 ; 6       ;
; input.beta.real[1]                                                                                                                                  ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                         ; 0                 ; 6       ;
; input.beta.real[0]                                                                                                                                  ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                          ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                            ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                         ; 0                 ; 6       ;
; input.beta.real[8]                                                                                                                                  ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multbetareal|outMult[6]~0                                                                                              ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|outMult[5]~1                                                                                              ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|outMult[4]~2                                                                                              ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|outMult[3]~3                                                                                              ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|outMult[1]~4                                                                                              ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal1|SUM~2                                                                                                        ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|outMult[2]~5                                                                                              ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multbetareal|outMult[0]~6                                                                                              ; 0                 ; 6       ;
; input.alpha.real[5]                                                                                                                                 ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~3 ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                        ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                         ; 1                 ; 6       ;
; input.alpha.real[7]                                                                                                                                 ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                        ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                       ; 0                 ; 6       ;
; input.alpha.real[6]                                                                                                                                 ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                        ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                       ; 1                 ; 6       ;
; input.alpha.real[4]                                                                                                                                 ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~1 ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                         ; 0                 ; 6       ;
; input.alpha.real[2]                                                                                                                                 ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|_~0                                                                    ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                        ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                        ; 0                 ; 6       ;
; input.alpha.real[3]                                                                                                                                 ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|_~0                                                                    ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                        ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                        ; 0                 ; 6       ;
; input.alpha.real[1]                                                                                                                                 ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                        ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                         ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                           ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                        ; 0                 ; 6       ;
; input.alpha.real[0]                                                                                                                                 ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                         ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                           ; 1                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                        ; 1                 ; 6       ;
; input.alpha.real[8]                                                                                                                                 ;                   ;         ;
;      - HADAMARDgate:QC1|mult:multalphareal|outMult[6]~0                                                                                             ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|outMult[7]~1                                                                                             ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|outMult[5]~2                                                                                             ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|outMult[3]~3                                                                                             ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|outMult[1]~4                                                                                             ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|outMult[0]~5                                                                                             ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal2|Equal0~1                                                                                                     ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|outMult[4]~6                                                                                             ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|mult:multalphareal|outMult[2]~7                                                                                             ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal2|SUM~14                                                                                                       ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal1|SUM~12                                                                                                       ; 0                 ; 6       ;
; input.beta.real[9]                                                                                                                                  ;                   ;         ;
;      - HADAMARDgate:QC1|adder:ADDreal2|process_0~0                                                                                                  ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal2|SUM~50                                                                                                       ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal1|temp~3                                                                                                       ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal1|SUM~35                                                                                                       ; 0                 ; 6       ;
; input.alpha.real[9]                                                                                                                                 ;                   ;         ;
;      - HADAMARDgate:QC1|adder:ADDreal2|process_0~0                                                                                                  ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal2|SUM~45                                                                                                       ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal2|SUM~46                                                                                                       ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal2|SUM~50                                                                                                       ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal1|temp~3                                                                                                       ; 0                 ; 6       ;
;      - HADAMARDgate:QC1|adder:ADDreal1|SUM~35                                                                                                       ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                            ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; HADAMARDgate:QC1|adder:ADDreal2|Equal0~2                                                                                                        ; 30      ;
; PHASEgate:QC2|adder:ADDim2|Equal0~2                                                                                                             ; 28      ;
; HADAMARDgate:QC3|adder:ADDreal2|Equal0~2                                                                                                        ; 26      ;
; HADAMARDgate:QC3|adder:ADDim2|Equal0~2                                                                                                          ; 26      ;
; HADAMARDgate:QC3|adder:ADDreal2|Equal1~2                                                                                                        ; 25      ;
; HADAMARDgate:QC3|adder:ADDim2|Equal1~2                                                                                                          ; 25      ;
; PHASEgate:QC2|adder:ADDim2|Equal1~2                                                                                                             ; 25      ;
; HADAMARDgate:QC1|adder:ADDreal2|process_0~0                                                                                                     ; 21      ;
; HADAMARDgate:QC3|adder:ADDreal2|process_0~0                                                                                                     ; 20      ;
; HADAMARDgate:QC3|adder:ADDim2|process_0~0                                                                                                       ; 20      ;
; HADAMARDgate:QC1|adder:ADDim2|LessThan0~14                                                                                                      ; 20      ;
; HADAMARDgate:QC1|adder:ADDim1|process_0~0                                                                                                       ; 19      ;
; HADAMARDgate:QC1|adder:ADDim1|Equal1~2                                                                                                          ; 19      ;
; HADAMARDgate:QC3|adder:ADDreal2|LessThan0~14                                                                                                    ; 19      ;
; HADAMARDgate:QC3|adder:ADDim2|LessThan0~14                                                                                                      ; 19      ;
; PHASEgate:QC2|adder:ADDim2|LessThan0~14                                                                                                         ; 19      ;
; HADAMARDgate:QC1|adder:ADDreal2|LessThan0~14                                                                                                    ; 19      ;
; PHASEgate:QC2|adder:ADDim2|process_0~0                                                                                                          ; 18      ;
; HADAMARDgate:QC1|adder:ADDreal2|Equal1~2                                                                                                        ; 16      ;
; HADAMARDgate:QC3|adder:ADDreal1|temp~3                                                                                                          ; 15      ;
; HADAMARDgate:QC3|adder:ADDim1|temp~3                                                                                                            ; 15      ;
; HADAMARDgate:QC3|adder:ADDreal2|temp~3                                                                                                          ; 15      ;
; HADAMARDgate:QC1|adder:ADDreal1|temp~3                                                                                                          ; 15      ;
; HADAMARDgate:QC3|adder:ADDim2|temp~3                                                                                                            ; 15      ;
; HADAMARDgate:QC1|adder:ADDim1|temp~3                                                                                                            ; 15      ;
; PHASEgate:QC2|adder:ADDreal2|temp~0                                                                                                             ; 15      ;
; PHASEgate:QC2|adder:ADDim2|temp~2                                                                                                               ; 15      ;
; HADAMARDgate:QC1|adder:ADDreal2|temp~1                                                                                                          ; 15      ;
; HADAMARDgate:QC1|adder:ADDim2|temp~1                                                                                                            ; 15      ;
; HADAMARDgate:QC1|adder:ADDim1|Equal0~2                                                                                                          ; 14      ;
; HADAMARDgate:QC1|mult:multbetareal|outMult[6]~0                                                                                                 ; 13      ;
; PHASEgate:QC2|mult:mult_imagrealphase|Add0~16                                                                                                   ; 13      ;
; HADAMARDgate:QC1|adder:ADDim1|Equal0~1                                                                                                          ; 13      ;
; HADAMARDgate:QC1|adder:ADDim1|Equal0~0                                                                                                          ; 13      ;
; HADAMARDgate:QC1|mult:multbetareal|outMult[3]~3                                                                                                 ; 12      ;
; input.alpha.real[8]~input                                                                                                                       ; 11      ;
; PHASEgate:QC2|mult:mult_realimagphase|Add0~16                                                                                                   ; 11      ;
; HADAMARDgate:QC1|mult:multalphareal|outMult[2]~7                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multalphareal|outMult[4]~6                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multalphareal|outMult[0]~5                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multalphareal|outMult[1]~4                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multalphareal|outMult[3]~3                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multalphareal|outMult[5]~2                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multbetareal|outMult[0]~6                                                                                                 ; 11      ;
; HADAMARDgate:QC1|mult:multbetareal|outMult[2]~5                                                                                                 ; 11      ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~2                                                                                                           ; 11      ;
; HADAMARDgate:QC1|mult:multbetareal|outMult[1]~4                                                                                                 ; 11      ;
; HADAMARDgate:QC1|mult:multbetareal|outMult[4]~2                                                                                                 ; 11      ;
; HADAMARDgate:QC1|mult:multbetareal|outMult[5]~1                                                                                                 ; 11      ;
; HADAMARDgate:QC1|mult:multalphaimag|outMult[0]~7                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multalphaimag|outMult[2]~6                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multalphaimag|outMult[4]~5                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multalphaimag|outMult[1]~4                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multalphaimag|outMult[3]~3                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multalphaimag|outMult[5]~2                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multbetaimag|outMult[4]~6                                                                                                 ; 11      ;
; HADAMARDgate:QC1|mult:multbetaimag|outMult[5]~5                                                                                                 ; 11      ;
; HADAMARDgate:QC1|mult:multbetaimag|outMult[0]~4                                                                                                 ; 11      ;
; HADAMARDgate:QC1|mult:multbetaimag|outMult[2]~3                                                                                                 ; 11      ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~20                                                                                                            ; 11      ;
; HADAMARDgate:QC1|mult:multbetaimag|outMult[1]~2                                                                                                 ; 11      ;
; HADAMARDgate:QC1|mult:multbetaimag|outMult[3]~1                                                                                                 ; 11      ;
; HADAMARDgate:QC1|mult:multalphaimag|outMult[6]~0                                                                                                ; 11      ;
; HADAMARDgate:QC1|mult:multbetaimag|outMult[6]~0                                                                                                 ; 11      ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~20    ; 11      ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~20   ; 11      ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~20 ; 11      ;
; input.alpha.real[6]~input                                                                                                                       ; 10      ;
; input.beta.real[6]~input                                                                                                                        ; 10      ;
; input.alpha.imaginary[8]~input                                                                                                                  ; 10      ;
; input.alpha.imaginary[6]~input                                                                                                                  ; 10      ;
; input.beta.imaginary[6]~input                                                                                                                   ; 10      ;
; PHASEgate:QC2|adder:ADDreal2|SUM~35                                                                                                             ; 10      ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~50                                                                                                            ; 10      ;
; PHASEgate:QC2|adder:ADDim2|SUM~50                                                                                                               ; 10      ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~48                                                                                                          ; 10      ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~40                                                                                                            ; 10      ;
; HADAMARDgate:QC3|mult:multalphareal|Add0~23                                                                                                     ; 10      ;
; HADAMARDgate:QC3|mult:multalphareal|Add0~22                                                                                                     ; 10      ;
; HADAMARDgate:QC3|mult:multbetareal|Add0~22                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multalphareal|Add0~21                                                                                                     ; 10      ;
; HADAMARDgate:QC3|mult:multbetareal|Add0~21                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multalphareal|Add0~20                                                                                                     ; 10      ;
; HADAMARDgate:QC3|mult:multbetareal|Add0~20                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multalphareal|Add0~18                                                                                                     ; 10      ;
; HADAMARDgate:QC3|mult:multbetareal|Add0~18                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multalphareal|Add0~5                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multbetareal|Add0~5                                                                                                       ; 10      ;
; HADAMARDgate:QC3|mult:multalphareal|Add0~4                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multbetareal|Add0~4                                                                                                       ; 10      ;
; HADAMARDgate:QC3|mult:multalphaimag|Add0~23                                                                                                     ; 10      ;
; HADAMARDgate:QC3|mult:multbetaimag|Add0~23                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multalphaimag|Add0~22                                                                                                     ; 10      ;
; HADAMARDgate:QC3|mult:multbetaimag|Add0~22                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multalphaimag|Add0~21                                                                                                     ; 10      ;
; HADAMARDgate:QC3|mult:multbetaimag|Add0~21                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multalphaimag|Add0~20                                                                                                     ; 10      ;
; HADAMARDgate:QC3|mult:multbetaimag|Add0~20                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multalphaimag|Add0~18                                                                                                     ; 10      ;
; HADAMARDgate:QC3|mult:multbetaimag|Add0~18                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multalphaimag|Add0~5                                                                                                      ; 10      ;
; HADAMARDgate:QC3|mult:multbetaimag|Add0~5                                                                                                       ; 10      ;
; HADAMARDgate:QC3|mult:multbetaimag|Add0~4                                                                                                       ; 10      ;
; PHASEgate:QC2|mult:mult_realimagphase|Add0~23                                                                                                   ; 10      ;
; PHASEgate:QC2|mult:mult_imagrealphase|Add0~23                                                                                                   ; 10      ;
; PHASEgate:QC2|mult:mult_realimagphase|Add0~22                                                                                                   ; 10      ;
; PHASEgate:QC2|mult:mult_imagrealphase|Add0~22                                                                                                   ; 10      ;
; PHASEgate:QC2|mult:mult_realimagphase|Add0~21                                                                                                   ; 10      ;
; PHASEgate:QC2|mult:mult_imagrealphase|Add0~21                                                                                                   ; 10      ;
; PHASEgate:QC2|mult:mult_realimagphase|Add0~20                                                                                                   ; 10      ;
; PHASEgate:QC2|mult:mult_realimagphase|Add0~19                                                                                                   ; 10      ;
; PHASEgate:QC2|mult:mult_imagrealphase|Add0~19                                                                                                   ; 10      ;
; PHASEgate:QC2|mult:mult_realimagphase|Add0~18                                                                                                   ; 10      ;
; PHASEgate:QC2|mult:mult_imagrealphase|Add0~18                                                                                                   ; 10      ;
; HADAMARDgate:QC1|mult:multalphareal|outMult[6]~0                                                                                                ; 10      ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~20   ; 10      ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~20   ; 10      ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~20    ; 10      ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~20 ; 10      ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~20   ; 10      ;
; input.alpha.real[4]~input                                                                                                                       ; 9       ;
; input.alpha.real[7]~input                                                                                                                       ; 9       ;
; input.alpha.real[5]~input                                                                                                                       ; 9       ;
; input.beta.real[4]~input                                                                                                                        ; 9       ;
; input.beta.real[7]~input                                                                                                                        ; 9       ;
; input.beta.real[5]~input                                                                                                                        ; 9       ;
; input.alpha.imaginary[4]~input                                                                                                                  ; 9       ;
; input.alpha.imaginary[7]~input                                                                                                                  ; 9       ;
; input.alpha.imaginary[5]~input                                                                                                                  ; 9       ;
; input.beta.imaginary[4]~input                                                                                                                   ; 9       ;
; input.beta.imaginary[7]~input                                                                                                                   ; 9       ;
; input.beta.imaginary[5]~input                                                                                                                   ; 9       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~38                                                                                                             ; 9       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~36                                                                                                             ; 9       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~53                                                                                                            ; 9       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~52                                                                                                            ; 9       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~51                                                                                                            ; 9       ;
; PHASEgate:QC2|adder:ADDim2|SUM~53                                                                                                               ; 9       ;
; PHASEgate:QC2|adder:ADDim2|SUM~51                                                                                                               ; 9       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~41                                                                                                            ; 9       ;
; HADAMARDgate:QC3|mult:multbetareal|Add0~23                                                                                                      ; 9       ;
; HADAMARDgate:QC3|mult:multalphareal|Add0~19                                                                                                     ; 9       ;
; HADAMARDgate:QC3|mult:multbetareal|Add0~19                                                                                                      ; 9       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~17                                                                                                          ; 9       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~13                                                                                                          ; 9       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~10                                                                                                          ; 9       ;
; HADAMARDgate:QC3|mult:multalphaimag|Add0~19                                                                                                     ; 9       ;
; HADAMARDgate:QC3|mult:multbetaimag|Add0~19                                                                                                      ; 9       ;
; HADAMARDgate:QC3|mult:multalphaimag|Add0~4                                                                                                      ; 9       ;
; PHASEgate:QC2|mult:mult_imagrealphase|Add0~20                                                                                                   ; 9       ;
; PHASEgate:QC2|mult:mult_realimagphase|Add0~17                                                                                                   ; 9       ;
; PHASEgate:QC2|mult:mult_imagrealphase|Add0~17                                                                                                   ; 9       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~23                                                                                                          ; 9       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~19                                                                                                          ; 9       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~15                                                                                                          ; 9       ;
; HADAMARDgate:QC1|mult:multalphareal|outMult[7]~1                                                                                                ; 9       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~22                                                                                                            ; 9       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~18                                                                                                            ; 9       ;
; HADAMARDgate:QC1|mult:multalphaimag|outMult[7]~1                                                                                                ; 9       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~20    ; 9       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~20    ; 9       ;
; input.alpha.real[3]~input                                                                                                                       ; 8       ;
; input.alpha.real[2]~input                                                                                                                       ; 8       ;
; input.beta.real[8]~input                                                                                                                        ; 8       ;
; input.beta.real[3]~input                                                                                                                        ; 8       ;
; input.beta.real[2]~input                                                                                                                        ; 8       ;
; input.beta.imaginary[9]~input                                                                                                                   ; 8       ;
; input.alpha.imaginary[3]~input                                                                                                                  ; 8       ;
; input.alpha.imaginary[2]~input                                                                                                                  ; 8       ;
; input.beta.imaginary[8]~input                                                                                                                   ; 8       ;
; input.beta.imaginary[3]~input                                                                                                                   ; 8       ;
; input.beta.imaginary[2]~input                                                                                                                   ; 8       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~42                                                                                                             ; 8       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~40                                                                                                             ; 8       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~57                                                                                                            ; 8       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~55                                                                                                            ; 8       ;
; PHASEgate:QC2|adder:ADDim2|SUM~57                                                                                                               ; 8       ;
; PHASEgate:QC2|adder:ADDim2|SUM~55                                                                                                               ; 8       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~33                                                                                                          ; 8       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~6                                                                                                           ; 8       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~23                                                                                                             ; 8       ;
; PHASEgate:QC2|adder:ADDim2|SUM~25                                                                                                               ; 8       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~31                                                                                                          ; 8       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~11                                                                                                          ; 8       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~30                                                                                                            ; 8       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~11                                                                                                            ; 8       ;
; input.alpha.real[1]~input                                                                                                                       ; 7       ;
; input.beta.real[1]~input                                                                                                                        ; 7       ;
; input.alpha.imaginary[1]~input                                                                                                                  ; 7       ;
; input.beta.imaginary[1]~input                                                                                                                   ; 7       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~41                                                                                                             ; 7       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~56                                                                                                            ; 7       ;
; PHASEgate:QC2|adder:ADDim2|SUM~56                                                                                                               ; 7       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~34                                                                                                          ; 7       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~29                                                                                                          ; 7       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~25                                                                                                          ; 7       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~49                                                                                                            ; 7       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~47                                                                                                          ; 7       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~35                                                                                                          ; 7       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~27                                                                                                          ; 7       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~34                                                                                                            ; 7       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~26                                                                                                            ; 7       ;
; input.alpha.real[9]~input                                                                                                                       ; 6       ;
; input.alpha.real[0]~input                                                                                                                       ; 6       ;
; input.beta.real[0]~input                                                                                                                        ; 6       ;
; input.alpha.imaginary[9]~input                                                                                                                  ; 6       ;
; input.alpha.imaginary[0]~input                                                                                                                  ; 6       ;
; input.beta.imaginary[0]~input                                                                                                                   ; 6       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~39                                                                                                             ; 6       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~54                                                                                                            ; 6       ;
; PHASEgate:QC2|adder:ADDim2|SUM~54                                                                                                               ; 6       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~21                                                                                                          ; 6       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~39                                                                                                          ; 6       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~38                                                                                                            ; 6       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~34                                                                                                             ; 5       ;
; PHASEgate:QC2|adder:ADDim2|SUM~49                                                                                                               ; 5       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~39                                                                                                            ; 5       ;
; input.beta.real[9]~input                                                                                                                        ; 4       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~18                                                                                                          ; 4       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~20                                                                                                            ; 4       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~49                                                                                                          ; 3       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~5                                                                                                           ; 3       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~10                                                                                                          ; 3       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~8                                                                                                           ; 3       ;
; HADAMARDgate:QC1|adder:ADDreal2|Equal1~1                                                                                                        ; 3       ;
; HADAMARDgate:QC1|adder:ADDreal2|Equal1~0                                                                                                        ; 3       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~10                                                                                                            ; 3       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~8                                                                                                             ; 3       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~12    ; 3       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~10   ; 3       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~22   ; 3       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~14 ; 3       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~22   ; 3       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~58                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~48                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~47                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~46                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~39                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~23                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~37                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~20                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add1~24                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~34                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~17                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add1~23                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~31                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~14                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add1~22                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~28                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~11                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add1~21                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~25                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~8                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add1~20                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~22                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~5                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add1~19                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~19                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~2                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add1~4                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~24                                                                                                          ; 2       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~22                                                                                                             ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~49                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~48                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~41                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add3~23                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~39                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add3~20                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add1~24                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~36                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add3~17                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add1~23                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~33                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add3~14                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add1~22                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~30                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add3~11                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add1~21                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~27                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add3~8                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add1~20                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~24                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add3~5                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add1~19                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~21                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add3~2                                                                                                            ; 2       ;
; PHASEgate:QC2|adder:ADDim2|SUM~48                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|SUM~47                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|SUM~46                                                                                                               ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add1~4                                                                                                            ; 2       ;
; PHASEgate:QC2|adder:ADDim2|SUM~40                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add3~23                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add1~24                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|SUM~37                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add3~22                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add1~23                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|SUM~34                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add3~21                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add1~22                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|SUM~31                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add3~20                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add1~21                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|SUM~28                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add3~19                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add1~20                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|SUM~24                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add3~18                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|SUM~23                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add3~15                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add1~19                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|SUM~20                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add3~14                                                                                                              ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~46                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~45                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~25                                                                                                            ; 2       ;
; PHASEgate:QC2|adder:ADDim2|temp~1                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|temp~0                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add1~16                                                                                                              ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add3~22                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add1~24                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add3~21                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add1~23                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add3~20                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add1~22                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~26                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add3~19                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add1~21                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~24                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add3~18                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add1~20                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add3~17                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add1~19                                                                                                         ; 2       ;
; HADAMARDgate:QC1|mult:multalphareal|outMult[7]~8                                                                                                ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~12                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add3~14                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add1~16                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add3~22                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add1~24                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add3~21                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add1~23                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add3~20                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add1~22                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~25                                                                                                            ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add3~19                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add1~21                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~23                                                                                                            ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add3~18                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add1~20                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add3~17                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add1~19                                                                                                           ; 2       ;
; HADAMARDgate:QC1|mult:multalphaimag|outMult[7]~8                                                                                                ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~12                                                                                                            ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add3~14                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add1~16                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~14                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~12                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~10                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~8                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~6                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~4                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~2                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~0                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add5~16                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add5~14                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add5~12                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add5~10                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add5~8                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add5~6                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add5~4                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add5~2                                                                                                          ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add1~17                                                                                                         ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add0~16                                                                                                         ; 2       ;
; HADAMARDgate:QC3|mult:multalphareal|Add0~14                                                                                                     ; 2       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~22   ; 2       ;
; HADAMARDgate:QC3|mult:multbetareal|Add0~14                                                                                                      ; 2       ;
; HADAMARDgate:QC3|mult:multbetareal|Add0~6                                                                                                       ; 2       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~22    ; 2       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~18   ; 2       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~16   ; 2       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~14   ; 2       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~12   ; 2       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~10   ; 2       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~8    ; 2       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~18    ; 2       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~16    ; 2       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~14    ; 2       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~10    ; 2       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~8     ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add4~14                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add4~12                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add4~10                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add4~8                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add4~6                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add4~4                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add4~2                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add4~0                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add5~16                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add5~14                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add5~12                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add5~10                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add5~8                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add5~6                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add5~4                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add5~2                                                                                                            ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add1~17                                                                                                           ; 2       ;
; HADAMARDgate:QC3|adder:ADDim2|Add0~16                                                                                                           ; 2       ;
; HADAMARDgate:QC3|mult:multalphaimag|Add0~14                                                                                                     ; 2       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~22   ; 2       ;
; HADAMARDgate:QC3|mult:multbetaimag|Add0~14                                                                                                      ; 2       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~22    ; 2       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~18   ; 2       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~16   ; 2       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~14   ; 2       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~12   ; 2       ;
; HADAMARDgate:QC3|mult:multalphaimag|Add0~2                                                                                                      ; 2       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~8    ; 2       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~18    ; 2       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~16    ; 2       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~14    ; 2       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~12    ; 2       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~10    ; 2       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~8     ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add4~14                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add4~12                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add4~10                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add4~8                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add4~6                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add4~4                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add4~2                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add4~0                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add5~16                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add5~14                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add5~12                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add5~10                                                                                                              ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add5~8                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add5~6                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add5~4                                                                                                               ; 2       ;
; PHASEgate:QC2|adder:ADDim2|Add5~2                                                                                                               ; 2       ;
; PHASEgate:QC2|mult:mult_realimagphase|Add0~12                                                                                                   ; 2       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~22 ; 2       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~18 ; 2       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~16 ; 2       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~14 ; 2       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~12 ; 2       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~10 ; 2       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~8  ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add4~14                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add4~12                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add4~10                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add4~8                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add4~6                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add4~4                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add4~2                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add4~0                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add0~16                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add1~17                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add5~16                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add5~14                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add5~12                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add5~10                                                                                                         ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add5~8                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add5~6                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add5~4                                                                                                          ; 2       ;
; HADAMARDgate:QC1|adder:ADDreal2|Add5~2                                                                                                          ; 2       ;
; HADAMARDgate:QC1|mult:multalphareal|Add0~14                                                                                                     ; 2       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~22    ; 2       ;
; HADAMARDgate:QC1|mult:multalphareal|Add0~12                                                                                                     ; 2       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~18   ; 2       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~16   ; 2       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~14   ; 2       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~12   ; 2       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~10   ; 2       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~8    ; 2       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~18    ; 2       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~16    ; 2       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~14    ; 2       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~12    ; 2       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~10    ; 2       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~8     ; 2       ;
; PHASEgate:QC2|mult:mult_imagrealphase|Add0~12                                                                                                   ; 2       ;
; PHASEgate:QC2|mult:mult_imagrealphase|Add0~6                                                                                                    ; 2       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~22 ; 2       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~18 ; 2       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~16 ; 2       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~12 ; 2       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~10 ; 2       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~8  ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add4~14                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add4~12                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add4~10                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add4~8                                                                                                            ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add4~6                                                                                                            ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add4~4                                                                                                            ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add4~2                                                                                                            ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add4~0                                                                                                            ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add0~16                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add1~17                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add5~16                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add5~14                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add5~12                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add5~10                                                                                                           ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add5~8                                                                                                            ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add5~6                                                                                                            ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add5~4                                                                                                            ; 2       ;
; HADAMARDgate:QC1|adder:ADDim2|Add5~2                                                                                                            ; 2       ;
; HADAMARDgate:QC1|mult:multalphaimag|Add0~14                                                                                                     ; 2       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~22    ; 2       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~18   ; 2       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~16   ; 2       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~14   ; 2       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~12   ; 2       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~10   ; 2       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~8    ; 2       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~18    ; 2       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~16    ; 2       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~14    ; 2       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~12    ; 2       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~10    ; 2       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated|op_1~8     ; 2       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~40                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~39                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~38                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~37                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~36                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~35                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~34                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~33                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~40                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~39                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~38                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~37                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~36                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~35                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~34                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~33                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~57                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~56                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~55                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~54                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~53                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~52                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~51                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~50                                                                                                          ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~43                                                                                                             ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~35                                                                                                          ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~26                                                          ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][11]                                                              ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][11]                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][2]                                                              ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~37                                                                                                             ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~59                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~57                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~56                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~55                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~54                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~53                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~52                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~51                                                                                                            ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~58                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|Equal4~4                                                                                                             ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~59                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~58                                                                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][11]                                                              ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~52                                                                                                               ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~50                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~43                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~42                                                                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[1][2]                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[0][11]                                                           ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~25                                                        ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[1][2]                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[0][11]                                                           ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~23                                                        ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~32                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~31                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~30                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~29                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~28                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~27                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~26                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~25                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~24                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~23                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~22                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~21                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~20                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~19                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~18                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~17                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|SUM~16                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal1|temp~2                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~32                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~31                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~30                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~29                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~28                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~27                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~26                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~25                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~24                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~23                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~22                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~21                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~20                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~19                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~18                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~17                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|SUM~16                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim1|temp~2                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~49                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~45                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~44                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~43                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~42                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Equal4~0                                                                                                        ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~41                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~40                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~38                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~36                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~35                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~33                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~32                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~30                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~29                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~27                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~26                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~24                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~23                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~21                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~20                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Equal0~1                                                                                                        ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Equal0~0                                                                                                        ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Equal1~1                                                                                                        ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Equal1~0                                                                                                        ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~17                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|SUM~16                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|temp~2                                                                                                          ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~25                                                          ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~24                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~23                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~22                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]                                                              ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~21                                                          ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~20                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~19                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~18                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]~17                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~16                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~15                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]~14                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~13                                                           ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~32                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~31                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~30                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~28                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~27                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~26                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~23                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~22                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~20                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~19                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~18                                                                                                          ; 1       ;
; HADAMARDgate:QC3|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~12                                                           ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~16                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~15                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~14                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~12                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~11                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~9                                                                                                           ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~8                                                                                                           ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~7                                                                                                           ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~4                                                                                                           ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|SUM~3                                                                                                           ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal1|temp~2                                                                                                          ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~12                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~11                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][11]                                                              ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~10                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~9                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~8                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~7                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][2]                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]~6                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~5                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]~4                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~3                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~33                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~32                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~31                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~30                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~29                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~28                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~27                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~26                                                                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~2                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~25                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~24                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~21                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~20                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~19                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDreal2|SUM~18                                                                                                             ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~50                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~47                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~46                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~45                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~44                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~43                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~42                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~40                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~38                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~37                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~35                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~34                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~32                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~31                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~29                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~28                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~26                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~25                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~23                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~22                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|Equal0~1                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|Equal0~0                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|Equal1~1                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|Equal1~0                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~19                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|SUM~18                                                                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDim2|temp~2                                                                                                            ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~45                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~44                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~43                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~42                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~41                                                                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~14                                                          ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~13                                                          ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~12                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][11]                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~11                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~10                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][9]                                                              ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~9                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~8                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~7                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~6                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][2]                                                              ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]~5                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~4                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~3                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][4]~2                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~1                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~48                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~47                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~46                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~45                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~44                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~43                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~42                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~41                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~40                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~39                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~38                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~37                                                                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~0                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~36                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~35                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~34                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~33                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~32                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~31                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~30                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~29                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~28                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~27                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~26                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|temp~2                                                                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~12                                                           ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~11                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][11]                                                              ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][7]                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~10                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][9]                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~9                                                            ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~8                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~7                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][2]                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]~6                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][3]                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~5                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][4]~4                                                             ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~3                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~39                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~38                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~36                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~35                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~33                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~32                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~30                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~29                                                                                                               ; 1       ;
; HADAMARDgate:QC3|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~2                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~27                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~26                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~22                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~21                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|Equal1~1                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDim2|Equal1~0                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDim2|Equal0~1                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDim2|Equal0~0                                                                                                             ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~19                                                                                                               ; 1       ;
; PHASEgate:QC2|adder:ADDim2|SUM~18                                                                                                               ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~44                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~43                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~42                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~41                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~40                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~24                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~23                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~22                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|SUM~21                                                                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~24                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~23                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[0][6]                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[0][7]~22                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[1][3]                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~21                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[1][4]~20                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~19                                                         ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~38                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~37                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~36                                                                                                          ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~18                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~17                                                        ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~34                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~33                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~32                                                                                                          ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~16                                                         ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~30                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~29                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~28                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~25                                                                                                          ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~15                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~14                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~13                                                         ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~22                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~21                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~20                                                                                                          ; 1       ;
; PHASEgate:QC2|mult:mult_realimagphase|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~12                                                        ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~18                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~17                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~16                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~14                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~13                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|SUM~9                                                                                                           ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|temp~0                                                                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|Equal0~1                                                                                                        ; 1       ;
; HADAMARDgate:QC1|adder:ADDreal2|Equal0~0                                                                                                        ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                          ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                           ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                           ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                              ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                              ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                              ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                              ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                           ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                              ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|_~0                                                                       ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphareal|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                           ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                               ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                               ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                               ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                               ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                               ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|_~0                                                                        ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetareal|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~22                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~21                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[0][6]                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[0][7]~20                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[1][3]                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~19                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[1][4]~18                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~17                                                         ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~37                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~36                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~35                                                                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~16                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~15                                                        ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~33                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~32                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~31                                                                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~14                                                         ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~29                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~28                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~27                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~24                                                                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~13                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~12                                                         ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~11                                                         ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~21                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~20                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~19                                                                                                            ; 1       ;
; PHASEgate:QC2|mult:mult_imagrealphase|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~10                                                        ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~17                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~16                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~15                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~14                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~13                                                                                                            ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|SUM~9                                                                                                             ; 1       ;
; HADAMARDgate:QC1|adder:ADDim2|temp~0                                                                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                          ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|Equal1~1                                                                                                          ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11                                                           ; 1       ;
; HADAMARDgate:QC1|adder:ADDim1|Equal1~0                                                                                                          ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                           ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                              ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                              ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                              ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                              ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                           ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                              ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|_~0                                                                       ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multalphaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                           ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~10                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                               ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                               ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~7                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                               ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                               ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~6                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~5                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~4                                                            ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][6]                                                               ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|_~0                                                                        ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~3                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1                                                             ; 1       ;
; HADAMARDgate:QC1|mult:multbetaimag|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~0                                                            ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~21                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~14                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~19                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~18                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~13                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~12                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~13                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~16                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~15                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~11                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~10                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~11                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~13                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~12                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~9                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~8                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~9                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~10                                                                                                         ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~9                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~7                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~6                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~7                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~7                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~6                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~5                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~4                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add4~5                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~4                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add3~3                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~3                                                                                                          ; 1       ;
; HADAMARDgate:QC3|adder:ADDreal2|Add2~2                                                                                                          ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Other Routing Usage Summary                                ;
+-----------------------------------+------------------------+
; Other Routing Resource Type       ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 1,495 / 88,936 ( 2 % ) ;
; C16 interconnects                 ; 52 / 2,912 ( 2 % )     ;
; C4 interconnects                  ; 731 / 54,912 ( 1 % )   ;
; Direct links                      ; 295 / 88,936 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 1,600 ( 0 % )      ;
; Global clocks                     ; 0 / 20 ( 0 % )         ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 401 / 29,440 ( 1 % )   ;
; R24 interconnects                 ; 27 / 3,040 ( < 1 % )   ;
; R4 interconnects                  ; 603 / 76,160 ( < 1 % ) ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.77) ; Number of LABs  (Total = 90) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 6                            ;
; 9                                           ; 2                            ;
; 10                                          ; 4                            ;
; 11                                          ; 2                            ;
; 12                                          ; 13                           ;
; 13                                          ; 5                            ;
; 14                                          ; 8                            ;
; 15                                          ; 13                           ;
; 16                                          ; 36                           ;
+---------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 12.77) ; Number of LABs  (Total = 90) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 17                           ;
; 9                                            ; 5                            ;
; 10                                           ; 5                            ;
; 11                                           ; 3                            ;
; 12                                           ; 5                            ;
; 13                                           ; 5                            ;
; 14                                           ; 9                            ;
; 15                                           ; 13                           ;
; 16                                           ; 27                           ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.61) ; Number of LABs  (Total = 90) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 0                            ;
; 2                                               ; 0                            ;
; 3                                               ; 0                            ;
; 4                                               ; 7                            ;
; 5                                               ; 1                            ;
; 6                                               ; 6                            ;
; 7                                               ; 6                            ;
; 8                                               ; 24                           ;
; 9                                               ; 21                           ;
; 10                                              ; 13                           ;
; 11                                              ; 4                            ;
; 12                                              ; 3                            ;
; 13                                              ; 0                            ;
; 14                                              ; 3                            ;
; 15                                              ; 1                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 15.30) ; Number of LABs  (Total = 90) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 11                           ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 6                            ;
; 9                                            ; 5                            ;
; 10                                           ; 2                            ;
; 11                                           ; 2                            ;
; 12                                           ; 3                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 2                            ;
; 16                                           ; 13                           ;
; 17                                           ; 2                            ;
; 18                                           ; 4                            ;
; 19                                           ; 4                            ;
; 20                                           ; 16                           ;
; 21                                           ; 5                            ;
; 22                                           ; 3                            ;
; 23                                           ; 1                            ;
; 24                                           ; 6                            ;
; 25                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                 ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                ; 0            ; 0            ; 0            ; 0            ; 0            ; 81        ; 0            ; 0            ; 81        ; 81        ; 0            ; 40           ; 0            ; 0            ; 41           ; 0            ; 40           ; 41           ; 0            ; 0            ; 0            ; 40           ; 0            ; 0            ; 0            ; 0            ; 0            ; 81        ; 0            ; 0            ;
; Total Unchecked           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable        ; 81           ; 81           ; 81           ; 81           ; 81           ; 0         ; 81           ; 81           ; 0         ; 0         ; 81           ; 41           ; 81           ; 81           ; 40           ; 81           ; 41           ; 40           ; 81           ; 81           ; 81           ; 41           ; 81           ; 81           ; 81           ; 81           ; 81           ; 0         ; 81           ; 81           ;
; Total Fail                ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; clk                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.imaginary[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.imaginary[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.imaginary[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.imaginary[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.imaginary[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.imaginary[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.imaginary[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.imaginary[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.imaginary[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.imaginary[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.real[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.real[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.real[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.real[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.real[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.real[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.real[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.real[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.real[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.beta.real[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.imaginary[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.imaginary[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.imaginary[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.imaginary[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.imaginary[4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.imaginary[5] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.imaginary[6] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.imaginary[7] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.imaginary[8] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.imaginary[9] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.real[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.real[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.real[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.real[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.real[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.real[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.real[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.real[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.real[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output.alpha.real[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.imaginary[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.imaginary[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.imaginary[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.imaginary[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.imaginary[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.imaginary[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.imaginary[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.imaginary[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.imaginary[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.imaginary[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.imaginary[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.imaginary[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.imaginary[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.imaginary[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.imaginary[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.imaginary[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.imaginary[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.imaginary[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.imaginary[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.imaginary[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.real[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.real[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.real[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.real[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.real[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.real[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.real[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.real[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.real[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.real[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.real[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.real[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.real[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.real[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.real[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.real[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.real[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.real[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.beta.real[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input.alpha.real[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CGX22CF19C6 for design MZ_Int
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30CF19C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location R6
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A4
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B4
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D5
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 81 pins of 81 total pins
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin output.beta.imaginary[0] not assigned to an exact location on the device
    Info (169086): Pin output.beta.imaginary[1] not assigned to an exact location on the device
    Info (169086): Pin output.beta.imaginary[2] not assigned to an exact location on the device
    Info (169086): Pin output.beta.imaginary[3] not assigned to an exact location on the device
    Info (169086): Pin output.beta.imaginary[4] not assigned to an exact location on the device
    Info (169086): Pin output.beta.imaginary[5] not assigned to an exact location on the device
    Info (169086): Pin output.beta.imaginary[6] not assigned to an exact location on the device
    Info (169086): Pin output.beta.imaginary[7] not assigned to an exact location on the device
    Info (169086): Pin output.beta.imaginary[8] not assigned to an exact location on the device
    Info (169086): Pin output.beta.imaginary[9] not assigned to an exact location on the device
    Info (169086): Pin output.beta.real[0] not assigned to an exact location on the device
    Info (169086): Pin output.beta.real[1] not assigned to an exact location on the device
    Info (169086): Pin output.beta.real[2] not assigned to an exact location on the device
    Info (169086): Pin output.beta.real[3] not assigned to an exact location on the device
    Info (169086): Pin output.beta.real[4] not assigned to an exact location on the device
    Info (169086): Pin output.beta.real[5] not assigned to an exact location on the device
    Info (169086): Pin output.beta.real[6] not assigned to an exact location on the device
    Info (169086): Pin output.beta.real[7] not assigned to an exact location on the device
    Info (169086): Pin output.beta.real[8] not assigned to an exact location on the device
    Info (169086): Pin output.beta.real[9] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.imaginary[0] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.imaginary[1] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.imaginary[2] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.imaginary[3] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.imaginary[4] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.imaginary[5] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.imaginary[6] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.imaginary[7] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.imaginary[8] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.imaginary[9] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.real[0] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.real[1] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.real[2] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.real[3] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.real[4] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.real[5] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.real[6] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.real[7] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.real[8] not assigned to an exact location on the device
    Info (169086): Pin output.alpha.real[9] not assigned to an exact location on the device
    Info (169086): Pin input.beta.imaginary[5] not assigned to an exact location on the device
    Info (169086): Pin input.beta.imaginary[7] not assigned to an exact location on the device
    Info (169086): Pin input.beta.imaginary[6] not assigned to an exact location on the device
    Info (169086): Pin input.beta.imaginary[4] not assigned to an exact location on the device
    Info (169086): Pin input.beta.imaginary[2] not assigned to an exact location on the device
    Info (169086): Pin input.beta.imaginary[3] not assigned to an exact location on the device
    Info (169086): Pin input.beta.imaginary[1] not assigned to an exact location on the device
    Info (169086): Pin input.beta.imaginary[0] not assigned to an exact location on the device
    Info (169086): Pin input.beta.imaginary[8] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.imaginary[5] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.imaginary[7] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.imaginary[6] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.imaginary[4] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.imaginary[2] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.imaginary[3] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.imaginary[1] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.imaginary[0] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.imaginary[8] not assigned to an exact location on the device
    Info (169086): Pin input.beta.imaginary[9] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.imaginary[9] not assigned to an exact location on the device
    Info (169086): Pin input.beta.real[5] not assigned to an exact location on the device
    Info (169086): Pin input.beta.real[7] not assigned to an exact location on the device
    Info (169086): Pin input.beta.real[6] not assigned to an exact location on the device
    Info (169086): Pin input.beta.real[4] not assigned to an exact location on the device
    Info (169086): Pin input.beta.real[2] not assigned to an exact location on the device
    Info (169086): Pin input.beta.real[3] not assigned to an exact location on the device
    Info (169086): Pin input.beta.real[1] not assigned to an exact location on the device
    Info (169086): Pin input.beta.real[0] not assigned to an exact location on the device
    Info (169086): Pin input.beta.real[8] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.real[5] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.real[7] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.real[6] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.real[4] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.real[2] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.real[3] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.real[1] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.real[0] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.real[8] not assigned to an exact location on the device
    Info (169086): Pin input.beta.real[9] not assigned to an exact location on the device
    Info (169086): Pin input.alpha.real[9] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MZ_Int.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 81 (unused VREF, 2.5V VCCIO, 41 input, 40 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.20 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/output_files/MZ_Int.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 799 megabytes
    Info: Processing ended: Sun Aug 02 02:58:23 2015
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/output_files/MZ_Int.fit.smsg.


