INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:08:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.458ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.647ns (31.903%)  route 3.515ns (68.097%))
  Logic Levels:           17  (CARRY4=6 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=855, unset)          0.508     0.508    mem_controller3/read_arbiter/data/clk
    SLICE_X17Y96         FDRE                                         r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y96         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=99, routed)          0.548     1.272    mem_controller3/read_arbiter/data/sel_prev_reg[0]_0
    SLICE_X19Y96         LUT5 (Prop_lut5_I0_O)        0.043     1.315 r  mem_controller3/read_arbiter/data/ltOp_carry__2_i_16/O
                         net (fo=8, routed)           0.335     1.650    mem_controller3/read_arbiter/data/sel_prev_reg[0]_14
    SLICE_X16Y96         LUT4 (Prop_lut4_I1_O)        0.043     1.693 f  mem_controller3/read_arbiter/data/ltOp_carry__1_i_20/O
                         net (fo=1, routed)           0.095     1.787    mem_controller3/read_arbiter/data/ltOp_carry__1_i_20_n_0
    SLICE_X16Y96         LUT5 (Prop_lut5_I4_O)        0.043     1.830 f  mem_controller3/read_arbiter/data/ltOp_carry__1_i_9/O
                         net (fo=9, routed)           0.176     2.006    mem_controller3/read_arbiter/data/ltOp_carry__1_i_9_n_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I0_O)        0.043     2.049 f  mem_controller3/read_arbiter/data/level5_c1[15]_i_3/O
                         net (fo=57, routed)          0.290     2.339    mem_controller3/read_arbiter/data/level5_c1[15]_i_3_n_0
    SLICE_X18Y93         LUT6 (Prop_lut6_I0_O)        0.043     2.382 f  mem_controller3/read_arbiter/data/level5_c1[2]_i_2/O
                         net (fo=5, routed)           0.326     2.708    mem_controller3/read_arbiter/data/dataReg_reg[0]
    SLICE_X19Y94         LUT6 (Prop_lut6_I4_O)        0.043     2.751 r  mem_controller3/read_arbiter/data/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.097     2.849    addf0/operator/DI[0]
    SLICE_X18Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     3.125 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.125    addf0/operator/ltOp_carry_n_0
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.175 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.175    addf0/operator/ltOp_carry__0_n_0
    SLICE_X18Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.225 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.225    addf0/operator/ltOp_carry__1_n_0
    SLICE_X18Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.275 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.275    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.397 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.284     3.680    load5/data_tehb/control/CO[0]
    SLICE_X18Y99         LUT6 (Prop_lut6_I0_O)        0.127     3.807 r  load5/data_tehb/control/i__carry_i_3/O
                         net (fo=1, routed)           0.168     3.975    addf0/operator/p_1_in[1]
    SLICE_X17Y99         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.251     4.226 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.376     4.602    addf0/operator/RightShifterComponent/O[1]
    SLICE_X19Y100        LUT4 (Prop_lut4_I2_O)        0.118     4.720 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_2/O
                         net (fo=7, routed)           0.179     4.899    load5/data_tehb/control/ps_c1_reg[3]_0
    SLICE_X16Y100        LUT5 (Prop_lut5_I3_O)        0.043     4.942 f  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=37, routed)          0.315     5.257    mem_controller3/read_arbiter/data/level4_c1_reg[9]
    SLICE_X15Y99         LUT5 (Prop_lut5_I2_O)        0.043     5.300 r  mem_controller3/read_arbiter/data/level4_c1[3]_i_3/O
                         net (fo=1, routed)           0.327     5.627    mem_controller2/read_arbiter/data/level4_c1_reg[3]
    SLICE_X14Y99         LUT6 (Prop_lut6_I4_O)        0.043     5.670 r  mem_controller2/read_arbiter/data/level4_c1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.670    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[3]
    SLICE_X14Y99         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=855, unset)          0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X14Y99         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[3]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X14Y99         FDRE (Setup_fdre_C_D)        0.065     4.212    addf0/operator/RightShifterComponent/level4_c1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                 -1.458    




