

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_0_4_0_0_3u_config9_s'
================================================================
* Date:           Fri Jul 18 02:29:12 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.926 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103| 0.515 us | 0.515 us |  103|  103|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      101|      101|         3|          1|          1|   100|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      708|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      192|       96|     -|
|Multiplexer          |        -|      -|        -|      171|     -|
|Register             |        -|      -|      307|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      499|      975|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_3_0_0_U  |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_0_4_0_0_3u_config9_s_line_bibs  |        0|  64|  32|    0|    10|    8|     1|           80|
    |line_buffer_Array_V_3_0_1_U  |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_0_4_0_0_3u_config9_s_line_bibs  |        0|  64|  32|    0|    10|    8|     1|           80|
    |line_buffer_Array_V_3_0_2_U  |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_0_4_0_0_3u_config9_s_line_bibs  |        0|  64|  32|    0|    10|    8|     1|           80|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 192|  96|    0|    30|   24|     3|          240|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_399_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_411_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_349_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_361_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_237_p2               |     +    |      0|  0|  15|           7|           1|
    |add_ln415_54_fu_792_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln415_55_fu_963_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln415_fu_621_p2               |     +    |      0|  0|  15|           8|           8|
    |add_ln703_10_fu_722_p2            |     +    |      0|  0|  18|          11|          11|
    |add_ln703_11_fu_893_p2            |     +    |      0|  0|  18|          11|          11|
    |add_ln703_1_fu_541_p2             |     +    |      0|  0|  18|          11|          11|
    |add_ln703_2_fu_557_p2             |     +    |      0|  0|  19|          12|          12|
    |add_ln703_3_fu_702_p2             |     +    |      0|  0|  18|          11|          11|
    |add_ln703_4_fu_712_p2             |     +    |      0|  0|  18|          11|          11|
    |add_ln703_5_fu_728_p2             |     +    |      0|  0|  19|          12|          12|
    |add_ln703_6_fu_873_p2             |     +    |      0|  0|  18|          11|          11|
    |add_ln703_7_fu_883_p2             |     +    |      0|  0|  18|          11|          11|
    |add_ln703_8_fu_899_p2             |     +    |      0|  0|  19|          12|          12|
    |add_ln703_9_fu_551_p2             |     +    |      0|  0|  18|          11|          11|
    |add_ln703_fu_531_p2               |     +    |      0|  0|  18|          11|          11|
    |and_ln191_1_fu_331_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_2_fu_337_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_325_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln415_1_fu_782_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_953_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_611_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln416_54_fu_812_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_55_fu_983_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_641_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_184                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_209                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_213                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_701                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op153         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op17          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln191_1_fu_299_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln191_2_fu_309_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln191_3_fu_319_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln191_fu_289_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln212_fu_343_p2              |   icmp   |      0|  0|  20|          32|           4|
    |icmp_ln216_fu_393_p2              |   icmp   |      0|  0|  20|          32|           4|
    |icmp_ln241_fu_231_p2              |   icmp   |      0|  0|  11|           7|           6|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln412_54_fu_768_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_55_fu_939_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_597_p2                |    or    |      0|  0|   2|           1|           1|
    |res_V_data_0_V_din                |  select  |      0|  0|   8|           1|           2|
    |res_V_data_1_V_din                |  select  |      0|  0|   8|           1|           2|
    |res_V_data_2_V_din                |  select  |      0|  0|   8|           1|           2|
    |select_ln222_fu_417_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_367_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_54_fu_806_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_55_fu_977_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_635_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 708|         526|         221|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_220  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_209                       |   9|          2|    7|         14|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 171|         37|  178|        390|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |DataOut_V_5_reg_1031                         |   8|   0|    8|          0|
    |DataOut_V_6_reg_1037                         |   8|   0|    8|          0|
    |DataOut_V_reg_1043                           |   8|   0|    8|          0|
    |and_ln191_2_reg_1049                         |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   3|   0|    3|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_220  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_220  |  32|   0|   32|          0|
    |icmp_ln212_reg_1053                          |   1|   0|    1|          0|
    |icmp_ln241_reg_1004                          |   1|   0|    1|          0|
    |icmp_ln241_reg_1004_pp0_iter1_reg            |   1|   0|    1|          0|
    |indvar_flatten_reg_209                       |   7|   0|    7|          0|
    |kernel_data_V_3_10                           |   8|   0|    8|          0|
    |kernel_data_V_3_11                           |   8|   0|    8|          0|
    |kernel_data_V_3_3                            |   8|   0|    8|          0|
    |kernel_data_V_3_4                            |   8|   0|    8|          0|
    |kernel_data_V_3_5                            |   8|   0|    8|          0|
    |kernel_data_V_3_9                            |   8|   0|    8|          0|
    |pX                                           |  32|   0|   32|          0|
    |pY                                           |  32|   0|   32|          0|
    |sX                                           |  32|   0|   32|          0|
    |sY                                           |  32|   0|   32|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    |tmp_data_0_V_3_reg_1013                      |   8|   0|    8|          0|
    |tmp_data_1_V_2_reg_1019                      |   8|   0|    8|          0|
    |tmp_data_2_V_2_reg_1025                      |   8|   0|    8|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 307|   0|  307|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,config9> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,config9> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,config9> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,config9> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,config9> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,config9> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,config9> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,config9> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,config9> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,config9> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|res_V_data_0_V_din       | out |    8|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_1_V_din       | out |    8|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_2_V_din       | out |    8|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

