0.6
2019.1
May 24 2019
15:06:07
C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,,,,,,
C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sim_1/new/tb_top.v,1708071858,verilog,,,,tb_top,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/ip/blk_rom/sim/blk_rom.v,1652473133,verilog,,C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/ds.v,,blk_rom,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/ip/blk_rom/simulation/blk_mem_gen_v8_4.v,1652473133,verilog,,C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/ds.v,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_3;blk_mem_gen_v8_4_3_mem_module;blk_mem_gen_v8_4_3_output_stage;blk_mem_gen_v8_4_3_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/ds.v,1707785676,verilog,,C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/fsm.v,,ds,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/fsm.v,1708146117,verilog,,C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/ram_wr.v,,fsm,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/ram_wr.v,1707785666,verilog,,C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/rom_rd.v,,ram_wr,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/rom_rd.v,1707785652,verilog,,C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/top.v,,rom_rd,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/top.v,1708174582,verilog,,C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/us.v,,top,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/us.v,1708065232,verilog,,C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sim_1/new/tb_top.v,,us,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../termp_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
