Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/usr/local/projects/steps_cpu/cpu_on_board/ --output-directory=/usr/local/projects/steps_cpu/cpu_on_board/jtag_uart/ --report-file=bsf:/usr/local/projects/steps_cpu/cpu_on_board/jtag_uart.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/usr/local/projects/steps_cpu/cpu_on_board/jtag_uart.qsys
Progress: Loading cpu_on_board/jtag_uart.qsys
Progress: Reading input file
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding clk_1 [clock_source 13.0]
Progress: Parameterizing module clk_1
Progress: Adding reset_bridge_0 [altera_reset_bridge 13.0]
Progress: Parameterizing module reset_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/usr/local/projects/steps_cpu/cpu_on_board/ --output-directory=/usr/local/projects/steps_cpu/cpu_on_board/jtag_uart/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/usr/local/projects/steps_cpu/cpu_on_board/jtag_uart.sopcinfo --report-file=html:/usr/local/projects/steps_cpu/cpu_on_board/jtag_uart.html --report-file=qip:/usr/local/projects/steps_cpu/cpu_on_board/jtag_uart/synthesis/jtag_uart.qip --report-file=cmp:/usr/local/projects/steps_cpu/cpu_on_board/jtag_uart.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/usr/local/projects/steps_cpu/cpu_on_board/jtag_uart.qsys --language=VERILOG
Progress: Loading cpu_on_board/jtag_uart.qsys
Progress: Reading input file
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding clk_1 [clock_source 13.0]
Progress: Parameterizing module clk_1
Progress: Adding reset_bridge_0 [altera_reset_bridge 13.0]
Progress: Parameterizing module reset_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: jtag_uart: Generating jtag_uart "jtag_uart" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 4 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 3 modules, 4 connections
Info: jtag_uart_0: Starting RTL generation for module 'jtag_uart_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/ashah/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/ashah/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/ashah/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/ashah/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/ashah/altera/13.0sp1/quartus/sopc_builder/bin -I /home/ashah/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ashah/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ashah/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_jtag_uart_0 --dir=/tmp/alt0318_1849101377016055330.dir/0001_jtag_uart_0_gen/ --quartus_dir=/home/ashah/altera/13.0sp1/quartus --verilog --config=/tmp/alt0318_1849101377016055330.dir/0001_jtag_uart_0_gen//jtag_uart_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: /home/ashah/altera/13.0sp1/quartus/linux/perl/bin/perl: error while loading shared libraries: libcrypt.so.1: cannot open shared object file: No such file or directory
Error: jtag_uart_0: Failed to generate module jtag_uart_jtag_uart_0
Info: jtag_uart_0: Done RTL generation for module 'jtag_uart_jtag_uart_0'
Info: jtag_uart_0: "jtag_uart" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: jtag_uart: Done jtag_uart" with 2 modules, 1 files, 1632 bytes
Error: ip-generate failed with exit code 1: 1 Error, 1 Warning
Info: Finished: Create HDL design files for synthesis
