Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 16 17:53:29 2022
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (97)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (7306)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (97)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: iRst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7306)
---------------------------------
 There are 7306 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.666        0.000                      0                 7398        0.049        0.000                      0                 7398        2.000        0.000                       0                  7312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         19.666        0.000                      0                 7398        0.209        0.000                      0                 7398       19.500        0.000                       0                  7308  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       19.679        0.000                      0                 7398        0.209        0.000                      0                 7398       19.500        0.000                       0                  7308  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         19.666        0.000                      0                 7398        0.049        0.000                      0                 7398  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       19.666        0.000                      0                 7398        0.049        0.000                      0                 7398  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.666ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.775ns  (logic 1.818ns (9.193%)  route 17.957ns (90.807%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          7.075    18.710    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X59Y89         LUT5 (Prop_lut5_I3_O)        0.327    19.037 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][2]_i_1/O
                         net (fo=1, routed)           0.000    19.037    design_1_i/ScreenBufferMem_0/inst/rMem[305][2]_i_1_n_0
    SLICE_X59Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.160    38.672    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.031    38.703    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]
  -------------------------------------------------------------------
                         required time                         38.703    
                         arrival time                         -19.037    
  -------------------------------------------------------------------
                         slack                                 19.666    

Slack (MET) :             19.880ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.562ns  (logic 1.818ns (9.293%)  route 17.744ns (90.707%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.862    18.497    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.327    18.824 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][9]_i_1/O
                         net (fo=1, routed)           0.000    18.824    design_1_i/ScreenBufferMem_0/inst/rMem[305][9]_i_1_n_0
    SLICE_X61Y87         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y87         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.031    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -18.824    
  -------------------------------------------------------------------
                         slack                                 19.880    

Slack (MET) :             19.950ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.493ns  (logic 1.818ns (9.327%)  route 17.675ns (90.673%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.369 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.792    18.427    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I3_O)        0.327    18.754 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][1]_i_1/O
                         net (fo=1, routed)           0.000    18.754    design_1_i/ScreenBufferMem_0/inst/rMem[305][1]_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.538    38.369    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/C
                         clock pessimism              0.466    38.835    
                         clock uncertainty           -0.160    38.675    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)        0.029    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -18.754    
  -------------------------------------------------------------------
                         slack                                 19.950    

Slack (MET) :             20.054ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.390ns  (logic 1.818ns (9.376%)  route 17.572ns (90.624%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 38.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.690    18.325    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.327    18.652 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][8]_i_1/O
                         net (fo=1, routed)           0.000    18.652    design_1_i/ScreenBufferMem_0/inst/rMem[305][8]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.540    38.371    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X60Y93         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/C
                         clock pessimism              0.466    38.837    
                         clock uncertainty           -0.160    38.677    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.029    38.706    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                         -18.652    
  -------------------------------------------------------------------
                         slack                                 20.054    

Slack (MET) :             20.135ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.361ns  (logic 1.818ns (9.390%)  route 17.543ns (90.610%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 38.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.661    18.296    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I4_O)        0.327    18.623 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][10]_i_1/O
                         net (fo=1, routed)           0.000    18.623    design_1_i/ScreenBufferMem_0/inst/rMem[305][10]_i_1_n_0
    SLICE_X62Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.540    38.371    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/C
                         clock pessimism              0.466    38.837    
                         clock uncertainty           -0.160    38.677    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)        0.081    38.758    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -18.623    
  -------------------------------------------------------------------
                         slack                                 20.135    

Slack (MET) :             20.165ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.272ns  (logic 1.818ns (9.433%)  route 17.454ns (90.567%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.364 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.572    18.207    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I1_O)        0.327    18.534 r  design_1_i/ScreenBufferMem_0/inst/rMem[337][7]_i_1/O
                         net (fo=1, routed)           0.000    18.534    design_1_i/ScreenBufferMem_0/inst/rMem[337][7]_i_1_n_0
    SLICE_X63Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.533    38.364    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/C
                         clock pessimism              0.466    38.830    
                         clock uncertainty           -0.160    38.670    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.029    38.699    design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]
  -------------------------------------------------------------------
                         required time                         38.699    
                         arrival time                         -18.534    
  -------------------------------------------------------------------
                         slack                                 20.165    

Slack (MET) :             20.258ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.185ns  (logic 1.818ns (9.476%)  route 17.367ns (90.524%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 38.368 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.485    18.120    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.327    18.447 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][11]_i_1/O
                         net (fo=1, routed)           0.000    18.447    design_1_i/ScreenBufferMem_0/inst/rMem[305][11]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.537    38.368    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/C
                         clock pessimism              0.466    38.834    
                         clock uncertainty           -0.160    38.674    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)        0.031    38.705    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                 20.258    

Slack (MET) :             20.293ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 0.766ns (3.976%)  route 18.502ns (96.024%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X98Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.220 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/Q
                         net (fo=374, routed)        11.201    10.981    design_1_i/ScreenBufferMem_0/inst/iAddrB[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.124    11.105 f  design_1_i/ScreenBufferMem_0/inst/rMem[243][11]_i_2/O
                         net (fo=108, routed)         7.301    18.406    design_1_i/ScreenBufferMem_0/inst/rMem[243][11]_i_2_n_0
    SLICE_X104Y58        LUT5 (Prop_lut5_I1_O)        0.124    18.530 r  design_1_i/ScreenBufferMem_0/inst/rMem[423][1]_i_1/O
                         net (fo=1, routed)           0.000    18.530    design_1_i/ScreenBufferMem_0/inst/rMem[423][1]_i_1_n_0
    SLICE_X104Y58        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.608    38.439    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X104Y58        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/C
                         clock pessimism              0.466    38.905    
                         clock uncertainty           -0.160    38.745    
    SLICE_X104Y58        FDRE (Setup_fdre_C_D)        0.077    38.822    design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]
  -------------------------------------------------------------------
                         required time                         38.822    
                         arrival time                         -18.530    
  -------------------------------------------------------------------
                         slack                                 20.293    

Slack (MET) :             20.330ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.113ns  (logic 1.818ns (9.512%)  route 17.295ns (90.488%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.370 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.413    18.048    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I4_O)        0.327    18.375 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][5]_i_1/O
                         net (fo=1, routed)           0.000    18.375    design_1_i/ScreenBufferMem_0/inst/rMem[305][5]_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.539    38.370    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/C
                         clock pessimism              0.466    38.836    
                         clock uncertainty           -0.160    38.676    
    SLICE_X64Y89         FDRE (Setup_fdre_C_D)        0.029    38.705    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                 20.330    

Slack (MET) :             20.362ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 1.818ns (9.506%)  route 17.306ns (90.494%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.364 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.424    18.058    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I0_O)        0.327    18.385 r  design_1_i/ScreenBufferMem_0/inst/rMem[337][3]_i_1/O
                         net (fo=1, routed)           0.000    18.385    design_1_i/ScreenBufferMem_0/inst/rMem[337][3]_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.533    38.364    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/C
                         clock pessimism              0.466    38.830    
                         clock uncertainty           -0.160    38.670    
    SLICE_X62Y83         FDRE (Setup_fdre_C_D)        0.077    38.747    design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                         -18.385    
  -------------------------------------------------------------------
                         slack                                 20.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.627    -0.604    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/Q
                         net (fo=2, routed)           0.114    -0.349    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[484][5]
    SLICE_X113Y70        LUT6 (Prop_lut6_I5_O)        0.045    -0.304 r  design_1_i/ScreenBufferMem_0/inst/rMem[484][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/ScreenBufferMem_0/inst/rMem[484][5]_i_1_n_0
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.897    -0.843    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.091    -0.513    design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.602    -0.629    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/Q
                         net (fo=2, routed)           0.114    -0.374    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[501][6]
    SLICE_X93Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.329 r  design_1_i/ScreenBufferMem_0/inst/rMem[501][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    design_1_i/ScreenBufferMem_0/inst/rMem[501][6]_i_1_n_0
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.870    -0.870    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X93Y65         FDRE (Hold_fdre_C_D)         0.091    -0.538    design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.584    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/Q
                         net (fo=2, routed)           0.114    -0.392    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[373][4]
    SLICE_X85Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.347 r  design_1_i/ScreenBufferMem_0/inst/rMem[373][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/ScreenBufferMem_0/inst/rMem[373][4]_i_1_n_0
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
                         clock pessimism              0.239    -0.647    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.091    -0.556    design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/Q
                         net (fo=2, routed)           0.115    -0.404    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[355][9]
    SLICE_X83Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.359 r  design_1_i/ScreenBufferMem_0/inst/rMem[355][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    design_1_i/ScreenBufferMem_0/inst/rMem[355][9]_i_1_n_0
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
                         clock pessimism              0.242    -0.660    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.091    -0.569    design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/Q
                         net (fo=2, routed)           0.115    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[470][11]
    SLICE_X67Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.361 r  design_1_i/ScreenBufferMem_0/inst/rMem[470][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    design_1_i/ScreenBufferMem_0/inst/rMem[470][11]_i_1_n_0
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.836    -0.904    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
                         clock pessimism              0.241    -0.662    
    SLICE_X67Y78         FDRE (Hold_fdre_C_D)         0.091    -0.571    design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.563    -0.668    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/Q
                         net (fo=2, routed)           0.115    -0.412    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[432][6]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.367 r  design_1_i/ScreenBufferMem_0/inst/rMem[432][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    design_1_i/ScreenBufferMem_0/inst/rMem[432][6]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.829    -0.911    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
                         clock pessimism              0.242    -0.668    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.091    -0.577    design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.579    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/Q
                         net (fo=2, routed)           0.115    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[452][9]
    SLICE_X87Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/ScreenBufferMem_0/inst/rMem[452][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/ScreenBufferMem_0/inst/rMem[452][9]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
                         clock pessimism              0.240    -0.652    
    SLICE_X87Y65         FDRE (Hold_fdre_C_D)         0.091    -0.561    design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.625    -0.606    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/Q
                         net (fo=2, routed)           0.115    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[482][3]
    SLICE_X109Y71        LUT5 (Prop_lut5_I4_O)        0.045    -0.305 r  design_1_i/ScreenBufferMem_0/inst/rMem[482][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/ScreenBufferMem_0/inst/rMem[482][3]_i_1_n_0
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.893    -0.847    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X109Y71        FDRE (Hold_fdre_C_D)         0.091    -0.515    design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[479][1]
    SLICE_X85Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[479][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[479][1]_i_1_n_0
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
                         clock pessimism              0.242    -0.658    
    SLICE_X85Y72         FDRE (Hold_fdre_C_D)         0.092    -0.566    design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.629    -0.602    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/Q
                         net (fo=2, routed)           0.117    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[494][9]
    SLICE_X113Y68        LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  design_1_i/ScreenBufferMem_0/inst/rMem[494][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/ScreenBufferMem_0/inst/rMem[494][9]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.899    -0.841    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.092    -0.510    design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X101Y42    design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X101Y37    design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y39     design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X96Y38     design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y38     design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y41     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X99Y40     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y41     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y39     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y38    design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X96Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y40     design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y52     design_1_i/ScreenBufferMem_0/inst/rMem_reg[195][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y47     design_1_i/ScreenBufferMem_0/inst/rMem_reg[195][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y46     design_1_i/ScreenBufferMem_0/inst/rMem_reg[196][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y84     design_1_i/ScreenBufferMem_0/inst/rMem_reg[351][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y71     design_1_i/ScreenBufferMem_0/inst/rMem_reg[506][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y68     design_1_i/ScreenBufferMem_0/inst/rMem_reg[506][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y71     design_1_i/ScreenBufferMem_0/inst/rMem_reg[506][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y71     design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y71    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y73    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y73    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.679ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.775ns  (logic 1.818ns (9.193%)  route 17.957ns (90.807%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          7.075    18.710    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X59Y89         LUT5 (Prop_lut5_I3_O)        0.327    19.037 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][2]_i_1/O
                         net (fo=1, routed)           0.000    19.037    design_1_i/ScreenBufferMem_0/inst/rMem[305][2]_i_1_n_0
    SLICE_X59Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.147    38.685    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.031    38.716    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                         -19.037    
  -------------------------------------------------------------------
                         slack                                 19.679    

Slack (MET) :             19.893ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.562ns  (logic 1.818ns (9.293%)  route 17.744ns (90.707%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.862    18.497    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.327    18.824 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][9]_i_1/O
                         net (fo=1, routed)           0.000    18.824    design_1_i/ScreenBufferMem_0/inst/rMem[305][9]_i_1_n_0
    SLICE_X61Y87         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y87         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.147    38.686    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.031    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -18.824    
  -------------------------------------------------------------------
                         slack                                 19.893    

Slack (MET) :             19.963ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.493ns  (logic 1.818ns (9.327%)  route 17.675ns (90.673%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.369 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.792    18.427    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I3_O)        0.327    18.754 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][1]_i_1/O
                         net (fo=1, routed)           0.000    18.754    design_1_i/ScreenBufferMem_0/inst/rMem[305][1]_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.538    38.369    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/C
                         clock pessimism              0.466    38.835    
                         clock uncertainty           -0.147    38.688    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)        0.029    38.717    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -18.754    
  -------------------------------------------------------------------
                         slack                                 19.963    

Slack (MET) :             20.067ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.390ns  (logic 1.818ns (9.376%)  route 17.572ns (90.624%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 38.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.690    18.325    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.327    18.652 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][8]_i_1/O
                         net (fo=1, routed)           0.000    18.652    design_1_i/ScreenBufferMem_0/inst/rMem[305][8]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.540    38.371    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X60Y93         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/C
                         clock pessimism              0.466    38.837    
                         clock uncertainty           -0.147    38.690    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.029    38.719    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]
  -------------------------------------------------------------------
                         required time                         38.719    
                         arrival time                         -18.652    
  -------------------------------------------------------------------
                         slack                                 20.067    

Slack (MET) :             20.148ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.361ns  (logic 1.818ns (9.390%)  route 17.543ns (90.610%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 38.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.661    18.296    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I4_O)        0.327    18.623 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][10]_i_1/O
                         net (fo=1, routed)           0.000    18.623    design_1_i/ScreenBufferMem_0/inst/rMem[305][10]_i_1_n_0
    SLICE_X62Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.540    38.371    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/C
                         clock pessimism              0.466    38.837    
                         clock uncertainty           -0.147    38.690    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)        0.081    38.771    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                         -18.623    
  -------------------------------------------------------------------
                         slack                                 20.148    

Slack (MET) :             20.178ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.272ns  (logic 1.818ns (9.433%)  route 17.454ns (90.567%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.364 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.572    18.207    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I1_O)        0.327    18.534 r  design_1_i/ScreenBufferMem_0/inst/rMem[337][7]_i_1/O
                         net (fo=1, routed)           0.000    18.534    design_1_i/ScreenBufferMem_0/inst/rMem[337][7]_i_1_n_0
    SLICE_X63Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.533    38.364    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/C
                         clock pessimism              0.466    38.830    
                         clock uncertainty           -0.147    38.683    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.029    38.712    design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]
  -------------------------------------------------------------------
                         required time                         38.712    
                         arrival time                         -18.534    
  -------------------------------------------------------------------
                         slack                                 20.178    

Slack (MET) :             20.271ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.185ns  (logic 1.818ns (9.476%)  route 17.367ns (90.524%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 38.368 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.485    18.120    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.327    18.447 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][11]_i_1/O
                         net (fo=1, routed)           0.000    18.447    design_1_i/ScreenBufferMem_0/inst/rMem[305][11]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.537    38.368    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/C
                         clock pessimism              0.466    38.834    
                         clock uncertainty           -0.147    38.687    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)        0.031    38.718    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                 20.271    

Slack (MET) :             20.305ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 0.766ns (3.976%)  route 18.502ns (96.024%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X98Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.220 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/Q
                         net (fo=374, routed)        11.201    10.981    design_1_i/ScreenBufferMem_0/inst/iAddrB[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.124    11.105 f  design_1_i/ScreenBufferMem_0/inst/rMem[243][11]_i_2/O
                         net (fo=108, routed)         7.301    18.406    design_1_i/ScreenBufferMem_0/inst/rMem[243][11]_i_2_n_0
    SLICE_X104Y58        LUT5 (Prop_lut5_I1_O)        0.124    18.530 r  design_1_i/ScreenBufferMem_0/inst/rMem[423][1]_i_1/O
                         net (fo=1, routed)           0.000    18.530    design_1_i/ScreenBufferMem_0/inst/rMem[423][1]_i_1_n_0
    SLICE_X104Y58        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.608    38.439    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X104Y58        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/C
                         clock pessimism              0.466    38.905    
                         clock uncertainty           -0.147    38.758    
    SLICE_X104Y58        FDRE (Setup_fdre_C_D)        0.077    38.835    design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                         -18.530    
  -------------------------------------------------------------------
                         slack                                 20.305    

Slack (MET) :             20.343ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.113ns  (logic 1.818ns (9.512%)  route 17.295ns (90.488%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.370 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.413    18.048    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I4_O)        0.327    18.375 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][5]_i_1/O
                         net (fo=1, routed)           0.000    18.375    design_1_i/ScreenBufferMem_0/inst/rMem[305][5]_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.539    38.370    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/C
                         clock pessimism              0.466    38.836    
                         clock uncertainty           -0.147    38.689    
    SLICE_X64Y89         FDRE (Setup_fdre_C_D)        0.029    38.718    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                 20.343    

Slack (MET) :             20.375ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 1.818ns (9.506%)  route 17.306ns (90.494%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.364 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.424    18.058    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I0_O)        0.327    18.385 r  design_1_i/ScreenBufferMem_0/inst/rMem[337][3]_i_1/O
                         net (fo=1, routed)           0.000    18.385    design_1_i/ScreenBufferMem_0/inst/rMem[337][3]_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.533    38.364    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/C
                         clock pessimism              0.466    38.830    
                         clock uncertainty           -0.147    38.683    
    SLICE_X62Y83         FDRE (Setup_fdre_C_D)        0.077    38.760    design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]
  -------------------------------------------------------------------
                         required time                         38.760    
                         arrival time                         -18.385    
  -------------------------------------------------------------------
                         slack                                 20.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.627    -0.604    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/Q
                         net (fo=2, routed)           0.114    -0.349    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[484][5]
    SLICE_X113Y70        LUT6 (Prop_lut6_I5_O)        0.045    -0.304 r  design_1_i/ScreenBufferMem_0/inst/rMem[484][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/ScreenBufferMem_0/inst/rMem[484][5]_i_1_n_0
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.897    -0.843    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.091    -0.513    design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.602    -0.629    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/Q
                         net (fo=2, routed)           0.114    -0.374    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[501][6]
    SLICE_X93Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.329 r  design_1_i/ScreenBufferMem_0/inst/rMem[501][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    design_1_i/ScreenBufferMem_0/inst/rMem[501][6]_i_1_n_0
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.870    -0.870    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X93Y65         FDRE (Hold_fdre_C_D)         0.091    -0.538    design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.584    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/Q
                         net (fo=2, routed)           0.114    -0.392    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[373][4]
    SLICE_X85Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.347 r  design_1_i/ScreenBufferMem_0/inst/rMem[373][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/ScreenBufferMem_0/inst/rMem[373][4]_i_1_n_0
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
                         clock pessimism              0.239    -0.647    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.091    -0.556    design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/Q
                         net (fo=2, routed)           0.115    -0.404    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[355][9]
    SLICE_X83Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.359 r  design_1_i/ScreenBufferMem_0/inst/rMem[355][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    design_1_i/ScreenBufferMem_0/inst/rMem[355][9]_i_1_n_0
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
                         clock pessimism              0.242    -0.660    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.091    -0.569    design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/Q
                         net (fo=2, routed)           0.115    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[470][11]
    SLICE_X67Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.361 r  design_1_i/ScreenBufferMem_0/inst/rMem[470][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    design_1_i/ScreenBufferMem_0/inst/rMem[470][11]_i_1_n_0
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.836    -0.904    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
                         clock pessimism              0.241    -0.662    
    SLICE_X67Y78         FDRE (Hold_fdre_C_D)         0.091    -0.571    design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.563    -0.668    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/Q
                         net (fo=2, routed)           0.115    -0.412    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[432][6]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.367 r  design_1_i/ScreenBufferMem_0/inst/rMem[432][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    design_1_i/ScreenBufferMem_0/inst/rMem[432][6]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.829    -0.911    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
                         clock pessimism              0.242    -0.668    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.091    -0.577    design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.579    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/Q
                         net (fo=2, routed)           0.115    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[452][9]
    SLICE_X87Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/ScreenBufferMem_0/inst/rMem[452][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/ScreenBufferMem_0/inst/rMem[452][9]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
                         clock pessimism              0.240    -0.652    
    SLICE_X87Y65         FDRE (Hold_fdre_C_D)         0.091    -0.561    design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.625    -0.606    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/Q
                         net (fo=2, routed)           0.115    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[482][3]
    SLICE_X109Y71        LUT5 (Prop_lut5_I4_O)        0.045    -0.305 r  design_1_i/ScreenBufferMem_0/inst/rMem[482][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/ScreenBufferMem_0/inst/rMem[482][3]_i_1_n_0
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.893    -0.847    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X109Y71        FDRE (Hold_fdre_C_D)         0.091    -0.515    design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[479][1]
    SLICE_X85Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[479][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[479][1]_i_1_n_0
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
                         clock pessimism              0.242    -0.658    
    SLICE_X85Y72         FDRE (Hold_fdre_C_D)         0.092    -0.566    design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.629    -0.602    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/Q
                         net (fo=2, routed)           0.117    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[494][9]
    SLICE_X113Y68        LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  design_1_i/ScreenBufferMem_0/inst/rMem[494][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/ScreenBufferMem_0/inst/rMem[494][9]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.899    -0.841    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.092    -0.510    design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X101Y42    design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X101Y37    design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y39     design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X96Y38     design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y38     design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y41     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X99Y40     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[117][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y41     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y39     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y38    design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X96Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg[118][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y40     design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y52     design_1_i/ScreenBufferMem_0/inst/rMem_reg[195][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y47     design_1_i/ScreenBufferMem_0/inst/rMem_reg[195][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y46     design_1_i/ScreenBufferMem_0/inst/rMem_reg[196][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y84     design_1_i/ScreenBufferMem_0/inst/rMem_reg[351][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y71     design_1_i/ScreenBufferMem_0/inst/rMem_reg[506][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y68     design_1_i/ScreenBufferMem_0/inst/rMem_reg[506][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y71     design_1_i/ScreenBufferMem_0/inst/rMem_reg[506][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y71     design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y71    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y73    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y73    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y73    design_1_i/ScreenBufferMem_0/inst/rMem_reg[584][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.666ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.775ns  (logic 1.818ns (9.193%)  route 17.957ns (90.807%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          7.075    18.710    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X59Y89         LUT5 (Prop_lut5_I3_O)        0.327    19.037 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][2]_i_1/O
                         net (fo=1, routed)           0.000    19.037    design_1_i/ScreenBufferMem_0/inst/rMem[305][2]_i_1_n_0
    SLICE_X59Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.160    38.672    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.031    38.703    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]
  -------------------------------------------------------------------
                         required time                         38.703    
                         arrival time                         -19.037    
  -------------------------------------------------------------------
                         slack                                 19.666    

Slack (MET) :             19.880ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.562ns  (logic 1.818ns (9.293%)  route 17.744ns (90.707%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.862    18.497    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.327    18.824 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][9]_i_1/O
                         net (fo=1, routed)           0.000    18.824    design_1_i/ScreenBufferMem_0/inst/rMem[305][9]_i_1_n_0
    SLICE_X61Y87         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y87         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.031    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -18.824    
  -------------------------------------------------------------------
                         slack                                 19.880    

Slack (MET) :             19.950ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.493ns  (logic 1.818ns (9.327%)  route 17.675ns (90.673%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.369 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.792    18.427    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I3_O)        0.327    18.754 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][1]_i_1/O
                         net (fo=1, routed)           0.000    18.754    design_1_i/ScreenBufferMem_0/inst/rMem[305][1]_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.538    38.369    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/C
                         clock pessimism              0.466    38.835    
                         clock uncertainty           -0.160    38.675    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)        0.029    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -18.754    
  -------------------------------------------------------------------
                         slack                                 19.950    

Slack (MET) :             20.054ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.390ns  (logic 1.818ns (9.376%)  route 17.572ns (90.624%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 38.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.690    18.325    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.327    18.652 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][8]_i_1/O
                         net (fo=1, routed)           0.000    18.652    design_1_i/ScreenBufferMem_0/inst/rMem[305][8]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.540    38.371    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X60Y93         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/C
                         clock pessimism              0.466    38.837    
                         clock uncertainty           -0.160    38.677    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.029    38.706    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                         -18.652    
  -------------------------------------------------------------------
                         slack                                 20.054    

Slack (MET) :             20.135ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.361ns  (logic 1.818ns (9.390%)  route 17.543ns (90.610%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 38.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.661    18.296    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I4_O)        0.327    18.623 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][10]_i_1/O
                         net (fo=1, routed)           0.000    18.623    design_1_i/ScreenBufferMem_0/inst/rMem[305][10]_i_1_n_0
    SLICE_X62Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.540    38.371    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/C
                         clock pessimism              0.466    38.837    
                         clock uncertainty           -0.160    38.677    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)        0.081    38.758    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -18.623    
  -------------------------------------------------------------------
                         slack                                 20.135    

Slack (MET) :             20.165ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.272ns  (logic 1.818ns (9.433%)  route 17.454ns (90.567%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.364 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.572    18.207    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I1_O)        0.327    18.534 r  design_1_i/ScreenBufferMem_0/inst/rMem[337][7]_i_1/O
                         net (fo=1, routed)           0.000    18.534    design_1_i/ScreenBufferMem_0/inst/rMem[337][7]_i_1_n_0
    SLICE_X63Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.533    38.364    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/C
                         clock pessimism              0.466    38.830    
                         clock uncertainty           -0.160    38.670    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.029    38.699    design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]
  -------------------------------------------------------------------
                         required time                         38.699    
                         arrival time                         -18.534    
  -------------------------------------------------------------------
                         slack                                 20.165    

Slack (MET) :             20.258ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.185ns  (logic 1.818ns (9.476%)  route 17.367ns (90.524%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 38.368 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.485    18.120    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.327    18.447 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][11]_i_1/O
                         net (fo=1, routed)           0.000    18.447    design_1_i/ScreenBufferMem_0/inst/rMem[305][11]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.537    38.368    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/C
                         clock pessimism              0.466    38.834    
                         clock uncertainty           -0.160    38.674    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)        0.031    38.705    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                 20.258    

Slack (MET) :             20.293ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 0.766ns (3.976%)  route 18.502ns (96.024%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X98Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.220 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/Q
                         net (fo=374, routed)        11.201    10.981    design_1_i/ScreenBufferMem_0/inst/iAddrB[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.124    11.105 f  design_1_i/ScreenBufferMem_0/inst/rMem[243][11]_i_2/O
                         net (fo=108, routed)         7.301    18.406    design_1_i/ScreenBufferMem_0/inst/rMem[243][11]_i_2_n_0
    SLICE_X104Y58        LUT5 (Prop_lut5_I1_O)        0.124    18.530 r  design_1_i/ScreenBufferMem_0/inst/rMem[423][1]_i_1/O
                         net (fo=1, routed)           0.000    18.530    design_1_i/ScreenBufferMem_0/inst/rMem[423][1]_i_1_n_0
    SLICE_X104Y58        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.608    38.439    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X104Y58        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/C
                         clock pessimism              0.466    38.905    
                         clock uncertainty           -0.160    38.745    
    SLICE_X104Y58        FDRE (Setup_fdre_C_D)        0.077    38.822    design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]
  -------------------------------------------------------------------
                         required time                         38.822    
                         arrival time                         -18.530    
  -------------------------------------------------------------------
                         slack                                 20.293    

Slack (MET) :             20.330ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.113ns  (logic 1.818ns (9.512%)  route 17.295ns (90.488%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.370 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.413    18.048    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I4_O)        0.327    18.375 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][5]_i_1/O
                         net (fo=1, routed)           0.000    18.375    design_1_i/ScreenBufferMem_0/inst/rMem[305][5]_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.539    38.370    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/C
                         clock pessimism              0.466    38.836    
                         clock uncertainty           -0.160    38.676    
    SLICE_X64Y89         FDRE (Setup_fdre_C_D)        0.029    38.705    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                 20.330    

Slack (MET) :             20.362ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 1.818ns (9.506%)  route 17.306ns (90.494%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.364 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.424    18.058    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I0_O)        0.327    18.385 r  design_1_i/ScreenBufferMem_0/inst/rMem[337][3]_i_1/O
                         net (fo=1, routed)           0.000    18.385    design_1_i/ScreenBufferMem_0/inst/rMem[337][3]_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.533    38.364    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/C
                         clock pessimism              0.466    38.830    
                         clock uncertainty           -0.160    38.670    
    SLICE_X62Y83         FDRE (Setup_fdre_C_D)        0.077    38.747    design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                         -18.385    
  -------------------------------------------------------------------
                         slack                                 20.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.627    -0.604    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/Q
                         net (fo=2, routed)           0.114    -0.349    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[484][5]
    SLICE_X113Y70        LUT6 (Prop_lut6_I5_O)        0.045    -0.304 r  design_1_i/ScreenBufferMem_0/inst/rMem[484][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/ScreenBufferMem_0/inst/rMem[484][5]_i_1_n_0
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.897    -0.843    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.160    -0.444    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.091    -0.353    design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.602    -0.629    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/Q
                         net (fo=2, routed)           0.114    -0.374    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[501][6]
    SLICE_X93Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.329 r  design_1_i/ScreenBufferMem_0/inst/rMem[501][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    design_1_i/ScreenBufferMem_0/inst/rMem[501][6]_i_1_n_0
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.870    -0.870    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X93Y65         FDRE (Hold_fdre_C_D)         0.091    -0.378    design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.584    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/Q
                         net (fo=2, routed)           0.114    -0.392    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[373][4]
    SLICE_X85Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.347 r  design_1_i/ScreenBufferMem_0/inst/rMem[373][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/ScreenBufferMem_0/inst/rMem[373][4]_i_1_n_0
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
                         clock pessimism              0.239    -0.647    
                         clock uncertainty            0.160    -0.487    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.091    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/Q
                         net (fo=2, routed)           0.115    -0.404    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[355][9]
    SLICE_X83Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.359 r  design_1_i/ScreenBufferMem_0/inst/rMem[355][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    design_1_i/ScreenBufferMem_0/inst/rMem[355][9]_i_1_n_0
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
                         clock pessimism              0.242    -0.660    
                         clock uncertainty            0.160    -0.500    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.091    -0.409    design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/Q
                         net (fo=2, routed)           0.115    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[470][11]
    SLICE_X67Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.361 r  design_1_i/ScreenBufferMem_0/inst/rMem[470][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    design_1_i/ScreenBufferMem_0/inst/rMem[470][11]_i_1_n_0
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.836    -0.904    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
                         clock pessimism              0.241    -0.662    
                         clock uncertainty            0.160    -0.502    
    SLICE_X67Y78         FDRE (Hold_fdre_C_D)         0.091    -0.411    design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.563    -0.668    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/Q
                         net (fo=2, routed)           0.115    -0.412    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[432][6]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.367 r  design_1_i/ScreenBufferMem_0/inst/rMem[432][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    design_1_i/ScreenBufferMem_0/inst/rMem[432][6]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.829    -0.911    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
                         clock pessimism              0.242    -0.668    
                         clock uncertainty            0.160    -0.508    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.091    -0.417    design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.579    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/Q
                         net (fo=2, routed)           0.115    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[452][9]
    SLICE_X87Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/ScreenBufferMem_0/inst/rMem[452][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/ScreenBufferMem_0/inst/rMem[452][9]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
                         clock pessimism              0.240    -0.652    
                         clock uncertainty            0.160    -0.492    
    SLICE_X87Y65         FDRE (Hold_fdre_C_D)         0.091    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.625    -0.606    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/Q
                         net (fo=2, routed)           0.115    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[482][3]
    SLICE_X109Y71        LUT5 (Prop_lut5_I4_O)        0.045    -0.305 r  design_1_i/ScreenBufferMem_0/inst/rMem[482][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/ScreenBufferMem_0/inst/rMem[482][3]_i_1_n_0
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.893    -0.847    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X109Y71        FDRE (Hold_fdre_C_D)         0.091    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[479][1]
    SLICE_X85Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[479][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[479][1]_i_1_n_0
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
                         clock pessimism              0.242    -0.658    
                         clock uncertainty            0.160    -0.498    
    SLICE_X85Y72         FDRE (Hold_fdre_C_D)         0.092    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.629    -0.602    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/Q
                         net (fo=2, routed)           0.117    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[494][9]
    SLICE_X113Y68        LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  design_1_i/ScreenBufferMem_0/inst/rMem[494][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/ScreenBufferMem_0/inst/rMem[494][9]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.899    -0.841    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.160    -0.442    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.092    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.666ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.775ns  (logic 1.818ns (9.193%)  route 17.957ns (90.807%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.366 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          7.075    18.710    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X59Y89         LUT5 (Prop_lut5_I3_O)        0.327    19.037 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][2]_i_1/O
                         net (fo=1, routed)           0.000    19.037    design_1_i/ScreenBufferMem_0/inst/rMem[305][2]_i_1_n_0
    SLICE_X59Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.535    38.366    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]/C
                         clock pessimism              0.466    38.832    
                         clock uncertainty           -0.160    38.672    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.031    38.703    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][2]
  -------------------------------------------------------------------
                         required time                         38.703    
                         arrival time                         -19.037    
  -------------------------------------------------------------------
                         slack                                 19.666    

Slack (MET) :             19.880ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.562ns  (logic 1.818ns (9.293%)  route 17.744ns (90.707%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.367 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.862    18.497    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.327    18.824 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][9]_i_1/O
                         net (fo=1, routed)           0.000    18.824    design_1_i/ScreenBufferMem_0/inst/rMem[305][9]_i_1_n_0
    SLICE_X61Y87         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.536    38.367    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y87         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]/C
                         clock pessimism              0.466    38.833    
                         clock uncertainty           -0.160    38.673    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.031    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][9]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -18.824    
  -------------------------------------------------------------------
                         slack                                 19.880    

Slack (MET) :             19.950ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.493ns  (logic 1.818ns (9.327%)  route 17.675ns (90.673%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.369 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.792    18.427    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I3_O)        0.327    18.754 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][1]_i_1/O
                         net (fo=1, routed)           0.000    18.754    design_1_i/ScreenBufferMem_0/inst/rMem[305][1]_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.538    38.369    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]/C
                         clock pessimism              0.466    38.835    
                         clock uncertainty           -0.160    38.675    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)        0.029    38.704    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][1]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -18.754    
  -------------------------------------------------------------------
                         slack                                 19.950    

Slack (MET) :             20.054ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.390ns  (logic 1.818ns (9.376%)  route 17.572ns (90.624%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 38.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.690    18.325    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.327    18.652 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][8]_i_1/O
                         net (fo=1, routed)           0.000    18.652    design_1_i/ScreenBufferMem_0/inst/rMem[305][8]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.540    38.371    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X60Y93         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]/C
                         clock pessimism              0.466    38.837    
                         clock uncertainty           -0.160    38.677    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.029    38.706    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][8]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                         -18.652    
  -------------------------------------------------------------------
                         slack                                 20.054    

Slack (MET) :             20.135ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.361ns  (logic 1.818ns (9.390%)  route 17.543ns (90.610%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 38.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.661    18.296    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I4_O)        0.327    18.623 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][10]_i_1/O
                         net (fo=1, routed)           0.000    18.623    design_1_i/ScreenBufferMem_0/inst/rMem[305][10]_i_1_n_0
    SLICE_X62Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.540    38.371    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]/C
                         clock pessimism              0.466    38.837    
                         clock uncertainty           -0.160    38.677    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)        0.081    38.758    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][10]
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -18.623    
  -------------------------------------------------------------------
                         slack                                 20.135    

Slack (MET) :             20.165ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.272ns  (logic 1.818ns (9.433%)  route 17.454ns (90.567%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.364 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.572    18.207    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I1_O)        0.327    18.534 r  design_1_i/ScreenBufferMem_0/inst/rMem[337][7]_i_1/O
                         net (fo=1, routed)           0.000    18.534    design_1_i/ScreenBufferMem_0/inst/rMem[337][7]_i_1_n_0
    SLICE_X63Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.533    38.364    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]/C
                         clock pessimism              0.466    38.830    
                         clock uncertainty           -0.160    38.670    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.029    38.699    design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][7]
  -------------------------------------------------------------------
                         required time                         38.699    
                         arrival time                         -18.534    
  -------------------------------------------------------------------
                         slack                                 20.165    

Slack (MET) :             20.258ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.185ns  (logic 1.818ns (9.476%)  route 17.367ns (90.524%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 38.368 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.485    18.120    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.327    18.447 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][11]_i_1/O
                         net (fo=1, routed)           0.000    18.447    design_1_i/ScreenBufferMem_0/inst/rMem[305][11]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.537    38.368    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y94         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]/C
                         clock pessimism              0.466    38.834    
                         clock uncertainty           -0.160    38.674    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)        0.031    38.705    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][11]
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                 20.258    

Slack (MET) :             20.293ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 0.766ns (3.976%)  route 18.502ns (96.024%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X98Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.220 f  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/Q
                         net (fo=374, routed)        11.201    10.981    design_1_i/ScreenBufferMem_0/inst/iAddrB[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.124    11.105 f  design_1_i/ScreenBufferMem_0/inst/rMem[243][11]_i_2/O
                         net (fo=108, routed)         7.301    18.406    design_1_i/ScreenBufferMem_0/inst/rMem[243][11]_i_2_n_0
    SLICE_X104Y58        LUT5 (Prop_lut5_I1_O)        0.124    18.530 r  design_1_i/ScreenBufferMem_0/inst/rMem[423][1]_i_1/O
                         net (fo=1, routed)           0.000    18.530    design_1_i/ScreenBufferMem_0/inst/rMem[423][1]_i_1_n_0
    SLICE_X104Y58        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.608    38.439    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X104Y58        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]/C
                         clock pessimism              0.466    38.905    
                         clock uncertainty           -0.160    38.745    
    SLICE_X104Y58        FDRE (Setup_fdre_C_D)        0.077    38.822    design_1_i/ScreenBufferMem_0/inst/rMem_reg[423][1]
  -------------------------------------------------------------------
                         required time                         38.822    
                         arrival time                         -18.530    
  -------------------------------------------------------------------
                         slack                                 20.293    

Slack (MET) :             20.330ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.113ns  (logic 1.818ns (9.512%)  route 17.295ns (90.488%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.370 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 r  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.413    18.048    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I4_O)        0.327    18.375 r  design_1_i/ScreenBufferMem_0/inst/rMem[305][5]_i_1/O
                         net (fo=1, routed)           0.000    18.375    design_1_i/ScreenBufferMem_0/inst/rMem[305][5]_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.539    38.370    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]/C
                         clock pessimism              0.466    38.836    
                         clock uncertainty           -0.160    38.676    
    SLICE_X64Y89         FDRE (Setup_fdre_C_D)        0.029    38.705    design_1_i/ScreenBufferMem_0/inst/rMem_reg[305][5]
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                 20.330    

Slack (MET) :             20.362ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 1.818ns (9.506%)  route 17.306ns (90.494%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.364 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.978    -0.738    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X99Y100        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.593     0.311    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X99Y97         LUT2 (Prop_lut2_I1_O)        0.124     0.435 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.015 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=236, routed)        10.289    11.304    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.331    11.635 f  design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2/O
                         net (fo=60, routed)          6.424    18.058    design_1_i/ScreenBufferMem_0/inst/rMem[113][11]_i_2_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I0_O)        0.327    18.385 r  design_1_i/ScreenBufferMem_0/inst/rMem[337][3]_i_1/O
                         net (fo=1, routed)           0.000    18.385    design_1_i/ScreenBufferMem_0/inst/rMem[337][3]_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        1.533    38.364    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y83         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]/C
                         clock pessimism              0.466    38.830    
                         clock uncertainty           -0.160    38.670    
    SLICE_X62Y83         FDRE (Setup_fdre_C_D)        0.077    38.747    design_1_i/ScreenBufferMem_0/inst/rMem_reg[337][3]
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                         -18.385    
  -------------------------------------------------------------------
                         slack                                 20.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.627    -0.604    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/Q
                         net (fo=2, routed)           0.114    -0.349    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[484][5]
    SLICE_X113Y70        LUT6 (Prop_lut6_I5_O)        0.045    -0.304 r  design_1_i/ScreenBufferMem_0/inst/rMem[484][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/ScreenBufferMem_0/inst/rMem[484][5]_i_1_n_0
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.897    -0.843    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y70        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.160    -0.444    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.091    -0.353    design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.602    -0.629    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/Q
                         net (fo=2, routed)           0.114    -0.374    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[501][6]
    SLICE_X93Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.329 r  design_1_i/ScreenBufferMem_0/inst/rMem[501][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    design_1_i/ScreenBufferMem_0/inst/rMem[501][6]_i_1_n_0
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.870    -0.870    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X93Y65         FDRE (Hold_fdre_C_D)         0.091    -0.378    design_1_i/ScreenBufferMem_0/inst/rMem_reg[501][6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.584    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/Q
                         net (fo=2, routed)           0.114    -0.392    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[373][4]
    SLICE_X85Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.347 r  design_1_i/ScreenBufferMem_0/inst/rMem[373][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/ScreenBufferMem_0/inst/rMem[373][4]_i_1_n_0
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y99         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]/C
                         clock pessimism              0.239    -0.647    
                         clock uncertainty            0.160    -0.487    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.091    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg[373][4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/Q
                         net (fo=2, routed)           0.115    -0.404    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[355][9]
    SLICE_X83Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.359 r  design_1_i/ScreenBufferMem_0/inst/rMem[355][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    design_1_i/ScreenBufferMem_0/inst/rMem[355][9]_i_1_n_0
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]/C
                         clock pessimism              0.242    -0.660    
                         clock uncertainty            0.160    -0.500    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.091    -0.409    design_1_i/ScreenBufferMem_0/inst/rMem_reg[355][9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/Q
                         net (fo=2, routed)           0.115    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[470][11]
    SLICE_X67Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.361 r  design_1_i/ScreenBufferMem_0/inst/rMem[470][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    design_1_i/ScreenBufferMem_0/inst/rMem[470][11]_i_1_n_0
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.836    -0.904    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]/C
                         clock pessimism              0.241    -0.662    
                         clock uncertainty            0.160    -0.502    
    SLICE_X67Y78         FDRE (Hold_fdre_C_D)         0.091    -0.411    design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][11]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.563    -0.668    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/Q
                         net (fo=2, routed)           0.115    -0.412    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[432][6]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.367 r  design_1_i/ScreenBufferMem_0/inst/rMem[432][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    design_1_i/ScreenBufferMem_0/inst/rMem[432][6]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.829    -0.911    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y75         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
                         clock pessimism              0.242    -0.668    
                         clock uncertainty            0.160    -0.508    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.091    -0.417    design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.579    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/Q
                         net (fo=2, routed)           0.115    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[452][9]
    SLICE_X87Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/ScreenBufferMem_0/inst/rMem[452][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/ScreenBufferMem_0/inst/rMem[452][9]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y65         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]/C
                         clock pessimism              0.240    -0.652    
                         clock uncertainty            0.160    -0.492    
    SLICE_X87Y65         FDRE (Hold_fdre_C_D)         0.091    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[452][9]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.625    -0.606    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/Q
                         net (fo=2, routed)           0.115    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[482][3]
    SLICE_X109Y71        LUT5 (Prop_lut5_I4_O)        0.045    -0.305 r  design_1_i/ScreenBufferMem_0/inst/rMem[482][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/ScreenBufferMem_0/inst/rMem[482][3]_i_1_n_0
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.893    -0.847    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X109Y71        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X109Y71        FDRE (Hold_fdre_C_D)         0.091    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.573    -0.658    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[479][1]
    SLICE_X85Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[479][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[479][1]_i_1_n_0
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y72         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]/C
                         clock pessimism              0.242    -0.658    
                         clock uncertainty            0.160    -0.498    
    SLICE_X85Y72         FDRE (Hold_fdre_C_D)         0.092    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg[479][1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.629    -0.602    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/Q
                         net (fo=2, routed)           0.117    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[494][9]
    SLICE_X113Y68        LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  design_1_i/ScreenBufferMem_0/inst/rMem[494][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/ScreenBufferMem_0/inst/rMem[494][9]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7306, routed)        0.899    -0.841    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X113Y68        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.160    -0.442    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.092    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem_reg[494][9]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.051    





