{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.517155",
   "Default View_TopLeft":"-418,-501",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port RFMC_DAC_00_N -pg 1 -lvl 5 -x 2210 -y -30 -defaultsOSRD
preplace port RFMC_DAC_00_P -pg 1 -lvl 5 -x 2210 -y 0 -defaultsOSRD
preplace port RF3_CLKO_A_C_N -pg 1 -lvl 0 -x -240 -y -60 -defaultsOSRD
preplace port RF3_CLKO_A_C_P -pg 1 -lvl 0 -x -240 -y -30 -defaultsOSRD
preplace port RFMC_DAC_10_N -pg 1 -lvl 5 -x 2210 -y 130 -defaultsOSRD
preplace port RFMC_DAC_10_P -pg 1 -lvl 5 -x 2210 -y 150 -defaultsOSRD
preplace port DACIO_00 -pg 1 -lvl 5 -x 2210 -y 260 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 107 -y -90 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 604 -y -110 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 604 -y 170 -defaultsOSRD
preplace inst DAC_Controller_0 -pg 1 -lvl 3 -x 1454 -y -190 -defaultsOSRD
preplace inst TimeController_0 -pg 1 -lvl 3 -x 1454 -y 300 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 4 -x 2001 -y 130 -defaultsOSRD
preplace inst DAC_Controller_1 -pg 1 -lvl 3 -x 1454 -y 90 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 -200 -180 420 -290 780 410 1810
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 1 410 -90n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 3 430 70 810 400 1800
preplace netloc TimeController_0_auto_start 1 2 2 820 -360 1660
preplace netloc TimeController_0_counter 1 2 2 830 380 1660
preplace netloc DAC_Controller_0_dac00_nco_freq 1 3 1 1770 -220n
preplace netloc DAC_Controller_0_dac00_nco_phase 1 3 1 1750 -200n
preplace netloc DAC_Controller_0_dac00_nco_phase_rst 1 3 1 1740 -180n
preplace netloc DAC_Controller_0_dac00_nco_update_en 1 3 1 1730 -160n
preplace netloc DAC_Controller_0_dac0_nco_update_req 1 3 2 1690 480 2180
preplace netloc usp_rf_data_converter_0_vout00_n 1 4 1 2180 -30n
preplace netloc usp_rf_data_converter_0_vout00_p 1 4 1 2190 0n
preplace netloc dac0_clk_n_0_1 1 0 4 -220J -380 NJ -380 NJ -380 1810J
preplace netloc dac0_clk_p_0_1 1 0 4 -210J -370 NJ -370 NJ -370 1790J
preplace netloc DAC_Controller_1_dac00_nco_freq 1 3 1 1720 60n
preplace netloc DAC_Controller_1_dac00_nco_phase 1 3 1 1710 80n
preplace netloc DAC_Controller_1_dac00_nco_phase_rst 1 3 1 1700 100n
preplace netloc DAC_Controller_1_dac00_nco_update_en 1 3 1 1680 120n
preplace netloc DAC_Controller_1_dac0_nco_update_req 1 3 1 1670 140n
preplace netloc usp_rf_data_converter_0_dac0_nco_update_busy 1 2 2 830 -350 1760
preplace netloc usp_rf_data_converter_0_dac1_nco_update_busy 1 2 2 840 390 1750
preplace netloc usp_rf_data_converter_0_vout10_n 1 4 1 N 130
preplace netloc usp_rf_data_converter_0_vout10_p 1 4 1 N 150
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 800 -260n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 800 -120n
preplace netloc DAC_Controller_0_s00_axis 1 3 1 1780 -280n
preplace netloc axi_interconnect_0_M02_AXI 1 2 2 790J -340 1800
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 410 -230n
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 790 -80n
preplace netloc DAC_Controller_1_s00_axis 1 3 1 1720 -120n
levelinfo -pg 1 -240 107 604 1454 2001 2210
pagesize -pg 1 -db -bbox -sgen -420 -600 2390 890
"
}
{
   "da_board_cnt":"2",
   "da_rf_converter_usp_cnt":"1",
   "da_zynq_ultra_ps_e_cnt":"1"
}
