--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml
tri_level_channel_clock_flip tri_level_channel_clock_flip.ncd -o
tri_level_channel_clock_flip.twr tri_level_channel_clock_flip.pcf


Design file:              tri_level_channel_clock_flip.ncd
Physical constraint file: tri_level_channel_clock_flip.pcf
Device,speed:             xc3s200,-5 (ADVANCED 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock f1484_i
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
cs_i        |    2.624(R)|   -0.400(R)|clk               |   0.000|
f2398_i     |    1.777(R)|   -0.145(R)|clk               |   0.000|
f24_i       |    1.513(R)|    0.066(R)|clk               |   0.000|
f30_i       |    1.547(R)|    0.039(R)|clk               |   0.000|
f4m_i       |    2.900(R)|   -1.044(R)|clk               |   0.000|
f8g_i       |    3.034(R)|   -1.151(R)|clk               |   0.000|
mreset_i    |    7.264(R)|   -2.570(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock f1485_i
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
cs_i        |    2.624(R)|   -0.400(R)|clk               |   0.000|
f2398_i     |    1.777(R)|   -0.145(R)|clk               |   0.000|
f24_i       |    1.513(R)|    0.066(R)|clk               |   0.000|
f30_i       |    1.547(R)|    0.039(R)|clk               |   0.000|
f4m_i       |    2.900(R)|   -1.044(R)|clk               |   0.000|
f8g_i       |    3.034(R)|   -1.151(R)|clk               |   0.000|
mreset_i    |    7.264(R)|   -2.570(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sck_i
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
cs_i        |    6.415(F)|   -1.718(F)|sck_i_BUFGP       |   0.000|
mosi_i      |    4.516(F)|    0.614(F)|sck_i_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock f1484_i to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  |  Clock |
Destination   | to PAD     |Internal Clock(s) |  Phase |
--------------+------------+------------------+--------+
frame_start_o |    8.879(R)|clk               |   0.000|
genlock_sync_o|    8.736(R)|clk               |   0.000|
spl_div_o<0>  |    6.404(R)|clk               |   0.000|
spl_div_o<1>  |    6.404(R)|clk               |   0.000|
spl_div_o<2>  |    6.404(R)|clk               |   0.000|
spl_div_o<3>  |    6.403(R)|clk               |   0.000|
spl_div_o<4>  |    6.403(R)|clk               |   0.000|
spl_div_o<5>  |    6.404(R)|clk               |   0.000|
spl_div_o<6>  |    6.404(R)|clk               |   0.000|
spl_div_o<7>  |    6.404(R)|clk               |   0.000|
spl_div_o<8>  |    6.404(R)|clk               |   0.000|
spl_div_o<9>  |    6.403(R)|clk               |   0.000|
sync_mode_o<0>|    6.404(R)|clk               |   0.000|
sync_mode_o<1>|    6.403(R)|clk               |   0.000|
--------------+------------+------------------+--------+

Clock f1485_i to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  |  Clock |
Destination   | to PAD     |Internal Clock(s) |  Phase |
--------------+------------+------------------+--------+
frame_start_o |    8.879(R)|clk               |   0.000|
genlock_sync_o|    8.736(R)|clk               |   0.000|
spl_div_o<0>  |    6.404(R)|clk               |   0.000|
spl_div_o<1>  |    6.404(R)|clk               |   0.000|
spl_div_o<2>  |    6.404(R)|clk               |   0.000|
spl_div_o<3>  |    6.403(R)|clk               |   0.000|
spl_div_o<4>  |    6.403(R)|clk               |   0.000|
spl_div_o<5>  |    6.404(R)|clk               |   0.000|
spl_div_o<6>  |    6.404(R)|clk               |   0.000|
spl_div_o<7>  |    6.404(R)|clk               |   0.000|
spl_div_o<8>  |    6.404(R)|clk               |   0.000|
spl_div_o<9>  |    6.403(R)|clk               |   0.000|
sync_mode_o<0>|    6.404(R)|clk               |   0.000|
sync_mode_o<1>|    6.403(R)|clk               |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock f1484_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484_i        |    7.992|         |    3.729|    4.559|
f1485_i        |    7.992|         |    3.729|    4.559|
sck_i          |         |    3.150|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484_i        |    7.992|         |    3.729|    4.559|
f1485_i        |    7.992|         |    3.729|    4.559|
sck_i          |         |    3.150|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sck_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sck_i          |    5.296|         |    6.912|         |
---------------+---------+---------+---------+---------+

Analysis completed Fri Jul 15 15:49:49 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 55 MB
