{
    "1": {
        "name": "lzBooster<255, 16384, 64>_Pipeline_lz_booster",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz_optional.hpp",
        "fileloc": "560",
        "instructions": "112",
        "total_instructions": "112",
        "calls": "",
        "basicblocks": "14",
        "loads": {
            "L": "12"
        },
        "stores": {
            "L": "29"
        },
        "loops": {
            "L": "1"
        }
    },
    "0": {
        "name": "lz4CompressEngineRun",
        "file": "lz4_compress_test.cpp",
        "fileloc": "47",
        "instructions": "42",
        "total_instructions": "994",
        "calls": "7 9 3 6",
        "basicblocks": "1"
    },
    "2": {
        "name": "lz4CompressPart1<4096, 1>",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz4_compress.hpp",
        "fileloc": "45",
        "instructions": "31",
        "total_instructions": "89",
        "calls": "10",
        "basicblocks": "6",
        "loads": {
            "L": "2"
        }
    },
    "3": {
        "name": "lzBooster<255, 16384, 64>",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz_optional.hpp",
        "fileloc": "558",
        "instructions": "31",
        "total_instructions": "143",
        "calls": "1",
        "basicblocks": "6",
        "loads": {
            "L": "2"
        },
        "stores": {
            "L": "2"
        },
        "loops": {
            "L": "1"
        }
    },
    "4": {
        "name": "lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_VITIS_LOOP_88_2",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz_compress.hpp",
        "fileloc": "58",
        "instructions": "340",
        "total_instructions": "340",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "G": "1",
            "L": "7"
        },
        "stores": {
            "G": "1",
            "L": "12"
        },
        "loops": {
            "L": "1"
        }
    },
    "5": {
        "name": "lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz_compress.hpp",
        "fileloc": "191",
        "instructions": "22",
        "total_instructions": "22",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "2"
        },
        "loops": {
            "L": "1"
        }
    },
    "6": {
        "name": "lz4Compress<4096, 1>",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz4_compress.hpp",
        "fileloc": "284",
        "instructions": "20",
        "total_instructions": "267",
        "calls": "2 12",
        "basicblocks": "1"
    },
    "7": {
        "name": "lzCompress<6, 4, 65536, 6, 1, 4096, 64>",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz_compress.hpp",
        "fileloc": "58",
        "instructions": "42",
        "total_instructions": "404",
        "calls": "4 5",
        "basicblocks": "3",
        "loads": {
            "L": "5"
        }
    },
    "8": {
        "name": "lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz_optional.hpp",
        "fileloc": "313",
        "instructions": "92",
        "total_instructions": "92",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "8"
        },
        "stores": {
            "L": "14"
        },
        "loops": {
            "L": "1"
        }
    },
    "9": {
        "name": "lzBestMatchFilter<6, 65536>",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz_optional.hpp",
        "fileloc": "313",
        "instructions": "46",
        "total_instructions": "138",
        "calls": "8",
        "basicblocks": "6",
        "loads": {
            "L": "7"
        },
        "stores": {
            "L": "2"
        },
        "loops": {
            "L": "1"
        }
    },
    "10": {
        "name": "lz4CompressPart1<4096, 1>_Pipeline_lz4_divide",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz4_compress.hpp",
        "fileloc": "45",
        "instructions": "58",
        "total_instructions": "58",
        "calls": "",
        "basicblocks": "11",
        "loads": {
            "L": "4"
        },
        "stores": {
            "L": "9"
        },
        "loops": {
            "L": "1"
        }
    },
    "11": {
        "name": "lz4CompressPart2_Pipeline_lz4_compress",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz4_compress.hpp",
        "fileloc": "104",
        "instructions": "141",
        "total_instructions": "141",
        "calls": "",
        "basicblocks": "15",
        "loads": {
            "L": "11"
        },
        "stores": {
            "L": "27"
        },
        "loops": {
            "L": "1"
        }
    },
    "12": {
        "name": "lz4CompressPart2",
        "file": "\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/include\/hw\/lz4_compress.hpp",
        "fileloc": "104",
        "instructions": "17",
        "total_instructions": "158",
        "calls": "11",
        "basicblocks": "1",
        "loads": {
            "L": "1"
        }
    }
}
