<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF109-794-415  </DOCNO><DOCID>09 794 415.andO;</DOCID><JOURNAL>IEE Proceedings Part E Computers and Digital Techniques  Nov 1990v137 n6 p421(6).andM;</JOURNAL><TITLE>Improved performance token ring network interface adapter.andO;(technical)</TITLE><AUTHOR>Radziejewski, I.R.; Lo, E.; Hardy, R.H.S.; Leung, A.M.andM;</AUTHOR><TEXT><ABSTRACT>This paper presents and discusses an improved performance tokenring network interface adapter.andP;  The description includes that ofthe adapter architecture, the internal serial bus structure, andthe dual latency data path bypass circuitry.andP;  It is shown thatthese enhancements lead to improvements in the performancemeasures of interest for real-time applications.andP;  Criticalportions of the circuit were fabricated using a laser direct-writegate array metallisation system.andP;  The interface adapterperformance results, based on both logic simulation results andtiming measurements made on the fabricated chips, are alsodescribed.andP;  Network performance results are presented, based on anetwork simulation incorporating the characteristics of theimproved network interface adapter.andP;  The reported results show asignificant performance improvement, specifically, a reduction inmean message waiting time, which is particularly important forapplications of token ring networks requiring time-criticalperformance.andP;  (Reprinted by permission of the publisher.)andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     Token Ring NetworksBusesReal-Time SystemsPerformance Improvement.andO;Feature:   illustrationcharttable.andO;Caption:   Network interface adapter block diagram. (chart)Low latency repeater circuit. (chart)Results of the simulation. (table)andM;</DESCRIPT></DOC>