// Seed: 3483035656
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7, id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    output supply1 id_3
    , id_6,
    output supply1 id_4
);
  initial begin
    wait (1);
  end
  supply1 id_8, id_9;
  string id_10 = "";
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9
  );
  assign id_8 = 1;
  assign id_7 = id_9;
  initial assume (id_0);
  assign id_6 = 1;
  wire id_11;
  tri1 id_12 = 1;
endmodule
