




 


module ccx2mb (
		pcx_spc_grant_px,
	pcx_fsl_m_control,
	pcx_fsl_m_data,
	pcx_fsl_m_write,

	cpx_spc_data_rdy_cx2,
	cpx_spc_data_cx2,

	cpx_fsl_s_read,

		gclk,
	reset_l,

	spc_pcx_data_pa,
	spc_pcx_atom_pq,
	spc_pcx_req_pq,

	fsl_pcx_m_full,

	fsl_cpx_s_exists,
	fsl_cpx_s_control,
	fsl_cpx_s_data
	);

    parameter C_EXT_RESET_HIGH = 0;
   
        
        output [4:0] pcx_spc_grant_px;

        output                    pcx_fsl_m_control;
    output [-1:0] pcx_fsl_m_data;
    output                    pcx_fsl_m_write;

            output                  cpx_spc_data_rdy_cx2;
    output [-1:0] cpx_spc_data_cx2;

        output cpx_fsl_s_read;

            input gclk;
    input reset_l;

        input [-1:0] spc_pcx_data_pa;
    input                  spc_pcx_atom_pq;
    input [4:0]            spc_pcx_req_pq;

        input fsl_pcx_m_full;

        input                    fsl_cpx_s_exists;
    input                    fsl_cpx_s_control;
    input [-1:0] fsl_cpx_s_data;

                wire [4:0] ;

    // PCX/FSL interface
    wire                    pcx_fsl_m_control;
    wire [`FSL_D_WIDTH-1:0] pcx_fsl_m_data;
    wire                    pcx_fsl_m_write;

    // SPARC/CPX interface
    wire                  cpx_spc_data_rdy_cx2;
    wire [`CPX_WIDTH-1:0] cpx_spc_data_cx2;

    // MicroBlaze FSL Interface
    wire cpx_fsl_s_read;

    wire  reset_l_int;
    reg   reset_l_sync;
    reg   sync;
    // Synchronize the incoming reset net into the gclk domain
    always @(posedge gclk) begin
       {reset_l_sync, sync} <= {sync, reset_l};
    end
    assign reset_l_int = C_EXT_RESET_HIGH ? ~reset_l_sync : reset_l_sync;
   
    //=============================================
    // Do we need to put a clock cluster header here?
    // For now, we will have no clock gating.
    wire rclk;
    assign rclk = gclk;


    //=============================================
    // Instantiate pcx2mb

    pcx2mb pcx (
	    // Outputs
	    .pcx_spc_grant_px(pcx_spc_grant_px),
	    .pcx_fsl_m_control(pcx_fsl_m_control),
	    .pcx_fsl_m_data(pcx_fsl_m_data),
	    .pcx_fsl_m_write(pcx_fsl_m_write),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .spc_pcx_data_pa(spc_pcx_data_pa),
	    .spc_pcx_atom_pq(spc_pcx_atom_pq),
	    .spc_pcx_req_pq(spc_pcx_req_pq),

	    .fsl_pcx_m_full(fsl_pcx_m_full)
	);

    //=============================================
    // Instantiate mb2cpx

    mb2cpx cpx (
	    // Outputs
	    .cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2),
	    .cpx_spc_data_cx2(cpx_spc_data_cx2),

	    .cpx_fsl_s_read(cpx_fsl_s_read),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .fsl_cpx_s_exists(fsl_cpx_s_exists),
	    .fsl_cpx_s_control(fsl_cpx_s_control),
	    .fsl_cpx_s_data(fsl_cpx_s_data)
	);

endmodule
;

        wire                    ;
    wire [`FSL_D_WIDTH-1:0] pcx_fsl_m_data;
    wire                    pcx_fsl_m_write;

    // SPARC/CPX interface
    wire                  cpx_spc_data_rdy_cx2;
    wire [`CPX_WIDTH-1:0] cpx_spc_data_cx2;

    // MicroBlaze FSL Interface
    wire cpx_fsl_s_read;

    wire  reset_l_int;
    reg   reset_l_sync;
    reg   sync;
    // Synchronize the incoming reset net into the gclk domain
    always @(posedge gclk) begin
       {reset_l_sync, sync} <= {sync, reset_l};
    end
    assign reset_l_int = C_EXT_RESET_HIGH ? ~reset_l_sync : reset_l_sync;
   
    //=============================================
    // Do we need to put a clock cluster header here?
    // For now, we will have no clock gating.
    wire rclk;
    assign rclk = gclk;


    //=============================================
    // Instantiate pcx2mb

    pcx2mb pcx (
	    // Outputs
	    .pcx_spc_grant_px(pcx_spc_grant_px),
	    .pcx_fsl_m_control(pcx_fsl_m_control),
	    .pcx_fsl_m_data(pcx_fsl_m_data),
	    .pcx_fsl_m_write(pcx_fsl_m_write),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .spc_pcx_data_pa(spc_pcx_data_pa),
	    .spc_pcx_atom_pq(spc_pcx_atom_pq),
	    .spc_pcx_req_pq(spc_pcx_req_pq),

	    .fsl_pcx_m_full(fsl_pcx_m_full)
	);

    //=============================================
    // Instantiate mb2cpx

    mb2cpx cpx (
	    // Outputs
	    .cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2),
	    .cpx_spc_data_cx2(cpx_spc_data_cx2),

	    .cpx_fsl_s_read(cpx_fsl_s_read),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .fsl_cpx_s_exists(fsl_cpx_s_exists),
	    .fsl_cpx_s_control(fsl_cpx_s_control),
	    .fsl_cpx_s_data(fsl_cpx_s_data)
	);

endmodule
;
    wire [-1:0] ;
    wire                    pcx_fsl_m_write;

    // SPARC/CPX interface
    wire                  cpx_spc_data_rdy_cx2;
    wire [`CPX_WIDTH-1:0] cpx_spc_data_cx2;

    // MicroBlaze FSL Interface
    wire cpx_fsl_s_read;

    wire  reset_l_int;
    reg   reset_l_sync;
    reg   sync;
    // Synchronize the incoming reset net into the gclk domain
    always @(posedge gclk) begin
       {reset_l_sync, sync} <= {sync, reset_l};
    end
    assign reset_l_int = C_EXT_RESET_HIGH ? ~reset_l_sync : reset_l_sync;
   
    //=============================================
    // Do we need to put a clock cluster header here?
    // For now, we will have no clock gating.
    wire rclk;
    assign rclk = gclk;


    //=============================================
    // Instantiate pcx2mb

    pcx2mb pcx (
	    // Outputs
	    .pcx_spc_grant_px(pcx_spc_grant_px),
	    .pcx_fsl_m_control(pcx_fsl_m_control),
	    .pcx_fsl_m_data(pcx_fsl_m_data),
	    .pcx_fsl_m_write(pcx_fsl_m_write),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .spc_pcx_data_pa(spc_pcx_data_pa),
	    .spc_pcx_atom_pq(spc_pcx_atom_pq),
	    .spc_pcx_req_pq(spc_pcx_req_pq),

	    .fsl_pcx_m_full(fsl_pcx_m_full)
	);

    //=============================================
    // Instantiate mb2cpx

    mb2cpx cpx (
	    // Outputs
	    .cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2),
	    .cpx_spc_data_cx2(cpx_spc_data_cx2),

	    .cpx_fsl_s_read(cpx_fsl_s_read),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .fsl_cpx_s_exists(fsl_cpx_s_exists),
	    .fsl_cpx_s_control(fsl_cpx_s_control),
	    .fsl_cpx_s_data(fsl_cpx_s_data)
	);

endmodule
;
    wire                    ;

    // SPARC/CPX interface
    wire                  cpx_spc_data_rdy_cx2;
    wire [`CPX_WIDTH-1:0] cpx_spc_data_cx2;

    // MicroBlaze FSL Interface
    wire cpx_fsl_s_read;

    wire  reset_l_int;
    reg   reset_l_sync;
    reg   sync;
    // Synchronize the incoming reset net into the gclk domain
    always @(posedge gclk) begin
       {reset_l_sync, sync} <= {sync, reset_l};
    end
    assign reset_l_int = C_EXT_RESET_HIGH ? ~reset_l_sync : reset_l_sync;
   
    //=============================================
    // Do we need to put a clock cluster header here?
    // For now, we will have no clock gating.
    wire rclk;
    assign rclk = gclk;


    //=============================================
    // Instantiate pcx2mb

    pcx2mb pcx (
	    // Outputs
	    .pcx_spc_grant_px(pcx_spc_grant_px),
	    .pcx_fsl_m_control(pcx_fsl_m_control),
	    .pcx_fsl_m_data(pcx_fsl_m_data),
	    .pcx_fsl_m_write(pcx_fsl_m_write),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .spc_pcx_data_pa(spc_pcx_data_pa),
	    .spc_pcx_atom_pq(spc_pcx_atom_pq),
	    .spc_pcx_req_pq(spc_pcx_req_pq),

	    .fsl_pcx_m_full(fsl_pcx_m_full)
	);

    //=============================================
    // Instantiate mb2cpx

    mb2cpx cpx (
	    // Outputs
	    .cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2),
	    .cpx_spc_data_cx2(cpx_spc_data_cx2),

	    .cpx_fsl_s_read(cpx_fsl_s_read),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .fsl_cpx_s_exists(fsl_cpx_s_exists),
	    .fsl_cpx_s_control(fsl_cpx_s_control),
	    .fsl_cpx_s_data(fsl_cpx_s_data)
	);

endmodule
;

        wire                  ;
    wire [`CPX_WIDTH-1:0] cpx_spc_data_cx2;

    // MicroBlaze FSL Interface
    wire cpx_fsl_s_read;

    wire  reset_l_int;
    reg   reset_l_sync;
    reg   sync;
    // Synchronize the incoming reset net into the gclk domain
    always @(posedge gclk) begin
       {reset_l_sync, sync} <= {sync, reset_l};
    end
    assign reset_l_int = C_EXT_RESET_HIGH ? ~reset_l_sync : reset_l_sync;
   
    //=============================================
    // Do we need to put a clock cluster header here?
    // For now, we will have no clock gating.
    wire rclk;
    assign rclk = gclk;


    //=============================================
    // Instantiate pcx2mb

    pcx2mb pcx (
	    // Outputs
	    .pcx_spc_grant_px(pcx_spc_grant_px),
	    .pcx_fsl_m_control(pcx_fsl_m_control),
	    .pcx_fsl_m_data(pcx_fsl_m_data),
	    .pcx_fsl_m_write(pcx_fsl_m_write),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .spc_pcx_data_pa(spc_pcx_data_pa),
	    .spc_pcx_atom_pq(spc_pcx_atom_pq),
	    .spc_pcx_req_pq(spc_pcx_req_pq),

	    .fsl_pcx_m_full(fsl_pcx_m_full)
	);

    //=============================================
    // Instantiate mb2cpx

    mb2cpx cpx (
	    // Outputs
	    .cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2),
	    .cpx_spc_data_cx2(cpx_spc_data_cx2),

	    .cpx_fsl_s_read(cpx_fsl_s_read),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .fsl_cpx_s_exists(fsl_cpx_s_exists),
	    .fsl_cpx_s_control(fsl_cpx_s_control),
	    .fsl_cpx_s_data(fsl_cpx_s_data)
	);

endmodule
;
    wire [-1:0] ;

    // MicroBlaze FSL Interface
    wire cpx_fsl_s_read;

    wire  reset_l_int;
    reg   reset_l_sync;
    reg   sync;
    // Synchronize the incoming reset net into the gclk domain
    always @(posedge gclk) begin
       {reset_l_sync, sync} <= {sync, reset_l};
    end
    assign reset_l_int = C_EXT_RESET_HIGH ? ~reset_l_sync : reset_l_sync;
   
    //=============================================
    // Do we need to put a clock cluster header here?
    // For now, we will have no clock gating.
    wire rclk;
    assign rclk = gclk;


    //=============================================
    // Instantiate pcx2mb

    pcx2mb pcx (
	    // Outputs
	    .pcx_spc_grant_px(pcx_spc_grant_px),
	    .pcx_fsl_m_control(pcx_fsl_m_control),
	    .pcx_fsl_m_data(pcx_fsl_m_data),
	    .pcx_fsl_m_write(pcx_fsl_m_write),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .spc_pcx_data_pa(spc_pcx_data_pa),
	    .spc_pcx_atom_pq(spc_pcx_atom_pq),
	    .spc_pcx_req_pq(spc_pcx_req_pq),

	    .fsl_pcx_m_full(fsl_pcx_m_full)
	);

    //=============================================
    // Instantiate mb2cpx

    mb2cpx cpx (
	    // Outputs
	    .cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2),
	    .cpx_spc_data_cx2(cpx_spc_data_cx2),

	    .cpx_fsl_s_read(cpx_fsl_s_read),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .fsl_cpx_s_exists(fsl_cpx_s_exists),
	    .fsl_cpx_s_control(fsl_cpx_s_control),
	    .fsl_cpx_s_data(fsl_cpx_s_data)
	);

endmodule
;

        wire ;

    wire  reset_l_int;
    reg   reset_l_sync;
    reg   sync;
    // Synchronize the incoming reset net into the gclk domain
    always @(posedge gclk) begin
       {reset_l_sync, sync} <= {sync, reset_l};
    end
    assign reset_l_int = C_EXT_RESET_HIGH ? ~reset_l_sync : reset_l_sync;
   
    //=============================================
    // Do we need to put a clock cluster header here?
    // For now, we will have no clock gating.
    wire rclk;
    assign rclk = gclk;


    //=============================================
    // Instantiate pcx2mb

    pcx2mb pcx (
	    // Outputs
	    .pcx_spc_grant_px(pcx_spc_grant_px),
	    .pcx_fsl_m_control(pcx_fsl_m_control),
	    .pcx_fsl_m_data(pcx_fsl_m_data),
	    .pcx_fsl_m_write(pcx_fsl_m_write),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .spc_pcx_data_pa(spc_pcx_data_pa),
	    .spc_pcx_atom_pq(spc_pcx_atom_pq),
	    .spc_pcx_req_pq(spc_pcx_req_pq),

	    .fsl_pcx_m_full(fsl_pcx_m_full)
	);

    //=============================================
    // Instantiate mb2cpx

    mb2cpx cpx (
	    // Outputs
	    .cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2),
	    .cpx_spc_data_cx2(cpx_spc_data_cx2),

	    .cpx_fsl_s_read(cpx_fsl_s_read),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .fsl_cpx_s_exists(fsl_cpx_s_exists),
	    .fsl_cpx_s_control(fsl_cpx_s_control),
	    .fsl_cpx_s_data(fsl_cpx_s_data)
	);

endmodule
;

    wire  ;
    reg   reset_l_sync;
    reg   sync;
    // Synchronize the incoming reset net into the gclk domain
    always @(posedge gclk) begin
       {reset_l_sync, sync} <= {sync, reset_l};
    end
    assign reset_l_int = C_EXT_RESET_HIGH ? ~reset_l_sync : reset_l_sync;
   
    //=============================================
    // Do we need to put a clock cluster header here?
    // For now, we will have no clock gating.
    wire rclk;
    assign rclk = gclk;


    //=============================================
    // Instantiate pcx2mb

    pcx2mb pcx (
	    // Outputs
	    .pcx_spc_grant_px(pcx_spc_grant_px),
	    .pcx_fsl_m_control(pcx_fsl_m_control),
	    .pcx_fsl_m_data(pcx_fsl_m_data),
	    .pcx_fsl_m_write(pcx_fsl_m_write),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .spc_pcx_data_pa(spc_pcx_data_pa),
	    .spc_pcx_atom_pq(spc_pcx_atom_pq),
	    .spc_pcx_req_pq(spc_pcx_req_pq),

	    .fsl_pcx_m_full(fsl_pcx_m_full)
	);

    //=============================================
    // Instantiate mb2cpx

    mb2cpx cpx (
	    // Outputs
	    .cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2),
	    .cpx_spc_data_cx2(cpx_spc_data_cx2),

	    .cpx_fsl_s_read(cpx_fsl_s_read),

	    // Inputs
	    .rclk(rclk),
	    .reset_l(reset_l_int),

	    .fsl_cpx_s_exists(fsl_cpx_s_exists),
	    .fsl_cpx_s_control(fsl_cpx_s_control),
	    .fsl_cpx_s_data(fsl_cpx_s_data)
	);

endmodule
;
    reg