// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/27/2023 16:55:36"

// 
// Device: Altera EP4CE30F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module simple (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	in,
	clk,
	rst_n,
	exec,
	out);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	[15:0] in;
input 	clk;
input 	rst_n;
input 	exec;
output 	[15:0] out;

// Design Ports Information
// in[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[1]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[8]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[9]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[10]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[11]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[12]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[13]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[15]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[0]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exec	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \in[0]~input_o ;
wire \in[1]~input_o ;
wire \in[2]~input_o ;
wire \in[3]~input_o ;
wire \in[4]~input_o ;
wire \in[5]~input_o ;
wire \in[6]~input_o ;
wire \in[7]~input_o ;
wire \in[8]~input_o ;
wire \in[9]~input_o ;
wire \in[10]~input_o ;
wire \in[11]~input_o ;
wire \in[12]~input_o ;
wire \in[13]~input_o ;
wire \in[14]~input_o ;
wire \in[15]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \a0|Mod0|auto_generated|divider|divider|op_1~4_combout ;
wire \a0|Mod0|auto_generated|divider|divider|StageOut[10]~6_combout ;
wire \a0|Mod0|auto_generated|divider|divider|StageOut[10]~11_combout ;
wire \a0|Mod0|auto_generated|divider|divider|StageOut[9]~12_combout ;
wire \a0|Mod0|auto_generated|divider|divider|op_1~0_combout ;
wire \a0|Mod0|auto_generated|divider|divider|StageOut[8]~5_combout ;
wire \a0|Mod0|auto_generated|divider|divider|op_2~1_cout ;
wire \a0|Mod0|auto_generated|divider|divider|op_2~3 ;
wire \a0|Mod0|auto_generated|divider|divider|op_2~5 ;
wire \a0|Mod0|auto_generated|divider|divider|op_2~7_cout ;
wire \a0|Mod0|auto_generated|divider|divider|op_2~8_combout ;
wire \a0|Mod0|auto_generated|divider|divider|StageOut[12]~9_combout ;
wire \rst_n~input_o ;
wire \a0|Mod0|auto_generated|divider|divider|op_1~1 ;
wire \a0|Mod0|auto_generated|divider|divider|op_1~3 ;
wire \a0|Mod0|auto_generated|divider|divider|op_1~5 ;
wire \a0|Mod0|auto_generated|divider|divider|op_1~6_combout ;
wire \a0|Mod0|auto_generated|divider|divider|StageOut[8]~4_combout ;
wire \a0|Mod0|auto_generated|divider|divider|op_2~2_combout ;
wire \a0|Mod0|auto_generated|divider|divider|StageOut[13]~8_combout ;
wire \a0|Add0~0_combout ;
wire \a0|Mod0|auto_generated|divider|divider|op_1~2_combout ;
wire \a0|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout ;
wire \a0|Mod0|auto_generated|divider|divider|op_2~4_combout ;
wire \a0|Mod0|auto_generated|divider|divider|StageOut[14]~10_combout ;
wire \a0|Equal0~0_combout ;
wire \a0|p~1_combout ;
wire \a0|p[3]~clkctrl_outclk ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \a0|p~3_combout ;
wire \a0|p~2_combout ;
wire \a0|p~0_combout ;
wire \a0|p[0]~clkctrl_outclk ;
wire \a0|p[1]~clkctrl_outclk ;
wire \a0|p[4]~clkctrl_outclk ;
wire \PC|pcPlusOne[0]~0_combout ;
wire \a0|p[2]~clkctrl_outclk ;
wire \PC|pcPlusOne[0]~1 ;
wire \PC|pcPlusOne[1]~2_combout ;
wire \PC|pc~3_combout ;
wire \rc|Add0~0_combout ;
wire \rc|Add0~3 ;
wire \rc|Add0~4_combout ;
wire \rc|Add0~5 ;
wire \rc|Add0~6_combout ;
wire \rc|Add0~7 ;
wire \rc|Add0~8_combout ;
wire \rc|Add0~9 ;
wire \rc|Add0~10_combout ;
wire \rc|Add0~11 ;
wire \rc|Add0~12_combout ;
wire \rc|Add0~13 ;
wire \rc|Add0~14_combout ;
wire \rc|Equal0~0_combout ;
wire \rc|remove_chat~0_combout ;
wire \rc|Add0~1 ;
wire \rc|Add0~2_combout ;
wire \rc|Equal0~1_combout ;
wire \rc|ten_hz_clk~0_combout ;
wire \rc|ten_hz_clk~q ;
wire \exec~input_o ;
wire \rc|botton_reg~feeder_combout ;
wire \rc|botton_reg~q ;
wire \rc|signal~0_combout ;
wire \rc|signal~q ;
wire \PC|pcPlusOne[1]~3 ;
wire \PC|pcPlusOne[2]~4_combout ;
wire \PC|pc~4_combout ;
wire \PC|pcPlusOne[2]~5 ;
wire \PC|pcPlusOne[3]~6_combout ;
wire \PC|pc~5_combout ;
wire \PC|pcPlusOne[3]~7 ;
wire \PC|pcPlusOne[4]~8_combout ;
wire \PC|pc~6_combout ;
wire \PC|pcPlusOne[4]~9 ;
wire \PC|pcPlusOne[5]~10_combout ;
wire \PC|pc~7_combout ;
wire \PC|pcPlusOne[5]~11 ;
wire \PC|pcPlusOne[6]~12_combout ;
wire \PC|pc~8_combout ;
wire \PC|pcPlusOne[6]~13 ;
wire \PC|pcPlusOne[7]~14_combout ;
wire \PC|pc~9_combout ;
wire \PC|pcPlusOne[7]~15 ;
wire \PC|pcPlusOne[8]~16_combout ;
wire \PC|pc~10_combout ;
wire \PC|pcPlusOne[8]~17 ;
wire \PC|pcPlusOne[9]~18_combout ;
wire \PC|pc~11_combout ;
wire \PC|pcPlusOne[9]~19 ;
wire \PC|pcPlusOne[10]~20_combout ;
wire \PC|pc~12_combout ;
wire \PC|pcPlusOne[10]~21 ;
wire \PC|pcPlusOne[11]~22_combout ;
wire \PC|pc~13_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \MDR|RegData~7_combout ;
wire \MDR|DataOut[9]~feeder_combout ;
wire \WriteData[9]~7_combout ;
wire \ctl|opcode~2_combout ;
wire \PC|pc~16_combout ;
wire \PC|pcPlusOne[11]~23 ;
wire \PC|pcPlusOne[12]~24_combout ;
wire \PC|pc~17_combout ;
wire \PC|pcPlusOne[12]~25 ;
wire \PC|pcPlusOne[13]~26_combout ;
wire \MDR|RegData~3_combout ;
wire \MDR|DataOut[13]~feeder_combout ;
wire \WriteData[13]~3_combout ;
wire \RF|RegFile~13_q ;
wire \RF|RegFile~134_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ;
wire \MDR|RegData~5_combout ;
wire \MDR|DataOut[11]~feeder_combout ;
wire \WriteData[11]~5_combout ;
wire \RF|RegFile~11_q ;
wire \RF|RegFile~138_combout ;
wire \A[11]~5_combout ;
wire \IR|RegData~11_combout ;
wire \IR|DataOut[11]~feeder_combout ;
wire \RF|RegFile~139_combout ;
wire \IR|RegData~13_combout ;
wire \IR|RegData~1_combout ;
wire \IR|DataOut[7]~feeder_combout ;
wire \B[11]~5_combout ;
wire \MDR|RegData~6_combout ;
wire \MDR|DataOut[10]~feeder_combout ;
wire \WriteData[10]~6_combout ;
wire \RF|RegFile~10_q ;
wire \RF|RegFile~140_combout ;
wire \A[10]~6_combout ;
wire \RF|RegFile~143_combout ;
wire \B[9]~7_combout ;
wire \RF|RegFile~145_combout ;
wire \B[8]~8_combout ;
wire \A[7]~9_combout ;
wire \RF|RegFile~148_combout ;
wire \MDR|RegData~10_combout ;
wire \MDR|DataOut[6]~feeder_combout ;
wire \WriteData[6]~10_combout ;
wire \RF|RegFile~6_q ;
wire \RF|RegFile~149_combout ;
wire \IR|RegData~2_combout ;
wire \IR|DataOut[6]~feeder_combout ;
wire \B[6]~10_combout ;
wire \RF|RegFile~150_combout ;
wire \A[5]~11_combout ;
wire \MDR|RegData~12_combout ;
wire \MDR|DataOut[4]~feeder_combout ;
wire \WriteData[4]~12_combout ;
wire \RF|RegFile~4_q ;
wire \RF|RegFile~153_combout ;
wire \IR|RegData~4_combout ;
wire \IR|DataOut[4]~feeder_combout ;
wire \B[4]~12_combout ;
wire \MDR|RegData~13_combout ;
wire \MDR|DataOut[3]~feeder_combout ;
wire \WriteData[3]~13_combout ;
wire \RF|RegFile~3_q ;
wire \RF|RegFile~154_combout ;
wire \A[3]~13_combout ;
wire \RF|RegFile~156_combout ;
wire \MDR|RegData~14_combout ;
wire \MDR|DataOut[2]~feeder_combout ;
wire \WriteData[2]~14_combout ;
wire \RF|RegFile~2_q ;
wire \RF|RegFile~157_combout ;
wire \PC|pc~15_combout ;
wire \PC|pcPlusOne[13]~27 ;
wire \PC|pcPlusOne[14]~28_combout ;
wire \MDR|RegData~2_combout ;
wire \MDR|DataOut[14]~feeder_combout ;
wire \WriteData[14]~2_combout ;
wire \RF|RegFile~14_q ;
wire \RF|RegFile~132_combout ;
wire \A[14]~2_combout ;
wire \RF|RegFile~133_combout ;
wire \B[14]~2_combout ;
wire \RF|RegFile~135_combout ;
wire \B[13]~3_combout ;
wire \RF|RegFile~137_combout ;
wire \B[12]~4_combout ;
wire \ALU|Add0~23 ;
wire \ALU|Add0~25 ;
wire \ALU|Add0~27 ;
wire \ALU|Add0~28_combout ;
wire \DR|RegData~37_combout ;
wire \DR|DataOut[14]~feeder_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \IR|RegData~6_combout ;
wire \IR|DataOut[2]~feeder_combout ;
wire \B[2]~14_combout ;
wire \A[2]~14_combout ;
wire \RF|RegFile~158_combout ;
wire \MDR|RegData~15_combout ;
wire \MDR|DataOut[1]~feeder_combout ;
wire \A[1]~15_combout ;
wire \RF|RegFile~129_combout ;
wire \IR|RegData~0_combout ;
wire \IR|DataOut[0]~feeder_combout ;
wire \B[0]~0_combout ;
wire \ALU|Add0~0_combout ;
wire \DR|RegData~33_combout ;
wire \DR|DataOut[0]~feeder_combout ;
wire \MDR|RegData~0_combout ;
wire \MDR|DataOut[0]~feeder_combout ;
wire \WriteData[0]~0_combout ;
wire \RF|RegFile~0_q ;
wire \RF|RegFile~128_combout ;
wire \A[0]~0_combout ;
wire \ALU|Add0~1 ;
wire \ALU|Add0~2_combout ;
wire \DR|RegData~35_combout ;
wire \WriteData[1]~15_combout ;
wire \RF|RegFile~1_q ;
wire \RF|RegFile~159_combout ;
wire \IR|RegData~7_combout ;
wire \IR|DataOut[1]~feeder_combout ;
wire \B[1]~15_combout ;
wire \ALU|Add0~3 ;
wire \ALU|Add0~5 ;
wire \ALU|Add0~7 ;
wire \ALU|Add0~9 ;
wire \ALU|Add0~10_combout ;
wire \DR|RegData~47_combout ;
wire \DR|DataOut[5]~feeder_combout ;
wire \MDR|RegData~11_combout ;
wire \WriteData[5]~11_combout ;
wire \RF|RegFile~5_q ;
wire \RF|RegFile~151_combout ;
wire \IR|RegData~3_combout ;
wire \IR|DataOut[5]~feeder_combout ;
wire \B[5]~11_combout ;
wire \ALU|Add0~11 ;
wire \ALU|Add0~13 ;
wire \ALU|Add0~15 ;
wire \ALU|Add0~17 ;
wire \ALU|Add0~19 ;
wire \ALU|Add0~21 ;
wire \ALU|Add0~22_combout ;
wire \DR|RegData~42_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \IR|RegData~10_combout ;
wire \A[13]~3_combout ;
wire \ALU|Add0~26_combout ;
wire \DR|RegData~43_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \ctl|always0~4_combout ;
wire \ctl|opcode~0_combout ;
wire \ctl|opcode~3_combout ;
wire \ctl|opcode~1_combout ;
wire \ctl|always0~11_combout ;
wire \ctl|always0~12_combout ;
wire \ctl|RegWrite~q ;
wire \RF|RegFile~9_q ;
wire \RF|RegFile~142_combout ;
wire \A[9]~7_combout ;
wire \ALU|Add0~18_combout ;
wire \DR|RegData~39_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \IR|RegData~8_combout ;
wire \IR|DataOut[8]~feeder_combout ;
wire \RF|RegFile~146_combout ;
wire \MDR|RegData~9_combout ;
wire \MDR|DataOut[7]~feeder_combout ;
wire \WriteData[7]~9_combout ;
wire \RF|RegFile~7_q ;
wire \RF|RegFile~147_combout ;
wire \B[7]~9_combout ;
wire \ALU|Add0~14_combout ;
wire \DR|RegData~46_combout ;
wire \DR|DataOut[7]~feeder_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \ctl|Equal10~3_combout ;
wire \ctl|Halt~q ;
wire \PC|pc[6]~2_combout ;
wire \ctl|Equal10~5_combout ;
wire \ctl|Input~q ;
wire \MDR|RegData~4_combout ;
wire \MDR|DataOut[12]~feeder_combout ;
wire \WriteData[12]~4_combout ;
wire \RF|RegFile~12_q ;
wire \RF|RegFile~136_combout ;
wire \A[12]~4_combout ;
wire \ALU|Add0~24_combout ;
wire \DR|RegData~44_combout ;
wire \DR|DataOut[12]~feeder_combout ;
wire \IR|RegData~12_combout ;
wire \IR|DataOut[12]~feeder_combout ;
wire \RF|RegFile~141_combout ;
wire \B[10]~6_combout ;
wire \ALU|Add0~20_combout ;
wire \DR|RegData~38_combout ;
wire \DR|DataOut[10]~feeder_combout ;
wire \ctl|Equal10~2_combout ;
wire \ctl|Equal8~0_combout ;
wire \ctl|Equal10~4_combout ;
wire \ctl|always0~10_combout ;
wire \ctl|MemtoReg~q ;
wire \MDR|RegData~8_combout ;
wire \MDR|DataOut[8]~feeder_combout ;
wire \WriteData[8]~8_combout ;
wire \RF|RegFile~8_q ;
wire \RF|RegFile~144_combout ;
wire \A[8]~8_combout ;
wire \ALU|Add0~16_combout ;
wire \DR|RegData~40_combout ;
wire \DR|DataOut[8]~feeder_combout ;
wire \IR|RegData~9_combout ;
wire \RF|RegFile~152_combout ;
wire \A[4]~12_combout ;
wire \ALU|Add0~8_combout ;
wire \DR|RegData~48_combout ;
wire \DR|DataOut[4]~feeder_combout ;
wire \ctl|always0~7_combout ;
wire \ctl|always0~8_combout ;
wire \ctl|ALUSrc2~q ;
wire \RF|RegFile~130_combout ;
wire \BR|DataOut[15]~feeder_combout ;
wire \PC|pc~14_combout ;
wire \PC|pcPlusOne[14]~29 ;
wire \PC|pcPlusOne[15]~30_combout ;
wire \MDR|RegData~1_combout ;
wire \MDR|DataOut[15]~feeder_combout ;
wire \WriteData[15]~1_combout ;
wire \RF|RegFile~15_q ;
wire \RF|RegFile~131_combout ;
wire \AR|DataOut[15]~feeder_combout ;
wire \B[15]~1_combout ;
wire \A[15]~1_combout ;
wire \ALU|Add0~29 ;
wire \ALU|Add0~30_combout ;
wire \DR|RegData~34_combout ;
wire \DR|DataOut[15]~feeder_combout ;
wire \ctl|Branch~1_combout ;
wire \ctl|Branch~2_combout ;
wire \DR|RegData[0]~32_combout ;
wire \SZCV|RegData~0_combout ;
wire \ctl|Branch~3_combout ;
wire \ctl|always0~5_combout ;
wire \ctl|Branch~4_combout ;
wire \PC|pc[6]~0_combout ;
wire \ctl|Branch~0_combout ;
wire \ALU|Add0~4_combout ;
wire \SZCV|RegData~1_combout ;
wire \SZCV|RegData~2_combout ;
wire \SZCV|RegData~3_combout ;
wire \SZCV|RegData~4_combout ;
wire \SZCV|RegData~5_combout ;
wire \ALU|Add0~31 ;
wire \ALU|Add0~32_combout ;
wire \SZCV|RegData~6_combout ;
wire \PC|pc[6]~18_combout ;
wire \PC|pc[6]~19_combout ;
wire \PC|pc~1_combout ;
wire \IR|RegData~5_combout ;
wire \IR|DataOut[3]~feeder_combout ;
wire \RF|RegFile~155_combout ;
wire \B[3]~13_combout ;
wire \ALU|Add0~6_combout ;
wire \DR|RegData~41_combout ;
wire \DR|DataOut[3]~feeder_combout ;
wire \ctl|always0~6_combout ;
wire \ctl|always0~13_combout ;
wire \ctl|ALUSrc1~q ;
wire \A[6]~10_combout ;
wire \ALU|Add0~12_combout ;
wire \DR|RegData~45_combout ;
wire \ctl|opcode_reg[3]~feeder_combout ;
wire \ctl|always0~9_combout ;
wire \ctl|ALUorShifter~q ;
wire \DR|RegData~36_combout ;
wire \ctl|Equal7~0_combout ;
wire \ctl|MemWrite~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \MDR|RegData ;
wire [11:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [15:0] \ram|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [3:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [15:0] \ram|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \BR|RegData ;
wire [15:0] \AR|RegData ;
wire [6:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [15:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [4:0] \a0|p ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [15:0] \DR|DataOut ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [15:0] \PC|pc ;
wire [1:0] \ctl|twobit ;
wire [2:0] \a0|count ;
wire [15:0] \DR|RegData ;
wire [2:0] \ctl|Branch ;
wire [15:0] \SZCV|DataOut ;
wire [15:0] \BR|DataOut ;
wire [15:0] \IR|DataOut ;
wire [15:0] \AR|DataOut ;
wire [2:0] \ctl|brch_reg ;
wire [15:0] \SZCV|RegData ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [3:0] \ctl|opcode_reg ;
wire [15:0] \IR|RegData ;
wire [7:0] \rc|remove_chat ;
wire [15:0] \MDR|DataOut ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \ctl|opcode ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

// Location: LCCOMB_X29_Y24_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[8]),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[9]),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[10]),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[11]),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[12]),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[13]),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[14]),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[15]),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y22_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G2
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h55AA;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h3C3F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h5A5F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hA50A;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h5A5F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h5A5A;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hEE40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hE4CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h0444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hDC10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'h8A80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFAA;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hFFA2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hD580;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h4000;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00F0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hA800;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h08B8;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hF333;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'h0333;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hD5C0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N7
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hD5C0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N5
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hF444;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N11
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC3C3;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hD5C0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N9
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14 .lut_mask = 16'hF8F0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15 .lut_mask = 16'hF0F8;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N29
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N27
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N23
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N21
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N19
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N15
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N9
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hAA18;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h88F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N25
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hFAFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h4454;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .lut_mask = 16'h888F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h4050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h006F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hDCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .lut_mask = 16'hFAF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h5044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h4450;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h3230;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h5140;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h5550;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h040C;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5 .lut_mask = 16'hBAAA;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N13
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 .lut_mask = 16'hFF7F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .lut_mask = 16'h0440;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N25
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 16'h3CF0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h0888;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N31
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h0FFF;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h4140;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N11
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h6004;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0888;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .lut_mask = 16'hFAEA;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0888;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N27
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0001;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h00AC;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N3
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h5404;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N17
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N1
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N6
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|op_1~4 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|op_1~4_combout  = (\a0|Mod0|auto_generated|divider|divider|op_1~3  & (\a0|count [2] & (\a0|Add0~0_combout  & VCC))) # (!\a0|Mod0|auto_generated|divider|divider|op_1~3  & ((((\a0|count [2] & \a0|Add0~0_combout )))))
// \a0|Mod0|auto_generated|divider|divider|op_1~5  = CARRY((\a0|count [2] & (\a0|Add0~0_combout  & !\a0|Mod0|auto_generated|divider|divider|op_1~3 )))

	.dataa(\a0|count [2]),
	.datab(\a0|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\a0|Mod0|auto_generated|divider|divider|op_1~3 ),
	.combout(\a0|Mod0|auto_generated|divider|divider|op_1~4_combout ),
	.cout(\a0|Mod0|auto_generated|divider|divider|op_1~5 ));
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|op_1~4 .lut_mask = 16'h8708;
defparam \a0|Mod0|auto_generated|divider|divider|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y39_N16
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|StageOut[10]~6 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|StageOut[10]~6_combout  = (!\a0|Mod0|auto_generated|divider|divider|op_1~6_combout  & \a0|Mod0|auto_generated|divider|divider|op_1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\a0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\a0|Mod0|auto_generated|divider|divider|op_1~4_combout ),
	.cin(gnd),
	.combout(\a0|Mod0|auto_generated|divider|divider|StageOut[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[10]~6 .lut_mask = 16'h0F00;
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N28
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|StageOut[10]~11 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|StageOut[10]~11_combout  = (\a0|count [2] & (\a0|count [1] & (\a0|Mod0|auto_generated|divider|divider|op_1~6_combout  & \a0|count [0])))

	.dataa(\a0|count [2]),
	.datab(\a0|count [1]),
	.datac(\a0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\a0|count [0]),
	.cin(gnd),
	.combout(\a0|Mod0|auto_generated|divider|divider|StageOut[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[10]~11 .lut_mask = 16'h8000;
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N30
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|StageOut[9]~12 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|StageOut[9]~12_combout  = (\a0|Mod0|auto_generated|divider|divider|op_1~6_combout  & (\a0|count [2] $ (((\a0|count [1] & \a0|count [0])))))

	.dataa(\a0|count [2]),
	.datab(\a0|count [1]),
	.datac(\a0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\a0|count [0]),
	.cin(gnd),
	.combout(\a0|Mod0|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[9]~12 .lut_mask = 16'h60A0;
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N2
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|op_1~0_combout  = \a0|count [1] $ (\a0|count [0] $ (VCC))
// \a0|Mod0|auto_generated|divider|divider|op_1~1  = CARRY(\a0|count [1] $ (\a0|count [0]))

	.dataa(\a0|count [1]),
	.datab(\a0|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\a0|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\a0|Mod0|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h9966;
defparam \a0|Mod0|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N24
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|StageOut[8]~5 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|StageOut[8]~5_combout  = (!\a0|Mod0|auto_generated|divider|divider|op_1~6_combout  & \a0|Mod0|auto_generated|divider|divider|op_1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\a0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\a0|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cin(gnd),
	.combout(\a0|Mod0|auto_generated|divider|divider|StageOut[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[8]~5 .lut_mask = 16'h0F00;
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N12
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|op_2~1 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|op_2~1_cout  = CARRY(!\a0|count [0])

	.dataa(gnd),
	.datab(\a0|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\a0|Mod0|auto_generated|divider|divider|op_2~1_cout ));
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|op_2~1 .lut_mask = 16'h0033;
defparam \a0|Mod0|auto_generated|divider|divider|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N14
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|op_2~2_combout  = (\a0|Mod0|auto_generated|divider|divider|op_2~1_cout  & (((\a0|Mod0|auto_generated|divider|divider|StageOut[8]~4_combout ) # (\a0|Mod0|auto_generated|divider|divider|StageOut[8]~5_combout )))) # 
// (!\a0|Mod0|auto_generated|divider|divider|op_2~1_cout  & (!\a0|Mod0|auto_generated|divider|divider|StageOut[8]~4_combout  & (!\a0|Mod0|auto_generated|divider|divider|StageOut[8]~5_combout )))
// \a0|Mod0|auto_generated|divider|divider|op_2~3  = CARRY((!\a0|Mod0|auto_generated|divider|divider|StageOut[8]~4_combout  & (!\a0|Mod0|auto_generated|divider|divider|StageOut[8]~5_combout  & !\a0|Mod0|auto_generated|divider|divider|op_2~1_cout )))

	.dataa(\a0|Mod0|auto_generated|divider|divider|StageOut[8]~4_combout ),
	.datab(\a0|Mod0|auto_generated|divider|divider|StageOut[8]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\a0|Mod0|auto_generated|divider|divider|op_2~1_cout ),
	.combout(\a0|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\a0|Mod0|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|op_2~2 .lut_mask = 16'hE101;
defparam \a0|Mod0|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N16
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|op_2~4 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|op_2~4_combout  = (\a0|Mod0|auto_generated|divider|divider|op_2~3  & (((\a0|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout ) # (\a0|Mod0|auto_generated|divider|divider|StageOut[9]~12_combout )))) # 
// (!\a0|Mod0|auto_generated|divider|divider|op_2~3  & ((((\a0|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout ) # (\a0|Mod0|auto_generated|divider|divider|StageOut[9]~12_combout )))))
// \a0|Mod0|auto_generated|divider|divider|op_2~5  = CARRY((!\a0|Mod0|auto_generated|divider|divider|op_2~3  & ((\a0|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout ) # (\a0|Mod0|auto_generated|divider|divider|StageOut[9]~12_combout ))))

	.dataa(\a0|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout ),
	.datab(\a0|Mod0|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\a0|Mod0|auto_generated|divider|divider|op_2~3 ),
	.combout(\a0|Mod0|auto_generated|divider|divider|op_2~4_combout ),
	.cout(\a0|Mod0|auto_generated|divider|divider|op_2~5 ));
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|op_2~4 .lut_mask = 16'hE10E;
defparam \a0|Mod0|auto_generated|divider|divider|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N18
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|op_2~7 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|op_2~7_cout  = CARRY((!\a0|Mod0|auto_generated|divider|divider|StageOut[10]~6_combout  & (!\a0|Mod0|auto_generated|divider|divider|StageOut[10]~11_combout  & !\a0|Mod0|auto_generated|divider|divider|op_2~5 )))

	.dataa(\a0|Mod0|auto_generated|divider|divider|StageOut[10]~6_combout ),
	.datab(\a0|Mod0|auto_generated|divider|divider|StageOut[10]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\a0|Mod0|auto_generated|divider|divider|op_2~5 ),
	.combout(),
	.cout(\a0|Mod0|auto_generated|divider|divider|op_2~7_cout ));
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|op_2~7 .lut_mask = 16'h0001;
defparam \a0|Mod0|auto_generated|divider|divider|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N20
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|op_2~8 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|op_2~8_combout  = \a0|Mod0|auto_generated|divider|divider|op_2~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\a0|Mod0|auto_generated|divider|divider|op_2~7_cout ),
	.combout(\a0|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|op_2~8 .lut_mask = 16'hF0F0;
defparam \a0|Mod0|auto_generated|divider|divider|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N22
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|StageOut[12]~9 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|StageOut[12]~9_combout  = \a0|count [0] $ (\a0|Mod0|auto_generated|divider|divider|op_2~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\a0|count [0]),
	.datad(\a0|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\a0|Mod0|auto_generated|divider|divider|StageOut[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[12]~9 .lut_mask = 16'h0FF0;
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N22
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y39_N23
dffeas \a0|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a0|Mod0|auto_generated|divider|divider|StageOut[12]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \a0|count[0] .is_wysiwyg = "true";
defparam \a0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N4
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|op_1~2_combout  = (\a0|Mod0|auto_generated|divider|divider|op_1~1  & ((\a0|count [2] $ (\a0|Add0~0_combout )))) # (!\a0|Mod0|auto_generated|divider|divider|op_1~1  & (\a0|count [2] $ ((!\a0|Add0~0_combout ))))
// \a0|Mod0|auto_generated|divider|divider|op_1~3  = CARRY((!\a0|Mod0|auto_generated|divider|divider|op_1~1  & (\a0|count [2] $ (!\a0|Add0~0_combout ))))

	.dataa(\a0|count [2]),
	.datab(\a0|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\a0|Mod0|auto_generated|divider|divider|op_1~1 ),
	.combout(\a0|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\a0|Mod0|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|op_1~2 .lut_mask = 16'h6909;
defparam \a0|Mod0|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N8
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|op_1~6_combout  = !\a0|Mod0|auto_generated|divider|divider|op_1~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\a0|Mod0|auto_generated|divider|divider|op_1~5 ),
	.combout(\a0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \a0|Mod0|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N22
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|StageOut[8]~4 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|StageOut[8]~4_combout  = (\a0|Mod0|auto_generated|divider|divider|op_1~6_combout  & (\a0|count [1] $ (\a0|count [0])))

	.dataa(gnd),
	.datab(\a0|count [1]),
	.datac(\a0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\a0|count [0]),
	.cin(gnd),
	.combout(\a0|Mod0|auto_generated|divider|divider|StageOut[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[8]~4 .lut_mask = 16'h30C0;
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N0
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|StageOut[13]~8 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|StageOut[13]~8_combout  = (\a0|Mod0|auto_generated|divider|divider|op_2~8_combout  & ((\a0|Mod0|auto_generated|divider|divider|StageOut[8]~4_combout ) # 
// ((\a0|Mod0|auto_generated|divider|divider|StageOut[8]~5_combout )))) # (!\a0|Mod0|auto_generated|divider|divider|op_2~8_combout  & (((\a0|Mod0|auto_generated|divider|divider|op_2~2_combout ))))

	.dataa(\a0|Mod0|auto_generated|divider|divider|StageOut[8]~4_combout ),
	.datab(\a0|Mod0|auto_generated|divider|divider|StageOut[8]~5_combout ),
	.datac(\a0|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.datad(\a0|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\a0|Mod0|auto_generated|divider|divider|StageOut[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[13]~8 .lut_mask = 16'hEEF0;
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N1
dffeas \a0|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a0|Mod0|auto_generated|divider|divider|StageOut[13]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \a0|count[1] .is_wysiwyg = "true";
defparam \a0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N20
cycloneive_lcell_comb \a0|Add0~0 (
// Equation(s):
// \a0|Add0~0_combout  = (\a0|count [1] & \a0|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\a0|count [1]),
	.datad(\a0|count [0]),
	.cin(gnd),
	.combout(\a0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Add0~0 .lut_mask = 16'hF000;
defparam \a0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N26
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|StageOut[9]~7 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout  = (\a0|Mod0|auto_generated|divider|divider|op_1~2_combout  & !\a0|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(\a0|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.datac(\a0|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a0|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[9]~7 .lut_mask = 16'h0C0C;
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N10
cycloneive_lcell_comb \a0|Mod0|auto_generated|divider|divider|StageOut[14]~10 (
// Equation(s):
// \a0|Mod0|auto_generated|divider|divider|StageOut[14]~10_combout  = (\a0|Mod0|auto_generated|divider|divider|op_2~8_combout  & ((\a0|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout ) # 
// ((\a0|Mod0|auto_generated|divider|divider|StageOut[9]~12_combout )))) # (!\a0|Mod0|auto_generated|divider|divider|op_2~8_combout  & (((\a0|Mod0|auto_generated|divider|divider|op_2~4_combout ))))

	.dataa(\a0|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout ),
	.datab(\a0|Mod0|auto_generated|divider|divider|op_2~4_combout ),
	.datac(\a0|Mod0|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.datad(\a0|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\a0|Mod0|auto_generated|divider|divider|StageOut[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[14]~10 .lut_mask = 16'hFACC;
defparam \a0|Mod0|auto_generated|divider|divider|StageOut[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N11
dffeas \a0|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a0|Mod0|auto_generated|divider|divider|StageOut[14]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \a0|count[2] .is_wysiwyg = "true";
defparam \a0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N24
cycloneive_lcell_comb \a0|Equal0~0 (
// Equation(s):
// \a0|Equal0~0_combout  = (\a0|count [2] & (!\a0|count [1] & !\a0|count [0]))

	.dataa(\a0|count [2]),
	.datab(gnd),
	.datac(\a0|count [1]),
	.datad(\a0|count [0]),
	.cin(gnd),
	.combout(\a0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \a0|Equal0~0 .lut_mask = 16'h000A;
defparam \a0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N25
dffeas \a0|p[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a0|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a0|p [4]),
	.prn(vcc));
// synopsys translate_off
defparam \a0|p[4] .is_wysiwyg = "true";
defparam \a0|p[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N2
cycloneive_lcell_comb \a0|p~1 (
// Equation(s):
// \a0|p~1_combout  = (\a0|p [4] & (((\a0|count [1]) # (\a0|count [0])) # (!\a0|count [2])))

	.dataa(\a0|count [2]),
	.datab(\a0|p [4]),
	.datac(\a0|count [1]),
	.datad(\a0|count [0]),
	.cin(gnd),
	.combout(\a0|p~1_combout ),
	.cout());
// synopsys translate_off
defparam \a0|p~1 .lut_mask = 16'hCCC4;
defparam \a0|p~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N3
dffeas \a0|p[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a0|p~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a0|p [3]),
	.prn(vcc));
// synopsys translate_off
defparam \a0|p[3] .is_wysiwyg = "true";
defparam \a0|p[3] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \a0|p[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\a0|p [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\a0|p[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \a0|p[3]~clkctrl .clock_type = "global clock";
defparam \a0|p[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N18
cycloneive_lcell_comb \a0|p~3 (
// Equation(s):
// \a0|p~3_combout  = (\a0|p [3] & (((\a0|count [1]) # (\a0|count [0])) # (!\a0|count [2])))

	.dataa(\a0|count [2]),
	.datab(\a0|p [3]),
	.datac(\a0|count [1]),
	.datad(\a0|count [0]),
	.cin(gnd),
	.combout(\a0|p~3_combout ),
	.cout());
// synopsys translate_off
defparam \a0|p~3 .lut_mask = 16'hCCC4;
defparam \a0|p~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N19
dffeas \a0|p[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a0|p~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a0|p [2]),
	.prn(vcc));
// synopsys translate_off
defparam \a0|p[2] .is_wysiwyg = "true";
defparam \a0|p[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N12
cycloneive_lcell_comb \a0|p~2 (
// Equation(s):
// \a0|p~2_combout  = (\a0|p [2] & (((\a0|count [1]) # (\a0|count [0])) # (!\a0|count [2])))

	.dataa(\a0|count [2]),
	.datab(\a0|p [2]),
	.datac(\a0|count [1]),
	.datad(\a0|count [0]),
	.cin(gnd),
	.combout(\a0|p~2_combout ),
	.cout());
// synopsys translate_off
defparam \a0|p~2 .lut_mask = 16'hCCC4;
defparam \a0|p~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N13
dffeas \a0|p[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a0|p~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a0|p [1]),
	.prn(vcc));
// synopsys translate_off
defparam \a0|p[1] .is_wysiwyg = "true";
defparam \a0|p[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N0
cycloneive_lcell_comb \a0|p~0 (
// Equation(s):
// \a0|p~0_combout  = (\a0|p [1] & ((\a0|count [0]) # ((\a0|count [1]) # (!\a0|count [2]))))

	.dataa(\a0|p [1]),
	.datab(\a0|count [0]),
	.datac(\a0|count [1]),
	.datad(\a0|count [2]),
	.cin(gnd),
	.combout(\a0|p~0_combout ),
	.cout());
// synopsys translate_off
defparam \a0|p~0 .lut_mask = 16'hA8AA;
defparam \a0|p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N1
dffeas \a0|p[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a0|p~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a0|p [0]),
	.prn(vcc));
// synopsys translate_off
defparam \a0|p[0] .is_wysiwyg = "true";
defparam \a0|p[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \a0|p[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\a0|p [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\a0|p[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \a0|p[0]~clkctrl .clock_type = "global clock";
defparam \a0|p[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \a0|p[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\a0|p [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\a0|p[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \a0|p[1]~clkctrl .clock_type = "global clock";
defparam \a0|p[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \a0|p[4]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\a0|p [4]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\a0|p[4]~clkctrl_outclk ));
// synopsys translate_off
defparam \a0|p[4]~clkctrl .clock_type = "global clock";
defparam \a0|p[4]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cycloneive_lcell_comb \PC|pcPlusOne[0]~0 (
// Equation(s):
// \PC|pcPlusOne[0]~0_combout  = \PC|pc [0] $ (VCC)
// \PC|pcPlusOne[0]~1  = CARRY(\PC|pc [0])

	.dataa(gnd),
	.datab(\PC|pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|pcPlusOne[0]~0_combout ),
	.cout(\PC|pcPlusOne[0]~1 ));
// synopsys translate_off
defparam \PC|pcPlusOne[0]~0 .lut_mask = 16'h33CC;
defparam \PC|pcPlusOne[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \a0|p[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\a0|p [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\a0|p[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \a0|p[2]~clkctrl .clock_type = "global clock";
defparam \a0|p[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N2
cycloneive_lcell_comb \PC|pcPlusOne[1]~2 (
// Equation(s):
// \PC|pcPlusOne[1]~2_combout  = (\PC|pc [1] & (!\PC|pcPlusOne[0]~1 )) # (!\PC|pc [1] & ((\PC|pcPlusOne[0]~1 ) # (GND)))
// \PC|pcPlusOne[1]~3  = CARRY((!\PC|pcPlusOne[0]~1 ) # (!\PC|pc [1]))

	.dataa(gnd),
	.datab(\PC|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[0]~1 ),
	.combout(\PC|pcPlusOne[1]~2_combout ),
	.cout(\PC|pcPlusOne[1]~3 ));
// synopsys translate_off
defparam \PC|pcPlusOne[1]~2 .lut_mask = 16'h3C3F;
defparam \PC|pcPlusOne[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneive_lcell_comb \PC|pc~3 (
// Equation(s):
// \PC|pc~3_combout  = (\PC|pcPlusOne[1]~2_combout  & !\PC|pc[6]~19_combout )

	.dataa(\PC|pcPlusOne[1]~2_combout ),
	.datab(gnd),
	.datac(\PC|pc[6]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|pc~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~3 .lut_mask = 16'h0A0A;
defparam \PC|pc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N4
cycloneive_lcell_comb \rc|Add0~0 (
// Equation(s):
// \rc|Add0~0_combout  = \rc|remove_chat [0] $ (VCC)
// \rc|Add0~1  = CARRY(\rc|remove_chat [0])

	.dataa(\rc|remove_chat [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rc|Add0~0_combout ),
	.cout(\rc|Add0~1 ));
// synopsys translate_off
defparam \rc|Add0~0 .lut_mask = 16'h55AA;
defparam \rc|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N6
cycloneive_lcell_comb \rc|Add0~2 (
// Equation(s):
// \rc|Add0~2_combout  = (\rc|remove_chat [1] & (!\rc|Add0~1 )) # (!\rc|remove_chat [1] & ((\rc|Add0~1 ) # (GND)))
// \rc|Add0~3  = CARRY((!\rc|Add0~1 ) # (!\rc|remove_chat [1]))

	.dataa(\rc|remove_chat [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rc|Add0~1 ),
	.combout(\rc|Add0~2_combout ),
	.cout(\rc|Add0~3 ));
// synopsys translate_off
defparam \rc|Add0~2 .lut_mask = 16'h5A5F;
defparam \rc|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N8
cycloneive_lcell_comb \rc|Add0~4 (
// Equation(s):
// \rc|Add0~4_combout  = (\rc|remove_chat [2] & (\rc|Add0~3  $ (GND))) # (!\rc|remove_chat [2] & (!\rc|Add0~3  & VCC))
// \rc|Add0~5  = CARRY((\rc|remove_chat [2] & !\rc|Add0~3 ))

	.dataa(gnd),
	.datab(\rc|remove_chat [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rc|Add0~3 ),
	.combout(\rc|Add0~4_combout ),
	.cout(\rc|Add0~5 ));
// synopsys translate_off
defparam \rc|Add0~4 .lut_mask = 16'hC30C;
defparam \rc|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y39_N9
dffeas \rc|remove_chat[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rc|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rc|remove_chat [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rc|remove_chat[2] .is_wysiwyg = "true";
defparam \rc|remove_chat[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N10
cycloneive_lcell_comb \rc|Add0~6 (
// Equation(s):
// \rc|Add0~6_combout  = (\rc|remove_chat [3] & (!\rc|Add0~5 )) # (!\rc|remove_chat [3] & ((\rc|Add0~5 ) # (GND)))
// \rc|Add0~7  = CARRY((!\rc|Add0~5 ) # (!\rc|remove_chat [3]))

	.dataa(\rc|remove_chat [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rc|Add0~5 ),
	.combout(\rc|Add0~6_combout ),
	.cout(\rc|Add0~7 ));
// synopsys translate_off
defparam \rc|Add0~6 .lut_mask = 16'h5A5F;
defparam \rc|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y39_N11
dffeas \rc|remove_chat[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rc|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rc|remove_chat [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rc|remove_chat[3] .is_wysiwyg = "true";
defparam \rc|remove_chat[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N12
cycloneive_lcell_comb \rc|Add0~8 (
// Equation(s):
// \rc|Add0~8_combout  = (\rc|remove_chat [4] & (\rc|Add0~7  $ (GND))) # (!\rc|remove_chat [4] & (!\rc|Add0~7  & VCC))
// \rc|Add0~9  = CARRY((\rc|remove_chat [4] & !\rc|Add0~7 ))

	.dataa(\rc|remove_chat [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rc|Add0~7 ),
	.combout(\rc|Add0~8_combout ),
	.cout(\rc|Add0~9 ));
// synopsys translate_off
defparam \rc|Add0~8 .lut_mask = 16'hA50A;
defparam \rc|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y39_N13
dffeas \rc|remove_chat[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rc|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rc|remove_chat [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rc|remove_chat[4] .is_wysiwyg = "true";
defparam \rc|remove_chat[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N14
cycloneive_lcell_comb \rc|Add0~10 (
// Equation(s):
// \rc|Add0~10_combout  = (\rc|remove_chat [5] & (!\rc|Add0~9 )) # (!\rc|remove_chat [5] & ((\rc|Add0~9 ) # (GND)))
// \rc|Add0~11  = CARRY((!\rc|Add0~9 ) # (!\rc|remove_chat [5]))

	.dataa(gnd),
	.datab(\rc|remove_chat [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rc|Add0~9 ),
	.combout(\rc|Add0~10_combout ),
	.cout(\rc|Add0~11 ));
// synopsys translate_off
defparam \rc|Add0~10 .lut_mask = 16'h3C3F;
defparam \rc|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y39_N15
dffeas \rc|remove_chat[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rc|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rc|remove_chat [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rc|remove_chat[5] .is_wysiwyg = "true";
defparam \rc|remove_chat[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N16
cycloneive_lcell_comb \rc|Add0~12 (
// Equation(s):
// \rc|Add0~12_combout  = (\rc|remove_chat [6] & (\rc|Add0~11  $ (GND))) # (!\rc|remove_chat [6] & (!\rc|Add0~11  & VCC))
// \rc|Add0~13  = CARRY((\rc|remove_chat [6] & !\rc|Add0~11 ))

	.dataa(gnd),
	.datab(\rc|remove_chat [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rc|Add0~11 ),
	.combout(\rc|Add0~12_combout ),
	.cout(\rc|Add0~13 ));
// synopsys translate_off
defparam \rc|Add0~12 .lut_mask = 16'hC30C;
defparam \rc|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y39_N17
dffeas \rc|remove_chat[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rc|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rc|remove_chat [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rc|remove_chat[6] .is_wysiwyg = "true";
defparam \rc|remove_chat[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N18
cycloneive_lcell_comb \rc|Add0~14 (
// Equation(s):
// \rc|Add0~14_combout  = \rc|Add0~13  $ (\rc|remove_chat [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rc|remove_chat [7]),
	.cin(\rc|Add0~13 ),
	.combout(\rc|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \rc|Add0~14 .lut_mask = 16'h0FF0;
defparam \rc|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y39_N19
dffeas \rc|remove_chat[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rc|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rc|remove_chat [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rc|remove_chat[7] .is_wysiwyg = "true";
defparam \rc|remove_chat[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N28
cycloneive_lcell_comb \rc|Equal0~0 (
// Equation(s):
// \rc|Equal0~0_combout  = (!\rc|remove_chat [4] & (!\rc|remove_chat [7] & (!\rc|remove_chat [5] & !\rc|remove_chat [6])))

	.dataa(\rc|remove_chat [4]),
	.datab(\rc|remove_chat [7]),
	.datac(\rc|remove_chat [5]),
	.datad(\rc|remove_chat [6]),
	.cin(gnd),
	.combout(\rc|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rc|Equal0~0 .lut_mask = 16'h0001;
defparam \rc|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N30
cycloneive_lcell_comb \rc|remove_chat~0 (
// Equation(s):
// \rc|remove_chat~0_combout  = (\rc|Add0~0_combout  & ((!\rc|Equal0~0_combout ) # (!\rc|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\rc|Equal0~1_combout ),
	.datac(\rc|Add0~0_combout ),
	.datad(\rc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rc|remove_chat~0_combout ),
	.cout());
// synopsys translate_off
defparam \rc|remove_chat~0 .lut_mask = 16'h30F0;
defparam \rc|remove_chat~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N31
dffeas \rc|remove_chat[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rc|remove_chat~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rc|remove_chat [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rc|remove_chat[0] .is_wysiwyg = "true";
defparam \rc|remove_chat[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y39_N7
dffeas \rc|remove_chat[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rc|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rc|remove_chat [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rc|remove_chat[1] .is_wysiwyg = "true";
defparam \rc|remove_chat[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N24
cycloneive_lcell_comb \rc|Equal0~1 (
// Equation(s):
// \rc|Equal0~1_combout  = (!\rc|remove_chat [1] & (!\rc|remove_chat [2] & (!\rc|remove_chat [0] & !\rc|remove_chat [3])))

	.dataa(\rc|remove_chat [1]),
	.datab(\rc|remove_chat [2]),
	.datac(\rc|remove_chat [0]),
	.datad(\rc|remove_chat [3]),
	.cin(gnd),
	.combout(\rc|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rc|Equal0~1 .lut_mask = 16'h0001;
defparam \rc|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N26
cycloneive_lcell_comb \rc|ten_hz_clk~0 (
// Equation(s):
// \rc|ten_hz_clk~0_combout  = \rc|ten_hz_clk~q  $ (((\rc|Equal0~1_combout  & \rc|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\rc|Equal0~1_combout ),
	.datac(\rc|ten_hz_clk~q ),
	.datad(\rc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rc|ten_hz_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \rc|ten_hz_clk~0 .lut_mask = 16'h3CF0;
defparam \rc|ten_hz_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N3
dffeas \rc|ten_hz_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rc|ten_hz_clk~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rc|ten_hz_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rc|ten_hz_clk .is_wysiwyg = "true";
defparam \rc|ten_hz_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y43_N29
cycloneive_io_ibuf \exec~input (
	.i(exec),
	.ibar(gnd),
	.o(\exec~input_o ));
// synopsys translate_off
defparam \exec~input .bus_hold = "false";
defparam \exec~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N0
cycloneive_lcell_comb \rc|botton_reg~feeder (
// Equation(s):
// \rc|botton_reg~feeder_combout  = \exec~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exec~input_o ),
	.cin(gnd),
	.combout(\rc|botton_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rc|botton_reg~feeder .lut_mask = 16'hFF00;
defparam \rc|botton_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N1
dffeas \rc|botton_reg (
	.clk(\rc|ten_hz_clk~q ),
	.d(\rc|botton_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rc|botton_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rc|botton_reg .is_wysiwyg = "true";
defparam \rc|botton_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \rc|signal~0 (
// Equation(s):
// \rc|signal~0_combout  = !\rc|signal~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rc|signal~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rc|signal~0_combout ),
	.cout());
// synopsys translate_off
defparam \rc|signal~0 .lut_mask = 16'h0F0F;
defparam \rc|signal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N25
dffeas \rc|signal (
	.clk(\rc|botton_reg~q ),
	.d(\rc|signal~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rc|signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rc|signal .is_wysiwyg = "true";
defparam \rc|signal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cycloneive_lcell_comb \PC|pcPlusOne[2]~4 (
// Equation(s):
// \PC|pcPlusOne[2]~4_combout  = (\PC|pc [2] & (\PC|pcPlusOne[1]~3  $ (GND))) # (!\PC|pc [2] & (!\PC|pcPlusOne[1]~3  & VCC))
// \PC|pcPlusOne[2]~5  = CARRY((\PC|pc [2] & !\PC|pcPlusOne[1]~3 ))

	.dataa(gnd),
	.datab(\PC|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[1]~3 ),
	.combout(\PC|pcPlusOne[2]~4_combout ),
	.cout(\PC|pcPlusOne[2]~5 ));
// synopsys translate_off
defparam \PC|pcPlusOne[2]~4 .lut_mask = 16'hC30C;
defparam \PC|pcPlusOne[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N30
cycloneive_lcell_comb \PC|pc~4 (
// Equation(s):
// \PC|pc~4_combout  = (\PC|pcPlusOne[2]~4_combout  & !\PC|pc[6]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pcPlusOne[2]~4_combout ),
	.datad(\PC|pc[6]~19_combout ),
	.cin(gnd),
	.combout(\PC|pc~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~4 .lut_mask = 16'h00F0;
defparam \PC|pc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N3
dffeas \PC|pc[2] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[2] .is_wysiwyg = "true";
defparam \PC|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cycloneive_lcell_comb \PC|pcPlusOne[3]~6 (
// Equation(s):
// \PC|pcPlusOne[3]~6_combout  = (\PC|pc [3] & (!\PC|pcPlusOne[2]~5 )) # (!\PC|pc [3] & ((\PC|pcPlusOne[2]~5 ) # (GND)))
// \PC|pcPlusOne[3]~7  = CARRY((!\PC|pcPlusOne[2]~5 ) # (!\PC|pc [3]))

	.dataa(gnd),
	.datab(\PC|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[2]~5 ),
	.combout(\PC|pcPlusOne[3]~6_combout ),
	.cout(\PC|pcPlusOne[3]~7 ));
// synopsys translate_off
defparam \PC|pcPlusOne[3]~6 .lut_mask = 16'h3C3F;
defparam \PC|pcPlusOne[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
cycloneive_lcell_comb \PC|pc~5 (
// Equation(s):
// \PC|pc~5_combout  = (\PC|pcPlusOne[3]~6_combout  & !\PC|pc[6]~19_combout )

	.dataa(gnd),
	.datab(\PC|pcPlusOne[3]~6_combout ),
	.datac(\PC|pc[6]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|pc~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~5 .lut_mask = 16'h0C0C;
defparam \PC|pc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N5
dffeas \PC|pc[3] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[3] .is_wysiwyg = "true";
defparam \PC|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneive_lcell_comb \PC|pcPlusOne[4]~8 (
// Equation(s):
// \PC|pcPlusOne[4]~8_combout  = (\PC|pc [4] & (\PC|pcPlusOne[3]~7  $ (GND))) # (!\PC|pc [4] & (!\PC|pcPlusOne[3]~7  & VCC))
// \PC|pcPlusOne[4]~9  = CARRY((\PC|pc [4] & !\PC|pcPlusOne[3]~7 ))

	.dataa(\PC|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[3]~7 ),
	.combout(\PC|pcPlusOne[4]~8_combout ),
	.cout(\PC|pcPlusOne[4]~9 ));
// synopsys translate_off
defparam \PC|pcPlusOne[4]~8 .lut_mask = 16'hA50A;
defparam \PC|pcPlusOne[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneive_lcell_comb \PC|pc~6 (
// Equation(s):
// \PC|pc~6_combout  = (!\PC|pc[6]~19_combout  & \PC|pcPlusOne[4]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pc[6]~19_combout ),
	.datad(\PC|pcPlusOne[4]~8_combout ),
	.cin(gnd),
	.combout(\PC|pc~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~6 .lut_mask = 16'h0F00;
defparam \PC|pc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N11
dffeas \PC|pc[4] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(\PC|pc~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[4] .is_wysiwyg = "true";
defparam \PC|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneive_lcell_comb \PC|pcPlusOne[5]~10 (
// Equation(s):
// \PC|pcPlusOne[5]~10_combout  = (\PC|pc [5] & (!\PC|pcPlusOne[4]~9 )) # (!\PC|pc [5] & ((\PC|pcPlusOne[4]~9 ) # (GND)))
// \PC|pcPlusOne[5]~11  = CARRY((!\PC|pcPlusOne[4]~9 ) # (!\PC|pc [5]))

	.dataa(\PC|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[4]~9 ),
	.combout(\PC|pcPlusOne[5]~10_combout ),
	.cout(\PC|pcPlusOne[5]~11 ));
// synopsys translate_off
defparam \PC|pcPlusOne[5]~10 .lut_mask = 16'h5A5F;
defparam \PC|pcPlusOne[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
cycloneive_lcell_comb \PC|pc~7 (
// Equation(s):
// \PC|pc~7_combout  = (!\PC|pc[6]~19_combout  & \PC|pcPlusOne[5]~10_combout )

	.dataa(\PC|pc[6]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pcPlusOne[5]~10_combout ),
	.cin(gnd),
	.combout(\PC|pc~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~7 .lut_mask = 16'h5500;
defparam \PC|pc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N7
dffeas \PC|pc[5] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[5] .is_wysiwyg = "true";
defparam \PC|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneive_lcell_comb \PC|pcPlusOne[6]~12 (
// Equation(s):
// \PC|pcPlusOne[6]~12_combout  = (\PC|pc [6] & (\PC|pcPlusOne[5]~11  $ (GND))) # (!\PC|pc [6] & (!\PC|pcPlusOne[5]~11  & VCC))
// \PC|pcPlusOne[6]~13  = CARRY((\PC|pc [6] & !\PC|pcPlusOne[5]~11 ))

	.dataa(gnd),
	.datab(\PC|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[5]~11 ),
	.combout(\PC|pcPlusOne[6]~12_combout ),
	.cout(\PC|pcPlusOne[6]~13 ));
// synopsys translate_off
defparam \PC|pcPlusOne[6]~12 .lut_mask = 16'hC30C;
defparam \PC|pcPlusOne[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N10
cycloneive_lcell_comb \PC|pc~8 (
// Equation(s):
// \PC|pc~8_combout  = (!\PC|pc[6]~19_combout  & \PC|pcPlusOne[6]~12_combout )

	.dataa(\PC|pc[6]~19_combout ),
	.datab(gnd),
	.datac(\PC|pcPlusOne[6]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|pc~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~8 .lut_mask = 16'h5050;
defparam \PC|pc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N9
dffeas \PC|pc[6] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[6] .is_wysiwyg = "true";
defparam \PC|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneive_lcell_comb \PC|pcPlusOne[7]~14 (
// Equation(s):
// \PC|pcPlusOne[7]~14_combout  = (\PC|pc [7] & (!\PC|pcPlusOne[6]~13 )) # (!\PC|pc [7] & ((\PC|pcPlusOne[6]~13 ) # (GND)))
// \PC|pcPlusOne[7]~15  = CARRY((!\PC|pcPlusOne[6]~13 ) # (!\PC|pc [7]))

	.dataa(\PC|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[6]~13 ),
	.combout(\PC|pcPlusOne[7]~14_combout ),
	.cout(\PC|pcPlusOne[7]~15 ));
// synopsys translate_off
defparam \PC|pcPlusOne[7]~14 .lut_mask = 16'h5A5F;
defparam \PC|pcPlusOne[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N4
cycloneive_lcell_comb \PC|pc~9 (
// Equation(s):
// \PC|pc~9_combout  = (!\PC|pc[6]~19_combout  & \PC|pcPlusOne[7]~14_combout )

	.dataa(\PC|pc[6]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pcPlusOne[7]~14_combout ),
	.cin(gnd),
	.combout(\PC|pc~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~9 .lut_mask = 16'h5500;
defparam \PC|pc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N11
dffeas \PC|pc[7] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[7] .is_wysiwyg = "true";
defparam \PC|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneive_lcell_comb \PC|pcPlusOne[8]~16 (
// Equation(s):
// \PC|pcPlusOne[8]~16_combout  = (\PC|pc [8] & (\PC|pcPlusOne[7]~15  $ (GND))) # (!\PC|pc [8] & (!\PC|pcPlusOne[7]~15  & VCC))
// \PC|pcPlusOne[8]~17  = CARRY((\PC|pc [8] & !\PC|pcPlusOne[7]~15 ))

	.dataa(\PC|pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[7]~15 ),
	.combout(\PC|pcPlusOne[8]~16_combout ),
	.cout(\PC|pcPlusOne[8]~17 ));
// synopsys translate_off
defparam \PC|pcPlusOne[8]~16 .lut_mask = 16'hA50A;
defparam \PC|pcPlusOne[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneive_lcell_comb \PC|pc~10 (
// Equation(s):
// \PC|pc~10_combout  = (!\PC|pc[6]~19_combout  & \PC|pcPlusOne[8]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pc[6]~19_combout ),
	.datad(\PC|pcPlusOne[8]~16_combout ),
	.cin(gnd),
	.combout(\PC|pc~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~10 .lut_mask = 16'h0F00;
defparam \PC|pc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N29
dffeas \PC|pc[8] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(\PC|pc~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[8] .is_wysiwyg = "true";
defparam \PC|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneive_lcell_comb \PC|pcPlusOne[9]~18 (
// Equation(s):
// \PC|pcPlusOne[9]~18_combout  = (\PC|pc [9] & (!\PC|pcPlusOne[8]~17 )) # (!\PC|pc [9] & ((\PC|pcPlusOne[8]~17 ) # (GND)))
// \PC|pcPlusOne[9]~19  = CARRY((!\PC|pcPlusOne[8]~17 ) # (!\PC|pc [9]))

	.dataa(gnd),
	.datab(\PC|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[8]~17 ),
	.combout(\PC|pcPlusOne[9]~18_combout ),
	.cout(\PC|pcPlusOne[9]~19 ));
// synopsys translate_off
defparam \PC|pcPlusOne[9]~18 .lut_mask = 16'h3C3F;
defparam \PC|pcPlusOne[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N6
cycloneive_lcell_comb \PC|pc~11 (
// Equation(s):
// \PC|pc~11_combout  = (!\PC|pc[6]~19_combout  & \PC|pcPlusOne[9]~18_combout )

	.dataa(\PC|pc[6]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pcPlusOne[9]~18_combout ),
	.cin(gnd),
	.combout(\PC|pc~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~11 .lut_mask = 16'h5500;
defparam \PC|pc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N15
dffeas \PC|pc[9] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[9] .is_wysiwyg = "true";
defparam \PC|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneive_lcell_comb \PC|pcPlusOne[10]~20 (
// Equation(s):
// \PC|pcPlusOne[10]~20_combout  = (\PC|pc [10] & (\PC|pcPlusOne[9]~19  $ (GND))) # (!\PC|pc [10] & (!\PC|pcPlusOne[9]~19  & VCC))
// \PC|pcPlusOne[10]~21  = CARRY((\PC|pc [10] & !\PC|pcPlusOne[9]~19 ))

	.dataa(gnd),
	.datab(\PC|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[9]~19 ),
	.combout(\PC|pcPlusOne[10]~20_combout ),
	.cout(\PC|pcPlusOne[10]~21 ));
// synopsys translate_off
defparam \PC|pcPlusOne[10]~20 .lut_mask = 16'hC30C;
defparam \PC|pcPlusOne[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
cycloneive_lcell_comb \PC|pc~12 (
// Equation(s):
// \PC|pc~12_combout  = (!\PC|pc[6]~19_combout  & \PC|pcPlusOne[10]~20_combout )

	.dataa(\PC|pc[6]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pcPlusOne[10]~20_combout ),
	.cin(gnd),
	.combout(\PC|pc~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~12 .lut_mask = 16'h5500;
defparam \PC|pc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N17
dffeas \PC|pc[10] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[10] .is_wysiwyg = "true";
defparam \PC|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cycloneive_lcell_comb \PC|pcPlusOne[11]~22 (
// Equation(s):
// \PC|pcPlusOne[11]~22_combout  = (\PC|pc [11] & (!\PC|pcPlusOne[10]~21 )) # (!\PC|pc [11] & ((\PC|pcPlusOne[10]~21 ) # (GND)))
// \PC|pcPlusOne[11]~23  = CARRY((!\PC|pcPlusOne[10]~21 ) # (!\PC|pc [11]))

	.dataa(gnd),
	.datab(\PC|pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[10]~21 ),
	.combout(\PC|pcPlusOne[11]~22_combout ),
	.cout(\PC|pcPlusOne[11]~23 ));
// synopsys translate_off
defparam \PC|pcPlusOne[11]~22 .lut_mask = 16'h3C3F;
defparam \PC|pcPlusOne[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
cycloneive_lcell_comb \PC|pc~13 (
// Equation(s):
// \PC|pc~13_combout  = (!\PC|pc[6]~19_combout  & \PC|pcPlusOne[11]~22_combout )

	.dataa(\PC|pc[6]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pcPlusOne[11]~22_combout ),
	.cin(gnd),
	.combout(\PC|pc~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~13 .lut_mask = 16'h5500;
defparam \PC|pc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N19
dffeas \PC|pc[11] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[11] .is_wysiwyg = "true";
defparam \PC|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hECCC;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cycloneive_lcell_comb \MDR|RegData~7 (
// Equation(s):
// \MDR|RegData~7_combout  = (\ctl|Input~q  & (\PC|pcPlusOne[9]~18_combout )) # (!\ctl|Input~q  & ((\BR|DataOut [9])))

	.dataa(gnd),
	.datab(\PC|pcPlusOne[9]~18_combout ),
	.datac(\ctl|Input~q ),
	.datad(\BR|DataOut [9]),
	.cin(gnd),
	.combout(\MDR|RegData~7_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~7 .lut_mask = 16'hCFC0;
defparam \MDR|RegData~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \MDR|RegData[9] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[9] .is_wysiwyg = "true";
defparam \MDR|RegData[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneive_lcell_comb \MDR|DataOut[9]~feeder (
// Equation(s):
// \MDR|DataOut[9]~feeder_combout  = \MDR|RegData [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [9]),
	.cin(gnd),
	.combout(\MDR|DataOut[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[9]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N5
dffeas \MDR|DataOut[9] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[9] .is_wysiwyg = "true";
defparam \MDR|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneive_lcell_comb \WriteData[9]~7 (
// Equation(s):
// \WriteData[9]~7_combout  = (\ctl|MemtoReg~q  & ((\MDR|DataOut [9]))) # (!\ctl|MemtoReg~q  & (\DR|DataOut [9]))

	.dataa(\ctl|MemtoReg~q ),
	.datab(\DR|DataOut [9]),
	.datac(\MDR|DataOut [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\WriteData[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[9]~7 .lut_mask = 16'hE4E4;
defparam \WriteData[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneive_lcell_comb \ctl|opcode~2 (
// Equation(s):
// \ctl|opcode~2_combout  = (\ctl|twobit [0] & (\ctl|opcode_reg [0] & \ctl|twobit [1]))

	.dataa(\ctl|twobit [0]),
	.datab(\ctl|opcode_reg [0]),
	.datac(gnd),
	.datad(\ctl|twobit [1]),
	.cin(gnd),
	.combout(\ctl|opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|opcode~2 .lut_mask = 16'h8800;
defparam \ctl|opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N27
dffeas \ctl|opcode[0] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|opcode~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|opcode[0] .is_wysiwyg = "true";
defparam \ctl|opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
cycloneive_lcell_comb \PC|pc~16 (
// Equation(s):
// \PC|pc~16_combout  = (\PC|pcPlusOne[13]~26_combout  & !\PC|pc[6]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pcPlusOne[13]~26_combout ),
	.datad(\PC|pc[6]~19_combout ),
	.cin(gnd),
	.combout(\PC|pc~16_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~16 .lut_mask = 16'h00F0;
defparam \PC|pc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N25
dffeas \PC|pc[13] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[13] .is_wysiwyg = "true";
defparam \PC|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneive_lcell_comb \PC|pcPlusOne[12]~24 (
// Equation(s):
// \PC|pcPlusOne[12]~24_combout  = (\PC|pc [12] & (\PC|pcPlusOne[11]~23  $ (GND))) # (!\PC|pc [12] & (!\PC|pcPlusOne[11]~23  & VCC))
// \PC|pcPlusOne[12]~25  = CARRY((\PC|pc [12] & !\PC|pcPlusOne[11]~23 ))

	.dataa(\PC|pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[11]~23 ),
	.combout(\PC|pcPlusOne[12]~24_combout ),
	.cout(\PC|pcPlusOne[12]~25 ));
// synopsys translate_off
defparam \PC|pcPlusOne[12]~24 .lut_mask = 16'hA50A;
defparam \PC|pcPlusOne[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N22
cycloneive_lcell_comb \PC|pc~17 (
// Equation(s):
// \PC|pc~17_combout  = (!\PC|pc[6]~19_combout  & \PC|pcPlusOne[12]~24_combout )

	.dataa(\PC|pc[6]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pcPlusOne[12]~24_combout ),
	.cin(gnd),
	.combout(\PC|pc~17_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~17 .lut_mask = 16'h5500;
defparam \PC|pc~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N27
dffeas \PC|pc[12] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[12] .is_wysiwyg = "true";
defparam \PC|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneive_lcell_comb \PC|pcPlusOne[13]~26 (
// Equation(s):
// \PC|pcPlusOne[13]~26_combout  = (\PC|pc [13] & (!\PC|pcPlusOne[12]~25 )) # (!\PC|pc [13] & ((\PC|pcPlusOne[12]~25 ) # (GND)))
// \PC|pcPlusOne[13]~27  = CARRY((!\PC|pcPlusOne[12]~25 ) # (!\PC|pc [13]))

	.dataa(gnd),
	.datab(\PC|pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[12]~25 ),
	.combout(\PC|pcPlusOne[13]~26_combout ),
	.cout(\PC|pcPlusOne[13]~27 ));
// synopsys translate_off
defparam \PC|pcPlusOne[13]~26 .lut_mask = 16'h3C3F;
defparam \PC|pcPlusOne[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
cycloneive_lcell_comb \MDR|RegData~3 (
// Equation(s):
// \MDR|RegData~3_combout  = (\ctl|Input~q  & (\PC|pcPlusOne[13]~26_combout )) # (!\ctl|Input~q  & ((\BR|DataOut [13])))

	.dataa(\ctl|Input~q ),
	.datab(\PC|pcPlusOne[13]~26_combout ),
	.datac(gnd),
	.datad(\BR|DataOut [13]),
	.cin(gnd),
	.combout(\MDR|RegData~3_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~3 .lut_mask = 16'hDD88;
defparam \MDR|RegData~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N7
dffeas \MDR|RegData[13] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[13] .is_wysiwyg = "true";
defparam \MDR|RegData[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N14
cycloneive_lcell_comb \MDR|DataOut[13]~feeder (
// Equation(s):
// \MDR|DataOut[13]~feeder_combout  = \MDR|RegData [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [13]),
	.cin(gnd),
	.combout(\MDR|DataOut[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[13]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N15
dffeas \MDR|DataOut[13] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[13] .is_wysiwyg = "true";
defparam \MDR|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cycloneive_lcell_comb \WriteData[13]~3 (
// Equation(s):
// \WriteData[13]~3_combout  = (\ctl|MemtoReg~q  & (\MDR|DataOut [13])) # (!\ctl|MemtoReg~q  & ((\DR|DataOut [13])))

	.dataa(\ctl|MemtoReg~q ),
	.datab(gnd),
	.datac(\MDR|DataOut [13]),
	.datad(\DR|DataOut [13]),
	.cin(gnd),
	.combout(\WriteData[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[13]~3 .lut_mask = 16'hF5A0;
defparam \WriteData[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N5
dffeas \RF|RegFile~13 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~13 .is_wysiwyg = "true";
defparam \RF|RegFile~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
cycloneive_lcell_comb \RF|RegFile~134 (
// Equation(s):
// \RF|RegFile~134_combout  = (\RF|RegFile~13_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~13_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~134_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~134 .lut_mask = 16'h0022;
defparam \RF|RegFile~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y26_N0
cycloneive_ram_block \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\ctl|MemWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\a0|p[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DR|DataOut [15],\DR|DataOut [10]}),
	.portaaddr({\PC|pc [11],\PC|pc [10],\PC|pc [9],\PC|pc [8],\PC|pc [7],\PC|pc [6],\PC|pc [5],\PC|pc [4],\PC|pc [3],\PC|pc [2],\PC|pc [1],\PC|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "BubbleSort.mif";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_3qk1:auto_generated|altsyncram_14b2:altsyncram1|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h63B310CD7EFB85FC43D2AEF9477BA33B8234D323E9DBD8F1AB05CDEDA43B3341432153E2A1AAD3710BD2411D697813A30CA29F21AE4A99C99F020C423E5292E5AEE0DAF5F4EFE457A26BA6A80687FE41E3816D62CD37A69E888411E2EF405E7790A152C6C4EB630EE5CA5C3C3338001602D1E19B78C3C122A9B60E5BEF7949BA39DBD43A8730FFE07DCD2EDC688D4307ED1E524DF5AB988F5BC751FAC65AC8D4F3A2C47899A533623F91D02475EAC9247254693D4CDEA3F5A9A4663584C1EB4B07E3FFF306C3D43BDE2529F90BCCF95BDE14B9A113DAC4476D5EEF93199D3AA9B16A3CBBE54E6511FCB3B3A36EE285C7229F8F1326C8206771198079C8CFFE4C;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AFE7BBFFBFFD6D7AAA;
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFC0C;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1 .lut_mask = 16'hFFF0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N5
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N2
cycloneive_lcell_comb \MDR|RegData~5 (
// Equation(s):
// \MDR|RegData~5_combout  = (\ctl|Input~q  & ((\PC|pcPlusOne[11]~22_combout ))) # (!\ctl|Input~q  & (\BR|DataOut [11]))

	.dataa(\BR|DataOut [11]),
	.datab(gnd),
	.datac(\PC|pcPlusOne[11]~22_combout ),
	.datad(\ctl|Input~q ),
	.cin(gnd),
	.combout(\MDR|RegData~5_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~5 .lut_mask = 16'hF0AA;
defparam \MDR|RegData~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N3
dffeas \MDR|RegData[11] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[11] .is_wysiwyg = "true";
defparam \MDR|RegData[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N26
cycloneive_lcell_comb \MDR|DataOut[11]~feeder (
// Equation(s):
// \MDR|DataOut[11]~feeder_combout  = \MDR|RegData [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [11]),
	.cin(gnd),
	.combout(\MDR|DataOut[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[11]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N27
dffeas \MDR|DataOut[11] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[11] .is_wysiwyg = "true";
defparam \MDR|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneive_lcell_comb \WriteData[11]~5 (
// Equation(s):
// \WriteData[11]~5_combout  = (\ctl|MemtoReg~q  & ((\MDR|DataOut [11]))) # (!\ctl|MemtoReg~q  & (\DR|DataOut [11]))

	.dataa(\DR|DataOut [11]),
	.datab(gnd),
	.datac(\MDR|DataOut [11]),
	.datad(\ctl|MemtoReg~q ),
	.cin(gnd),
	.combout(\WriteData[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[11]~5 .lut_mask = 16'hF0AA;
defparam \WriteData[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \RF|RegFile~11 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[11]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~11 .is_wysiwyg = "true";
defparam \RF|RegFile~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
cycloneive_lcell_comb \RF|RegFile~138 (
// Equation(s):
// \RF|RegFile~138_combout  = (\RF|RegFile~11_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~11_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~138_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~138 .lut_mask = 16'h0022;
defparam \RF|RegFile~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N27
dffeas \BR|RegData[11] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~138_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[11] .is_wysiwyg = "true";
defparam \BR|RegData[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N17
dffeas \BR|DataOut[11] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[11] .is_wysiwyg = "true";
defparam \BR|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneive_lcell_comb \A[11]~5 (
// Equation(s):
// \A[11]~5_combout  = (\ctl|ALUSrc1~q  & (\PC|pcPlusOne[11]~22_combout )) # (!\ctl|ALUSrc1~q  & ((\BR|DataOut [11])))

	.dataa(\PC|pcPlusOne[11]~22_combout ),
	.datab(\ctl|ALUSrc1~q ),
	.datac(\BR|DataOut [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\A[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \A[11]~5 .lut_mask = 16'hB8B8;
defparam \A[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cycloneive_lcell_comb \IR|RegData~11 (
// Equation(s):
// \IR|RegData~11_combout  = (\ram|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \rst_n~input_o )

	.dataa(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|RegData~11_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~11 .lut_mask = 16'hA0A0;
defparam \IR|RegData~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N19
dffeas \IR|RegData[11] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[11] .is_wysiwyg = "true";
defparam \IR|RegData[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cycloneive_lcell_comb \IR|DataOut[11]~feeder (
// Equation(s):
// \IR|DataOut[11]~feeder_combout  = \IR|RegData [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|RegData [11]),
	.cin(gnd),
	.combout(\IR|DataOut[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|DataOut[11]~feeder .lut_mask = 16'hFF00;
defparam \IR|DataOut[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N27
dffeas \IR|DataOut[11] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|DataOut[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[11] .is_wysiwyg = "true";
defparam \IR|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cycloneive_lcell_comb \RF|RegFile~139 (
// Equation(s):
// \RF|RegFile~139_combout  = (!\IR|DataOut [12] & (!\IR|DataOut [11] & \RF|RegFile~11_q ))

	.dataa(\IR|DataOut [12]),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\RF|RegFile~11_q ),
	.cin(gnd),
	.combout(\RF|RegFile~139_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~139 .lut_mask = 16'h1100;
defparam \RF|RegFile~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cycloneive_lcell_comb \IR|RegData~13 (
// Equation(s):
// \IR|RegData~13_combout  = (\ram|altsyncram_component|auto_generated|altsyncram1|q_a [13] & \rst_n~input_o )

	.dataa(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|RegData~13_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~13 .lut_mask = 16'hA0A0;
defparam \IR|RegData~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N15
dffeas \IR|RegData[13] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[13] .is_wysiwyg = "true";
defparam \IR|RegData[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N31
dffeas \IR|DataOut[13] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|RegData [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[13] .is_wysiwyg = "true";
defparam \IR|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N27
dffeas \AR|RegData[11] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~139_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[11] .is_wysiwyg = "true";
defparam \AR|RegData[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N27
dffeas \AR|DataOut[11] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[11] .is_wysiwyg = "true";
defparam \AR|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cycloneive_lcell_comb \IR|RegData~1 (
// Equation(s):
// \IR|RegData~1_combout  = (\rst_n~input_o  & \ram|altsyncram_component|auto_generated|altsyncram1|q_a [7])

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\IR|RegData~1_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~1 .lut_mask = 16'hCC00;
defparam \IR|RegData~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N29
dffeas \IR|RegData[7] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[7] .is_wysiwyg = "true";
defparam \IR|RegData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cycloneive_lcell_comb \IR|DataOut[7]~feeder (
// Equation(s):
// \IR|DataOut[7]~feeder_combout  = \IR|RegData [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|RegData [7]),
	.cin(gnd),
	.combout(\IR|DataOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|DataOut[7]~feeder .lut_mask = 16'hFF00;
defparam \IR|DataOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N19
dffeas \IR|DataOut[7] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|DataOut[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[7] .is_wysiwyg = "true";
defparam \IR|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cycloneive_lcell_comb \B[11]~5 (
// Equation(s):
// \B[11]~5_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [7]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [11]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [11]),
	.datad(\IR|DataOut [7]),
	.cin(gnd),
	.combout(\B[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \B[11]~5 .lut_mask = 16'hFC30;
defparam \B[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N28
cycloneive_lcell_comb \MDR|RegData~6 (
// Equation(s):
// \MDR|RegData~6_combout  = (\ctl|Input~q  & ((\PC|pcPlusOne[10]~20_combout ))) # (!\ctl|Input~q  & (\BR|DataOut [10]))

	.dataa(\ctl|Input~q ),
	.datab(\BR|DataOut [10]),
	.datac(gnd),
	.datad(\PC|pcPlusOne[10]~20_combout ),
	.cin(gnd),
	.combout(\MDR|RegData~6_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~6 .lut_mask = 16'hEE44;
defparam \MDR|RegData~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N29
dffeas \MDR|RegData[10] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[10] .is_wysiwyg = "true";
defparam \MDR|RegData[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N4
cycloneive_lcell_comb \MDR|DataOut[10]~feeder (
// Equation(s):
// \MDR|DataOut[10]~feeder_combout  = \MDR|RegData [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [10]),
	.cin(gnd),
	.combout(\MDR|DataOut[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[10]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N5
dffeas \MDR|DataOut[10] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[10] .is_wysiwyg = "true";
defparam \MDR|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cycloneive_lcell_comb \WriteData[10]~6 (
// Equation(s):
// \WriteData[10]~6_combout  = (\ctl|MemtoReg~q  & ((\MDR|DataOut [10]))) # (!\ctl|MemtoReg~q  & (\DR|DataOut [10]))

	.dataa(gnd),
	.datab(\DR|DataOut [10]),
	.datac(\ctl|MemtoReg~q ),
	.datad(\MDR|DataOut [10]),
	.cin(gnd),
	.combout(\WriteData[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[10]~6 .lut_mask = 16'hFC0C;
defparam \WriteData[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N31
dffeas \RF|RegFile~10 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[10]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~10 .is_wysiwyg = "true";
defparam \RF|RegFile~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
cycloneive_lcell_comb \RF|RegFile~140 (
// Equation(s):
// \RF|RegFile~140_combout  = (!\IR|DataOut [9] & (\RF|RegFile~10_q  & !\IR|DataOut [8]))

	.dataa(\IR|DataOut [9]),
	.datab(\RF|RegFile~10_q ),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~140_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~140 .lut_mask = 16'h0044;
defparam \RF|RegFile~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N21
dffeas \BR|RegData[10] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~140_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[10] .is_wysiwyg = "true";
defparam \BR|RegData[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N19
dffeas \BR|DataOut[10] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[10] .is_wysiwyg = "true";
defparam \BR|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneive_lcell_comb \A[10]~6 (
// Equation(s):
// \A[10]~6_combout  = (\ctl|ALUSrc1~q  & (\PC|pcPlusOne[10]~20_combout )) # (!\ctl|ALUSrc1~q  & ((\BR|DataOut [10])))

	.dataa(gnd),
	.datab(\PC|pcPlusOne[10]~20_combout ),
	.datac(\BR|DataOut [10]),
	.datad(\ctl|ALUSrc1~q ),
	.cin(gnd),
	.combout(\A[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \A[10]~6 .lut_mask = 16'hCCF0;
defparam \A[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cycloneive_lcell_comb \RF|RegFile~143 (
// Equation(s):
// \RF|RegFile~143_combout  = (!\IR|DataOut [12] & (!\IR|DataOut [11] & \RF|RegFile~9_q ))

	.dataa(\IR|DataOut [12]),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\RF|RegFile~9_q ),
	.cin(gnd),
	.combout(\RF|RegFile~143_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~143 .lut_mask = 16'h1100;
defparam \RF|RegFile~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N15
dffeas \AR|RegData[9] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~143_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[9] .is_wysiwyg = "true";
defparam \AR|RegData[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N31
dffeas \AR|DataOut[9] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[9] .is_wysiwyg = "true";
defparam \AR|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cycloneive_lcell_comb \B[9]~7 (
// Equation(s):
// \B[9]~7_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [7]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [9]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [9]),
	.datad(\IR|DataOut [7]),
	.cin(gnd),
	.combout(\B[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \B[9]~7 .lut_mask = 16'hFC30;
defparam \B[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cycloneive_lcell_comb \RF|RegFile~145 (
// Equation(s):
// \RF|RegFile~145_combout  = (\RF|RegFile~8_q  & (!\IR|DataOut [11] & !\IR|DataOut [12]))

	.dataa(\RF|RegFile~8_q ),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\IR|DataOut [12]),
	.cin(gnd),
	.combout(\RF|RegFile~145_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~145 .lut_mask = 16'h0022;
defparam \RF|RegFile~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \AR|RegData[8] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~145_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[8] .is_wysiwyg = "true";
defparam \AR|RegData[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N25
dffeas \AR|DataOut[8] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[8] .is_wysiwyg = "true";
defparam \AR|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneive_lcell_comb \B[8]~8 (
// Equation(s):
// \B[8]~8_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [7]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [8]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [8]),
	.datad(\IR|DataOut [7]),
	.cin(gnd),
	.combout(\B[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \B[8]~8 .lut_mask = 16'hFC30;
defparam \B[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneive_lcell_comb \A[7]~9 (
// Equation(s):
// \A[7]~9_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[7]~14_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [7]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc1~q ),
	.datac(\BR|DataOut [7]),
	.datad(\PC|pcPlusOne[7]~14_combout ),
	.cin(gnd),
	.combout(\A[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \A[7]~9 .lut_mask = 16'hFC30;
defparam \A[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
cycloneive_lcell_comb \RF|RegFile~148 (
// Equation(s):
// \RF|RegFile~148_combout  = (\RF|RegFile~6_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~6_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~148_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~148 .lut_mask = 16'h0022;
defparam \RF|RegFile~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N13
dffeas \BR|RegData[6] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~148_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[6] .is_wysiwyg = "true";
defparam \BR|RegData[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N13
dffeas \BR|DataOut[6] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[6] .is_wysiwyg = "true";
defparam \BR|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N10
cycloneive_lcell_comb \MDR|RegData~10 (
// Equation(s):
// \MDR|RegData~10_combout  = (\ctl|Input~q  & ((\PC|pcPlusOne[6]~12_combout ))) # (!\ctl|Input~q  & (\BR|DataOut [6]))

	.dataa(\ctl|Input~q ),
	.datab(gnd),
	.datac(\BR|DataOut [6]),
	.datad(\PC|pcPlusOne[6]~12_combout ),
	.cin(gnd),
	.combout(\MDR|RegData~10_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~10 .lut_mask = 16'hFA50;
defparam \MDR|RegData~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N11
dffeas \MDR|RegData[6] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[6] .is_wysiwyg = "true";
defparam \MDR|RegData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N2
cycloneive_lcell_comb \MDR|DataOut[6]~feeder (
// Equation(s):
// \MDR|DataOut[6]~feeder_combout  = \MDR|RegData [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [6]),
	.cin(gnd),
	.combout(\MDR|DataOut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[6]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N3
dffeas \MDR|DataOut[6] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[6] .is_wysiwyg = "true";
defparam \MDR|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneive_lcell_comb \WriteData[6]~10 (
// Equation(s):
// \WriteData[6]~10_combout  = (\ctl|MemtoReg~q  & ((\MDR|DataOut [6]))) # (!\ctl|MemtoReg~q  & (\DR|DataOut [6]))

	.dataa(\DR|DataOut [6]),
	.datab(gnd),
	.datac(\MDR|DataOut [6]),
	.datad(\ctl|MemtoReg~q ),
	.cin(gnd),
	.combout(\WriteData[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[6]~10 .lut_mask = 16'hF0AA;
defparam \WriteData[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N9
dffeas \RF|RegFile~6 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~6 .is_wysiwyg = "true";
defparam \RF|RegFile~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cycloneive_lcell_comb \RF|RegFile~149 (
// Equation(s):
// \RF|RegFile~149_combout  = (\RF|RegFile~6_q  & (!\IR|DataOut [11] & !\IR|DataOut [12]))

	.dataa(\RF|RegFile~6_q ),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\IR|DataOut [12]),
	.cin(gnd),
	.combout(\RF|RegFile~149_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~149 .lut_mask = 16'h0022;
defparam \RF|RegFile~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N21
dffeas \AR|RegData[6] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~149_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[6] .is_wysiwyg = "true";
defparam \AR|RegData[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N13
dffeas \AR|DataOut[6] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[6] .is_wysiwyg = "true";
defparam \AR|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cycloneive_lcell_comb \IR|RegData~2 (
// Equation(s):
// \IR|RegData~2_combout  = (\rst_n~input_o  & \ram|altsyncram_component|auto_generated|altsyncram1|q_a [6])

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|RegData~2_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~2 .lut_mask = 16'hC0C0;
defparam \IR|RegData~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N25
dffeas \IR|RegData[6] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[6] .is_wysiwyg = "true";
defparam \IR|RegData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
cycloneive_lcell_comb \IR|DataOut[6]~feeder (
// Equation(s):
// \IR|DataOut[6]~feeder_combout  = \IR|RegData [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|RegData [6]),
	.cin(gnd),
	.combout(\IR|DataOut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|DataOut[6]~feeder .lut_mask = 16'hFF00;
defparam \IR|DataOut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N1
dffeas \IR|DataOut[6] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|DataOut[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[6] .is_wysiwyg = "true";
defparam \IR|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneive_lcell_comb \B[6]~10 (
// Equation(s):
// \B[6]~10_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [6]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [6]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [6]),
	.datad(\IR|DataOut [6]),
	.cin(gnd),
	.combout(\B[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \B[6]~10 .lut_mask = 16'hFC30;
defparam \B[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N14
cycloneive_lcell_comb \RF|RegFile~150 (
// Equation(s):
// \RF|RegFile~150_combout  = (!\IR|DataOut [9] & (\RF|RegFile~5_q  & !\IR|DataOut [8]))

	.dataa(\IR|DataOut [9]),
	.datab(\RF|RegFile~5_q ),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~150_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~150 .lut_mask = 16'h0044;
defparam \RF|RegFile~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N15
dffeas \BR|RegData[5] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~150_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[5] .is_wysiwyg = "true";
defparam \BR|RegData[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N29
dffeas \BR|DataOut[5] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[5] .is_wysiwyg = "true";
defparam \BR|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N28
cycloneive_lcell_comb \A[5]~11 (
// Equation(s):
// \A[5]~11_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[5]~10_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [5]))

	.dataa(\ctl|ALUSrc1~q ),
	.datab(\BR|DataOut [5]),
	.datac(gnd),
	.datad(\PC|pcPlusOne[5]~10_combout ),
	.cin(gnd),
	.combout(\A[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \A[5]~11 .lut_mask = 16'hEE44;
defparam \A[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
cycloneive_lcell_comb \MDR|RegData~12 (
// Equation(s):
// \MDR|RegData~12_combout  = (\ctl|Input~q  & (\PC|pcPlusOne[4]~8_combout )) # (!\ctl|Input~q  & ((\BR|DataOut [4])))

	.dataa(\PC|pcPlusOne[4]~8_combout ),
	.datab(\BR|DataOut [4]),
	.datac(gnd),
	.datad(\ctl|Input~q ),
	.cin(gnd),
	.combout(\MDR|RegData~12_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~12 .lut_mask = 16'hAACC;
defparam \MDR|RegData~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N29
dffeas \MDR|RegData[4] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[4] .is_wysiwyg = "true";
defparam \MDR|RegData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N4
cycloneive_lcell_comb \MDR|DataOut[4]~feeder (
// Equation(s):
// \MDR|DataOut[4]~feeder_combout  = \MDR|RegData [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [4]),
	.cin(gnd),
	.combout(\MDR|DataOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[4]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N5
dffeas \MDR|DataOut[4] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[4] .is_wysiwyg = "true";
defparam \MDR|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cycloneive_lcell_comb \WriteData[4]~12 (
// Equation(s):
// \WriteData[4]~12_combout  = (\ctl|MemtoReg~q  & (\MDR|DataOut [4])) # (!\ctl|MemtoReg~q  & ((\DR|DataOut [4])))

	.dataa(gnd),
	.datab(\MDR|DataOut [4]),
	.datac(\ctl|MemtoReg~q ),
	.datad(\DR|DataOut [4]),
	.cin(gnd),
	.combout(\WriteData[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[4]~12 .lut_mask = 16'hCFC0;
defparam \WriteData[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N17
dffeas \RF|RegFile~4 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~4 .is_wysiwyg = "true";
defparam \RF|RegFile~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cycloneive_lcell_comb \RF|RegFile~153 (
// Equation(s):
// \RF|RegFile~153_combout  = (!\IR|DataOut [12] & (!\IR|DataOut [11] & \RF|RegFile~4_q ))

	.dataa(\IR|DataOut [12]),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\RF|RegFile~4_q ),
	.cin(gnd),
	.combout(\RF|RegFile~153_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~153 .lut_mask = 16'h1100;
defparam \RF|RegFile~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N1
dffeas \AR|RegData[4] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~153_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[4] .is_wysiwyg = "true";
defparam \AR|RegData[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N1
dffeas \AR|DataOut[4] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[4] .is_wysiwyg = "true";
defparam \AR|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cycloneive_lcell_comb \IR|RegData~4 (
// Equation(s):
// \IR|RegData~4_combout  = (\ram|altsyncram_component|auto_generated|altsyncram1|q_a [4] & \rst_n~input_o )

	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(gnd),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\IR|RegData~4_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~4 .lut_mask = 16'hCC00;
defparam \IR|RegData~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N25
dffeas \IR|RegData[4] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[4] .is_wysiwyg = "true";
defparam \IR|RegData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
cycloneive_lcell_comb \IR|DataOut[4]~feeder (
// Equation(s):
// \IR|DataOut[4]~feeder_combout  = \IR|RegData [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|RegData [4]),
	.cin(gnd),
	.combout(\IR|DataOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|DataOut[4]~feeder .lut_mask = 16'hFF00;
defparam \IR|DataOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N23
dffeas \IR|DataOut[4] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|DataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[4] .is_wysiwyg = "true";
defparam \IR|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneive_lcell_comb \B[4]~12 (
// Equation(s):
// \B[4]~12_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [4]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [4]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [4]),
	.datad(\IR|DataOut [4]),
	.cin(gnd),
	.combout(\B[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \B[4]~12 .lut_mask = 16'hFC30;
defparam \B[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
cycloneive_lcell_comb \MDR|RegData~13 (
// Equation(s):
// \MDR|RegData~13_combout  = (\ctl|Input~q  & ((\PC|pcPlusOne[3]~6_combout ))) # (!\ctl|Input~q  & (\BR|DataOut [3]))

	.dataa(gnd),
	.datab(\BR|DataOut [3]),
	.datac(\PC|pcPlusOne[3]~6_combout ),
	.datad(\ctl|Input~q ),
	.cin(gnd),
	.combout(\MDR|RegData~13_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~13 .lut_mask = 16'hF0CC;
defparam \MDR|RegData~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N31
dffeas \MDR|RegData[3] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[3] .is_wysiwyg = "true";
defparam \MDR|RegData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N22
cycloneive_lcell_comb \MDR|DataOut[3]~feeder (
// Equation(s):
// \MDR|DataOut[3]~feeder_combout  = \MDR|RegData [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MDR|RegData [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MDR|DataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[3]~feeder .lut_mask = 16'hF0F0;
defparam \MDR|DataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N23
dffeas \MDR|DataOut[3] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[3] .is_wysiwyg = "true";
defparam \MDR|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneive_lcell_comb \WriteData[3]~13 (
// Equation(s):
// \WriteData[3]~13_combout  = (\ctl|MemtoReg~q  & ((\MDR|DataOut [3]))) # (!\ctl|MemtoReg~q  & (\DR|DataOut [3]))

	.dataa(\DR|DataOut [3]),
	.datab(\MDR|DataOut [3]),
	.datac(gnd),
	.datad(\ctl|MemtoReg~q ),
	.cin(gnd),
	.combout(\WriteData[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[3]~13 .lut_mask = 16'hCCAA;
defparam \WriteData[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N27
dffeas \RF|RegFile~3 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~3 .is_wysiwyg = "true";
defparam \RF|RegFile~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N2
cycloneive_lcell_comb \RF|RegFile~154 (
// Equation(s):
// \RF|RegFile~154_combout  = (\RF|RegFile~3_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~3_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~154_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~154 .lut_mask = 16'h0022;
defparam \RF|RegFile~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N3
dffeas \BR|RegData[3] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~154_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[3] .is_wysiwyg = "true";
defparam \BR|RegData[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \BR|DataOut[3] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[3] .is_wysiwyg = "true";
defparam \BR|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneive_lcell_comb \A[3]~13 (
// Equation(s):
// \A[3]~13_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[3]~6_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [3]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc1~q ),
	.datac(\BR|DataOut [3]),
	.datad(\PC|pcPlusOne[3]~6_combout ),
	.cin(gnd),
	.combout(\A[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \A[3]~13 .lut_mask = 16'hFC30;
defparam \A[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N28
cycloneive_lcell_comb \RF|RegFile~156 (
// Equation(s):
// \RF|RegFile~156_combout  = (!\IR|DataOut [9] & (\RF|RegFile~2_q  & !\IR|DataOut [8]))

	.dataa(\IR|DataOut [9]),
	.datab(\RF|RegFile~2_q ),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~156_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~156 .lut_mask = 16'h0044;
defparam \RF|RegFile~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N29
dffeas \BR|RegData[2] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~156_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[2] .is_wysiwyg = "true";
defparam \BR|RegData[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N31
dffeas \BR|DataOut[2] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[2] .is_wysiwyg = "true";
defparam \BR|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N2
cycloneive_lcell_comb \MDR|RegData~14 (
// Equation(s):
// \MDR|RegData~14_combout  = (\ctl|Input~q  & (\PC|pcPlusOne[2]~4_combout )) # (!\ctl|Input~q  & ((\BR|DataOut [2])))

	.dataa(gnd),
	.datab(\ctl|Input~q ),
	.datac(\PC|pcPlusOne[2]~4_combout ),
	.datad(\BR|DataOut [2]),
	.cin(gnd),
	.combout(\MDR|RegData~14_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~14 .lut_mask = 16'hF3C0;
defparam \MDR|RegData~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N3
dffeas \MDR|RegData[2] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[2] .is_wysiwyg = "true";
defparam \MDR|RegData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
cycloneive_lcell_comb \MDR|DataOut[2]~feeder (
// Equation(s):
// \MDR|DataOut[2]~feeder_combout  = \MDR|RegData [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MDR|RegData [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MDR|DataOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[2]~feeder .lut_mask = 16'hF0F0;
defparam \MDR|DataOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N17
dffeas \MDR|DataOut[2] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[2] .is_wysiwyg = "true";
defparam \MDR|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneive_lcell_comb \WriteData[2]~14 (
// Equation(s):
// \WriteData[2]~14_combout  = (\ctl|MemtoReg~q  & (\MDR|DataOut [2])) # (!\ctl|MemtoReg~q  & ((\DR|DataOut [2])))

	.dataa(\ctl|MemtoReg~q ),
	.datab(\MDR|DataOut [2]),
	.datac(\DR|DataOut [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\WriteData[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[2]~14 .lut_mask = 16'hD8D8;
defparam \WriteData[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N13
dffeas \RF|RegFile~2 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~2 .is_wysiwyg = "true";
defparam \RF|RegFile~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cycloneive_lcell_comb \RF|RegFile~157 (
// Equation(s):
// \RF|RegFile~157_combout  = (\RF|RegFile~2_q  & (!\IR|DataOut [11] & !\IR|DataOut [12]))

	.dataa(\RF|RegFile~2_q ),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\IR|DataOut [12]),
	.cin(gnd),
	.combout(\RF|RegFile~157_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~157 .lut_mask = 16'h0022;
defparam \RF|RegFile~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N29
dffeas \AR|RegData[2] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~157_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[2] .is_wysiwyg = "true";
defparam \AR|RegData[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N29
dffeas \AR|DataOut[2] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[2] .is_wysiwyg = "true";
defparam \AR|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
cycloneive_lcell_comb \PC|pc~15 (
// Equation(s):
// \PC|pc~15_combout  = (!\PC|pc[6]~19_combout  & \PC|pcPlusOne[14]~28_combout )

	.dataa(\PC|pc[6]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pcPlusOne[14]~28_combout ),
	.cin(gnd),
	.combout(\PC|pc~15_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~15 .lut_mask = 16'h5500;
defparam \PC|pc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N23
dffeas \PC|pc[14] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[14] .is_wysiwyg = "true";
defparam \PC|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneive_lcell_comb \PC|pcPlusOne[14]~28 (
// Equation(s):
// \PC|pcPlusOne[14]~28_combout  = (\PC|pc [14] & (\PC|pcPlusOne[13]~27  $ (GND))) # (!\PC|pc [14] & (!\PC|pcPlusOne[13]~27  & VCC))
// \PC|pcPlusOne[14]~29  = CARRY((\PC|pc [14] & !\PC|pcPlusOne[13]~27 ))

	.dataa(\PC|pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pcPlusOne[13]~27 ),
	.combout(\PC|pcPlusOne[14]~28_combout ),
	.cout(\PC|pcPlusOne[14]~29 ));
// synopsys translate_off
defparam \PC|pcPlusOne[14]~28 .lut_mask = 16'hA50A;
defparam \PC|pcPlusOne[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
cycloneive_lcell_comb \MDR|RegData~2 (
// Equation(s):
// \MDR|RegData~2_combout  = (\ctl|Input~q  & (\PC|pcPlusOne[14]~28_combout )) # (!\ctl|Input~q  & ((\BR|DataOut [14])))

	.dataa(\ctl|Input~q ),
	.datab(\PC|pcPlusOne[14]~28_combout ),
	.datac(gnd),
	.datad(\BR|DataOut [14]),
	.cin(gnd),
	.combout(\MDR|RegData~2_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~2 .lut_mask = 16'hDD88;
defparam \MDR|RegData~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N13
dffeas \MDR|RegData[14] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[14] .is_wysiwyg = "true";
defparam \MDR|RegData[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N20
cycloneive_lcell_comb \MDR|DataOut[14]~feeder (
// Equation(s):
// \MDR|DataOut[14]~feeder_combout  = \MDR|RegData [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [14]),
	.cin(gnd),
	.combout(\MDR|DataOut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[14]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N21
dffeas \MDR|DataOut[14] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[14] .is_wysiwyg = "true";
defparam \MDR|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneive_lcell_comb \WriteData[14]~2 (
// Equation(s):
// \WriteData[14]~2_combout  = (\ctl|MemtoReg~q  & ((\MDR|DataOut [14]))) # (!\ctl|MemtoReg~q  & (\DR|DataOut [14]))

	.dataa(\ctl|MemtoReg~q ),
	.datab(\DR|DataOut [14]),
	.datac(gnd),
	.datad(\MDR|DataOut [14]),
	.cin(gnd),
	.combout(\WriteData[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[14]~2 .lut_mask = 16'hEE44;
defparam \WriteData[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N19
dffeas \RF|RegFile~14 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~14 .is_wysiwyg = "true";
defparam \RF|RegFile~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N4
cycloneive_lcell_comb \RF|RegFile~132 (
// Equation(s):
// \RF|RegFile~132_combout  = (\RF|RegFile~14_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~14_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~132_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~132 .lut_mask = 16'h0022;
defparam \RF|RegFile~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N5
dffeas \BR|RegData[14] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~132_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[14] .is_wysiwyg = "true";
defparam \BR|RegData[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N27
dffeas \BR|DataOut[14] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[14] .is_wysiwyg = "true";
defparam \BR|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneive_lcell_comb \A[14]~2 (
// Equation(s):
// \A[14]~2_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[14]~28_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [14]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc1~q ),
	.datac(\BR|DataOut [14]),
	.datad(\PC|pcPlusOne[14]~28_combout ),
	.cin(gnd),
	.combout(\A[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \A[14]~2 .lut_mask = 16'hFC30;
defparam \A[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cycloneive_lcell_comb \RF|RegFile~133 (
// Equation(s):
// \RF|RegFile~133_combout  = (\RF|RegFile~14_q  & (!\IR|DataOut [11] & !\IR|DataOut [12]))

	.dataa(\RF|RegFile~14_q ),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\IR|DataOut [12]),
	.cin(gnd),
	.combout(\RF|RegFile~133_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~133 .lut_mask = 16'h0022;
defparam \RF|RegFile~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N5
dffeas \AR|RegData[14] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~133_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[14] .is_wysiwyg = "true";
defparam \AR|RegData[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N5
dffeas \AR|DataOut[14] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[14] .is_wysiwyg = "true";
defparam \AR|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cycloneive_lcell_comb \B[14]~2 (
// Equation(s):
// \B[14]~2_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [7]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [14]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [14]),
	.datad(\IR|DataOut [7]),
	.cin(gnd),
	.combout(\B[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B[14]~2 .lut_mask = 16'hFC30;
defparam \B[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N6
cycloneive_lcell_comb \RF|RegFile~135 (
// Equation(s):
// \RF|RegFile~135_combout  = (\RF|RegFile~13_q  & (!\IR|DataOut [11] & !\IR|DataOut [12]))

	.dataa(\RF|RegFile~13_q ),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\IR|DataOut [12]),
	.cin(gnd),
	.combout(\RF|RegFile~135_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~135 .lut_mask = 16'h0022;
defparam \RF|RegFile~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N7
dffeas \AR|RegData[13] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~135_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[13] .is_wysiwyg = "true";
defparam \AR|RegData[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N15
dffeas \AR|DataOut[13] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[13] .is_wysiwyg = "true";
defparam \AR|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneive_lcell_comb \B[13]~3 (
// Equation(s):
// \B[13]~3_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [7]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [13]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [13]),
	.datad(\IR|DataOut [7]),
	.cin(gnd),
	.combout(\B[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \B[13]~3 .lut_mask = 16'hFC30;
defparam \B[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cycloneive_lcell_comb \RF|RegFile~137 (
// Equation(s):
// \RF|RegFile~137_combout  = (\RF|RegFile~12_q  & (!\IR|DataOut [11] & !\IR|DataOut [12]))

	.dataa(\RF|RegFile~12_q ),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\IR|DataOut [12]),
	.cin(gnd),
	.combout(\RF|RegFile~137_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~137 .lut_mask = 16'h0022;
defparam \RF|RegFile~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N9
dffeas \AR|RegData[12] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~137_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[12] .is_wysiwyg = "true";
defparam \AR|RegData[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N9
dffeas \AR|DataOut[12] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[12] .is_wysiwyg = "true";
defparam \AR|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneive_lcell_comb \B[12]~4 (
// Equation(s):
// \B[12]~4_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [7]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [12]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [12]),
	.datad(\IR|DataOut [7]),
	.cin(gnd),
	.combout(\B[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \B[12]~4 .lut_mask = 16'hFC30;
defparam \B[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneive_lcell_comb \ALU|Add0~22 (
// Equation(s):
// \ALU|Add0~22_combout  = (\A[11]~5_combout  & ((\B[11]~5_combout  & (\ALU|Add0~21  & VCC)) # (!\B[11]~5_combout  & (!\ALU|Add0~21 )))) # (!\A[11]~5_combout  & ((\B[11]~5_combout  & (!\ALU|Add0~21 )) # (!\B[11]~5_combout  & ((\ALU|Add0~21 ) # (GND)))))
// \ALU|Add0~23  = CARRY((\A[11]~5_combout  & (!\B[11]~5_combout  & !\ALU|Add0~21 )) # (!\A[11]~5_combout  & ((!\ALU|Add0~21 ) # (!\B[11]~5_combout ))))

	.dataa(\A[11]~5_combout ),
	.datab(\B[11]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~21 ),
	.combout(\ALU|Add0~22_combout ),
	.cout(\ALU|Add0~23 ));
// synopsys translate_off
defparam \ALU|Add0~22 .lut_mask = 16'h9617;
defparam \ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneive_lcell_comb \ALU|Add0~24 (
// Equation(s):
// \ALU|Add0~24_combout  = ((\A[12]~4_combout  $ (\B[12]~4_combout  $ (!\ALU|Add0~23 )))) # (GND)
// \ALU|Add0~25  = CARRY((\A[12]~4_combout  & ((\B[12]~4_combout ) # (!\ALU|Add0~23 ))) # (!\A[12]~4_combout  & (\B[12]~4_combout  & !\ALU|Add0~23 )))

	.dataa(\A[12]~4_combout ),
	.datab(\B[12]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~23 ),
	.combout(\ALU|Add0~24_combout ),
	.cout(\ALU|Add0~25 ));
// synopsys translate_off
defparam \ALU|Add0~24 .lut_mask = 16'h698E;
defparam \ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneive_lcell_comb \ALU|Add0~26 (
// Equation(s):
// \ALU|Add0~26_combout  = (\A[13]~3_combout  & ((\B[13]~3_combout  & (\ALU|Add0~25  & VCC)) # (!\B[13]~3_combout  & (!\ALU|Add0~25 )))) # (!\A[13]~3_combout  & ((\B[13]~3_combout  & (!\ALU|Add0~25 )) # (!\B[13]~3_combout  & ((\ALU|Add0~25 ) # (GND)))))
// \ALU|Add0~27  = CARRY((\A[13]~3_combout  & (!\B[13]~3_combout  & !\ALU|Add0~25 )) # (!\A[13]~3_combout  & ((!\ALU|Add0~25 ) # (!\B[13]~3_combout ))))

	.dataa(\A[13]~3_combout ),
	.datab(\B[13]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~25 ),
	.combout(\ALU|Add0~26_combout ),
	.cout(\ALU|Add0~27 ));
// synopsys translate_off
defparam \ALU|Add0~26 .lut_mask = 16'h9617;
defparam \ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneive_lcell_comb \ALU|Add0~28 (
// Equation(s):
// \ALU|Add0~28_combout  = ((\A[14]~2_combout  $ (\B[14]~2_combout  $ (!\ALU|Add0~27 )))) # (GND)
// \ALU|Add0~29  = CARRY((\A[14]~2_combout  & ((\B[14]~2_combout ) # (!\ALU|Add0~27 ))) # (!\A[14]~2_combout  & (\B[14]~2_combout  & !\ALU|Add0~27 )))

	.dataa(\A[14]~2_combout ),
	.datab(\B[14]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~27 ),
	.combout(\ALU|Add0~28_combout ),
	.cout(\ALU|Add0~29 ));
// synopsys translate_off
defparam \ALU|Add0~28 .lut_mask = 16'h698E;
defparam \ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneive_lcell_comb \DR|RegData~37 (
// Equation(s):
// \DR|RegData~37_combout  = (\ALU|Add0~28_combout  & (\rst_n~input_o  & !\ctl|ALUorShifter~q ))

	.dataa(\ALU|Add0~28_combout ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\ctl|ALUorShifter~q ),
	.cin(gnd),
	.combout(\DR|RegData~37_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~37 .lut_mask = 16'h00A0;
defparam \DR|RegData~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N25
dffeas \DR|RegData[14] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[14] .is_wysiwyg = "true";
defparam \DR|RegData[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneive_lcell_comb \DR|DataOut[14]~feeder (
// Equation(s):
// \DR|DataOut[14]~feeder_combout  = \DR|RegData [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DR|RegData [14]),
	.cin(gnd),
	.combout(\DR|DataOut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DR|DataOut[14]~feeder .lut_mask = 16'hFF00;
defparam \DR|DataOut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N25
dffeas \DR|DataOut[14] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|DataOut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[14] .is_wysiwyg = "true";
defparam \DR|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y25_N0
cycloneive_ram_block \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\ctl|MemWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\a0|p[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DR|DataOut [14],\DR|DataOut [2]}),
	.portaaddr({\PC|pc [11],\PC|pc [10],\PC|pc [9],\PC|pc [8],\PC|pc [7],\PC|pc [6],\PC|pc [5],\PC|pc [4],\PC|pc [3],\PC|pc [2],\PC|pc [1],\PC|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "BubbleSort.mif";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_3qk1:auto_generated|altsyncram_14b2:altsyncram1|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'hC1F72BBA6C8A9893D68C61EE6BC53C287D963EF967BD39F72B40E09A7EEC35DFCC82BC1AC32BFF7F27834D7F5026EA0F142727BA6243CF14064770D319661D6372557602A699FE6031D9443D6742D03D788A738C245119A61AD037F22DB55FC1CABB9FB2780853466B9F0F638BA6CF93F7488F2DDE89EA159974C2AD4ACD332151DFF95BFA3A81151CF90F95CCFCFB42973AFA047115EC32222F527135BC88FAE822CA07A9E0A162B3A988FA0046119EBB267BFA4974913394977AA56C618F34066A739A51F4050429F102713081DDA925C42005297C9BB9F0489EAA039DC04A0B8626785C812D2AF11BD1A815B60CAD935EE97FEEEA2EB05DAE13CA78E898F7;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008A2228A228A28822A0;
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hACAC;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N3
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hD8D8;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N13
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
cycloneive_lcell_comb \IR|RegData~6 (
// Equation(s):
// \IR|RegData~6_combout  = (\rst_n~input_o  & \ram|altsyncram_component|auto_generated|altsyncram1|q_a [2])

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|RegData~6_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~6 .lut_mask = 16'hC0C0;
defparam \IR|RegData~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N21
dffeas \IR|RegData[2] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[2] .is_wysiwyg = "true";
defparam \IR|RegData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
cycloneive_lcell_comb \IR|DataOut[2]~feeder (
// Equation(s):
// \IR|DataOut[2]~feeder_combout  = \IR|RegData [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|RegData [2]),
	.cin(gnd),
	.combout(\IR|DataOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|DataOut[2]~feeder .lut_mask = 16'hFF00;
defparam \IR|DataOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N27
dffeas \IR|DataOut[2] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|DataOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[2] .is_wysiwyg = "true";
defparam \IR|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneive_lcell_comb \B[2]~14 (
// Equation(s):
// \B[2]~14_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [2]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [2]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [2]),
	.datad(\IR|DataOut [2]),
	.cin(gnd),
	.combout(\B[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \B[2]~14 .lut_mask = 16'hFC30;
defparam \B[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N14
cycloneive_lcell_comb \A[2]~14 (
// Equation(s):
// \A[2]~14_combout  = (\ctl|ALUSrc1~q  & (\PC|pcPlusOne[2]~4_combout )) # (!\ctl|ALUSrc1~q  & ((\BR|DataOut [2])))

	.dataa(\ctl|ALUSrc1~q ),
	.datab(gnd),
	.datac(\PC|pcPlusOne[2]~4_combout ),
	.datad(\BR|DataOut [2]),
	.cin(gnd),
	.combout(\A[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \A[2]~14 .lut_mask = 16'hF5A0;
defparam \A[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N30
cycloneive_lcell_comb \RF|RegFile~158 (
// Equation(s):
// \RF|RegFile~158_combout  = (\RF|RegFile~1_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~1_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~158_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~158 .lut_mask = 16'h0022;
defparam \RF|RegFile~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N31
dffeas \BR|RegData[1] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~158_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[1] .is_wysiwyg = "true";
defparam \BR|RegData[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N15
dffeas \BR|DataOut[1] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[1] .is_wysiwyg = "true";
defparam \BR|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
cycloneive_lcell_comb \MDR|RegData~15 (
// Equation(s):
// \MDR|RegData~15_combout  = (\ctl|Input~q  & ((\PC|pcPlusOne[1]~2_combout ))) # (!\ctl|Input~q  & (\BR|DataOut [1]))

	.dataa(\ctl|Input~q ),
	.datab(gnd),
	.datac(\BR|DataOut [1]),
	.datad(\PC|pcPlusOne[1]~2_combout ),
	.cin(gnd),
	.combout(\MDR|RegData~15_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~15 .lut_mask = 16'hFA50;
defparam \MDR|RegData~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N1
dffeas \MDR|RegData[1] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[1] .is_wysiwyg = "true";
defparam \MDR|RegData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N26
cycloneive_lcell_comb \MDR|DataOut[1]~feeder (
// Equation(s):
// \MDR|DataOut[1]~feeder_combout  = \MDR|RegData [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [1]),
	.cin(gnd),
	.combout(\MDR|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N27
dffeas \MDR|DataOut[1] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[1] .is_wysiwyg = "true";
defparam \MDR|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneive_lcell_comb \A[1]~15 (
// Equation(s):
// \A[1]~15_combout  = (\ctl|ALUSrc1~q  & (\PC|pcPlusOne[1]~2_combout )) # (!\ctl|ALUSrc1~q  & ((\BR|DataOut [1])))

	.dataa(\PC|pcPlusOne[1]~2_combout ),
	.datab(\ctl|ALUSrc1~q ),
	.datac(\BR|DataOut [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\A[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \A[1]~15 .lut_mask = 16'hB8B8;
defparam \A[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cycloneive_lcell_comb \RF|RegFile~129 (
// Equation(s):
// \RF|RegFile~129_combout  = (!\IR|DataOut [12] & (!\IR|DataOut [11] & \RF|RegFile~0_q ))

	.dataa(\IR|DataOut [12]),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\RF|RegFile~0_q ),
	.cin(gnd),
	.combout(\RF|RegFile~129_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~129 .lut_mask = 16'h1100;
defparam \RF|RegFile~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N17
dffeas \AR|RegData[0] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~129_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[0] .is_wysiwyg = "true";
defparam \AR|RegData[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N17
dffeas \AR|DataOut[0] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[0] .is_wysiwyg = "true";
defparam \AR|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y23_N0
cycloneive_ram_block \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\ctl|MemWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\a0|p[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DR|DataOut [1],\DR|DataOut [0]}),
	.portaaddr({\PC|pc [11],\PC|pc [10],\PC|pc [9],\PC|pc [8],\PC|pc [7],\PC|pc [6],\PC|pc [5],\PC|pc [4],\PC|pc [3],\PC|pc [2],\PC|pc [1],\PC|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "BubbleSort.mif";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_3qk1:auto_generated|altsyncram_14b2:altsyncram1|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h168846107E58CAB6A2033C04E385435BDFEFD1052E5C7B1321AA507C6E1F2FF03635B630B2B2ED26CB0E750223C61E4EFF02AF66AC4DE4AE71B9A225EFA945170C33F1C4582DE54E7631EE5934339402C20E47325FD0DBD97C303047667FB63A6BA574C19A640C73797548026EDA3D53F14C6005F63A660DD834181A66BA6087AE31506A5C4FE921210AB1B2A40EB5BA4573EED4A996F6296D24030C9C2F166E11BBA9EE98F74F89EBE1B1F4A0EDA847E81ABB420B44FD7689FC65EC5004CAFD991935FC3254A4B122AD8794CC5CEC46E233910AD69A1467DD3EE3DDCE5AE4DC81B73E9849241A878E94B206C8EE55652885A0BA70DD9354A6A033ACF12AE3FC;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002040C104C104610229;
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
cycloneive_lcell_comb \IR|RegData~0 (
// Equation(s):
// \IR|RegData~0_combout  = (\rst_n~input_o  & \ram|altsyncram_component|auto_generated|altsyncram1|q_a [0])

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\IR|RegData~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~0 .lut_mask = 16'hCC00;
defparam \IR|RegData~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N7
dffeas \IR|RegData[0] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[0] .is_wysiwyg = "true";
defparam \IR|RegData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cycloneive_lcell_comb \IR|DataOut[0]~feeder (
// Equation(s):
// \IR|DataOut[0]~feeder_combout  = \IR|RegData [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|RegData [0]),
	.cin(gnd),
	.combout(\IR|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \IR|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N3
dffeas \IR|DataOut[0] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|DataOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[0] .is_wysiwyg = "true";
defparam \IR|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneive_lcell_comb \B[0]~0 (
// Equation(s):
// \B[0]~0_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [0]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [0]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [0]),
	.datad(\IR|DataOut [0]),
	.cin(gnd),
	.combout(\B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B[0]~0 .lut_mask = 16'hFC30;
defparam \B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \ALU|Add0~0 (
// Equation(s):
// \ALU|Add0~0_combout  = (\A[0]~0_combout  & (\B[0]~0_combout  $ (VCC))) # (!\A[0]~0_combout  & (\B[0]~0_combout  & VCC))
// \ALU|Add0~1  = CARRY((\A[0]~0_combout  & \B[0]~0_combout ))

	.dataa(\A[0]~0_combout ),
	.datab(\B[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add0~0_combout ),
	.cout(\ALU|Add0~1 ));
// synopsys translate_off
defparam \ALU|Add0~0 .lut_mask = 16'h6688;
defparam \ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneive_lcell_comb \DR|RegData~33 (
// Equation(s):
// \DR|RegData~33_combout  = (!\ctl|ALUorShifter~q  & (\ALU|Add0~0_combout  & \rst_n~input_o ))

	.dataa(\ctl|ALUorShifter~q ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR|RegData~33_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~33 .lut_mask = 16'h4040;
defparam \DR|RegData~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N9
dffeas \DR|RegData[0] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[0] .is_wysiwyg = "true";
defparam \DR|RegData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cycloneive_lcell_comb \DR|DataOut[0]~feeder (
// Equation(s):
// \DR|DataOut[0]~feeder_combout  = \DR|RegData [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DR|RegData [0]),
	.cin(gnd),
	.combout(\DR|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DR|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \DR|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N1
dffeas \DR|DataOut[0] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|DataOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[0] .is_wysiwyg = "true";
defparam \DR|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
cycloneive_lcell_comb \MDR|RegData~0 (
// Equation(s):
// \MDR|RegData~0_combout  = (\ctl|Input~q  & ((\PC|pcPlusOne[0]~0_combout ))) # (!\ctl|Input~q  & (\BR|DataOut [0]))

	.dataa(\ctl|Input~q ),
	.datab(\BR|DataOut [0]),
	.datac(\PC|pcPlusOne[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MDR|RegData~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~0 .lut_mask = 16'hE4E4;
defparam \MDR|RegData~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N25
dffeas \MDR|RegData[0] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[0] .is_wysiwyg = "true";
defparam \MDR|RegData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
cycloneive_lcell_comb \MDR|DataOut[0]~feeder (
// Equation(s):
// \MDR|DataOut[0]~feeder_combout  = \MDR|RegData [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [0]),
	.cin(gnd),
	.combout(\MDR|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N9
dffeas \MDR|DataOut[0] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[0] .is_wysiwyg = "true";
defparam \MDR|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneive_lcell_comb \WriteData[0]~0 (
// Equation(s):
// \WriteData[0]~0_combout  = (\ctl|MemtoReg~q  & ((\MDR|DataOut [0]))) # (!\ctl|MemtoReg~q  & (\DR|DataOut [0]))

	.dataa(\ctl|MemtoReg~q ),
	.datab(gnd),
	.datac(\DR|DataOut [0]),
	.datad(\MDR|DataOut [0]),
	.cin(gnd),
	.combout(\WriteData[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[0]~0 .lut_mask = 16'hFA50;
defparam \WriteData[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N25
dffeas \RF|RegFile~0 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~0 .is_wysiwyg = "true";
defparam \RF|RegFile~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
cycloneive_lcell_comb \RF|RegFile~128 (
// Equation(s):
// \RF|RegFile~128_combout  = (\RF|RegFile~0_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~0_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~128_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~128 .lut_mask = 16'h0022;
defparam \RF|RegFile~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N17
dffeas \BR|RegData[0] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~128_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[0] .is_wysiwyg = "true";
defparam \BR|RegData[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N7
dffeas \BR|DataOut[0] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[0] .is_wysiwyg = "true";
defparam \BR|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneive_lcell_comb \A[0]~0 (
// Equation(s):
// \A[0]~0_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[0]~0_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [0]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc1~q ),
	.datac(\BR|DataOut [0]),
	.datad(\PC|pcPlusOne[0]~0_combout ),
	.cin(gnd),
	.combout(\A[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \A[0]~0 .lut_mask = 16'hFC30;
defparam \A[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneive_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_combout  = (\B[1]~15_combout  & ((\A[1]~15_combout  & (\ALU|Add0~1  & VCC)) # (!\A[1]~15_combout  & (!\ALU|Add0~1 )))) # (!\B[1]~15_combout  & ((\A[1]~15_combout  & (!\ALU|Add0~1 )) # (!\A[1]~15_combout  & ((\ALU|Add0~1 ) # (GND)))))
// \ALU|Add0~3  = CARRY((\B[1]~15_combout  & (!\A[1]~15_combout  & !\ALU|Add0~1 )) # (!\B[1]~15_combout  & ((!\ALU|Add0~1 ) # (!\A[1]~15_combout ))))

	.dataa(\B[1]~15_combout ),
	.datab(\A[1]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~1 ),
	.combout(\ALU|Add0~2_combout ),
	.cout(\ALU|Add0~3 ));
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h9617;
defparam \ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneive_lcell_comb \DR|RegData~35 (
// Equation(s):
// \DR|RegData~35_combout  = (!\ctl|ALUorShifter~q  & (\ALU|Add0~2_combout  & \rst_n~input_o ))

	.dataa(\ctl|ALUorShifter~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR|RegData~35_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~35 .lut_mask = 16'h4040;
defparam \DR|RegData~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N3
dffeas \DR|RegData[1] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[1] .is_wysiwyg = "true";
defparam \DR|RegData[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N25
dffeas \DR|DataOut[1] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DR|RegData [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[1] .is_wysiwyg = "true";
defparam \DR|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cycloneive_lcell_comb \WriteData[1]~15 (
// Equation(s):
// \WriteData[1]~15_combout  = (\ctl|MemtoReg~q  & (\MDR|DataOut [1])) # (!\ctl|MemtoReg~q  & ((\DR|DataOut [1])))

	.dataa(\ctl|MemtoReg~q ),
	.datab(gnd),
	.datac(\MDR|DataOut [1]),
	.datad(\DR|DataOut [1]),
	.cin(gnd),
	.combout(\WriteData[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[1]~15 .lut_mask = 16'hF5A0;
defparam \WriteData[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N27
dffeas \RF|RegFile~1 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~1 .is_wysiwyg = "true";
defparam \RF|RegFile~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cycloneive_lcell_comb \RF|RegFile~159 (
// Equation(s):
// \RF|RegFile~159_combout  = (\RF|RegFile~1_q  & (!\IR|DataOut [11] & !\IR|DataOut [12]))

	.dataa(\RF|RegFile~1_q ),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\IR|DataOut [12]),
	.cin(gnd),
	.combout(\RF|RegFile~159_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~159 .lut_mask = 16'h0022;
defparam \RF|RegFile~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N23
dffeas \AR|RegData[1] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~159_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[1] .is_wysiwyg = "true";
defparam \AR|RegData[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N7
dffeas \AR|DataOut[1] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[1] .is_wysiwyg = "true";
defparam \AR|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cycloneive_lcell_comb \IR|RegData~7 (
// Equation(s):
// \IR|RegData~7_combout  = (\rst_n~input_o  & \ram|altsyncram_component|auto_generated|altsyncram1|q_a [1])

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|RegData~7_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~7 .lut_mask = 16'hC0C0;
defparam \IR|RegData~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N11
dffeas \IR|RegData[1] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[1] .is_wysiwyg = "true";
defparam \IR|RegData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cycloneive_lcell_comb \IR|DataOut[1]~feeder (
// Equation(s):
// \IR|DataOut[1]~feeder_combout  = \IR|RegData [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|RegData [1]),
	.cin(gnd),
	.combout(\IR|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \IR|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N27
dffeas \IR|DataOut[1] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|DataOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[1] .is_wysiwyg = "true";
defparam \IR|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneive_lcell_comb \B[1]~15 (
// Equation(s):
// \B[1]~15_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [1]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [1]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [1]),
	.datad(\IR|DataOut [1]),
	.cin(gnd),
	.combout(\B[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \B[1]~15 .lut_mask = 16'hFC30;
defparam \B[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneive_lcell_comb \ALU|Add0~4 (
// Equation(s):
// \ALU|Add0~4_combout  = ((\B[2]~14_combout  $ (\A[2]~14_combout  $ (!\ALU|Add0~3 )))) # (GND)
// \ALU|Add0~5  = CARRY((\B[2]~14_combout  & ((\A[2]~14_combout ) # (!\ALU|Add0~3 ))) # (!\B[2]~14_combout  & (\A[2]~14_combout  & !\ALU|Add0~3 )))

	.dataa(\B[2]~14_combout ),
	.datab(\A[2]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~3 ),
	.combout(\ALU|Add0~4_combout ),
	.cout(\ALU|Add0~5 ));
// synopsys translate_off
defparam \ALU|Add0~4 .lut_mask = 16'h698E;
defparam \ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneive_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = (\B[3]~13_combout  & ((\A[3]~13_combout  & (\ALU|Add0~5  & VCC)) # (!\A[3]~13_combout  & (!\ALU|Add0~5 )))) # (!\B[3]~13_combout  & ((\A[3]~13_combout  & (!\ALU|Add0~5 )) # (!\A[3]~13_combout  & ((\ALU|Add0~5 ) # (GND)))))
// \ALU|Add0~7  = CARRY((\B[3]~13_combout  & (!\A[3]~13_combout  & !\ALU|Add0~5 )) # (!\B[3]~13_combout  & ((!\ALU|Add0~5 ) # (!\A[3]~13_combout ))))

	.dataa(\B[3]~13_combout ),
	.datab(\A[3]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~5 ),
	.combout(\ALU|Add0~6_combout ),
	.cout(\ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'h9617;
defparam \ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneive_lcell_comb \ALU|Add0~8 (
// Equation(s):
// \ALU|Add0~8_combout  = ((\A[4]~12_combout  $ (\B[4]~12_combout  $ (!\ALU|Add0~7 )))) # (GND)
// \ALU|Add0~9  = CARRY((\A[4]~12_combout  & ((\B[4]~12_combout ) # (!\ALU|Add0~7 ))) # (!\A[4]~12_combout  & (\B[4]~12_combout  & !\ALU|Add0~7 )))

	.dataa(\A[4]~12_combout ),
	.datab(\B[4]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~7 ),
	.combout(\ALU|Add0~8_combout ),
	.cout(\ALU|Add0~9 ));
// synopsys translate_off
defparam \ALU|Add0~8 .lut_mask = 16'h698E;
defparam \ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneive_lcell_comb \ALU|Add0~10 (
// Equation(s):
// \ALU|Add0~10_combout  = (\B[5]~11_combout  & ((\A[5]~11_combout  & (\ALU|Add0~9  & VCC)) # (!\A[5]~11_combout  & (!\ALU|Add0~9 )))) # (!\B[5]~11_combout  & ((\A[5]~11_combout  & (!\ALU|Add0~9 )) # (!\A[5]~11_combout  & ((\ALU|Add0~9 ) # (GND)))))
// \ALU|Add0~11  = CARRY((\B[5]~11_combout  & (!\A[5]~11_combout  & !\ALU|Add0~9 )) # (!\B[5]~11_combout  & ((!\ALU|Add0~9 ) # (!\A[5]~11_combout ))))

	.dataa(\B[5]~11_combout ),
	.datab(\A[5]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~9 ),
	.combout(\ALU|Add0~10_combout ),
	.cout(\ALU|Add0~11 ));
// synopsys translate_off
defparam \ALU|Add0~10 .lut_mask = 16'h9617;
defparam \ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneive_lcell_comb \DR|RegData~47 (
// Equation(s):
// \DR|RegData~47_combout  = (!\ctl|ALUorShifter~q  & (\ALU|Add0~10_combout  & \rst_n~input_o ))

	.dataa(\ctl|ALUorShifter~q ),
	.datab(\ALU|Add0~10_combout ),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR|RegData~47_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~47 .lut_mask = 16'h4040;
defparam \DR|RegData~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N13
dffeas \DR|RegData[5] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[5] .is_wysiwyg = "true";
defparam \DR|RegData[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cycloneive_lcell_comb \DR|DataOut[5]~feeder (
// Equation(s):
// \DR|DataOut[5]~feeder_combout  = \DR|RegData [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DR|RegData [5]),
	.cin(gnd),
	.combout(\DR|DataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DR|DataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \DR|DataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N3
dffeas \DR|DataOut[5] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|DataOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[5] .is_wysiwyg = "true";
defparam \DR|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cycloneive_lcell_comb \MDR|RegData~11 (
// Equation(s):
// \MDR|RegData~11_combout  = (\ctl|Input~q  & (\PC|pcPlusOne[5]~10_combout )) # (!\ctl|Input~q  & ((\BR|DataOut [5])))

	.dataa(\PC|pcPlusOne[5]~10_combout ),
	.datab(\ctl|Input~q ),
	.datac(gnd),
	.datad(\BR|DataOut [5]),
	.cin(gnd),
	.combout(\MDR|RegData~11_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~11 .lut_mask = 16'hBB88;
defparam \MDR|RegData~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N17
dffeas \MDR|RegData[5] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[5] .is_wysiwyg = "true";
defparam \MDR|RegData[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N1
dffeas \MDR|DataOut[5] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MDR|RegData [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[5] .is_wysiwyg = "true";
defparam \MDR|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneive_lcell_comb \WriteData[5]~11 (
// Equation(s):
// \WriteData[5]~11_combout  = (\ctl|MemtoReg~q  & ((\MDR|DataOut [5]))) # (!\ctl|MemtoReg~q  & (\DR|DataOut [5]))

	.dataa(gnd),
	.datab(\DR|DataOut [5]),
	.datac(\MDR|DataOut [5]),
	.datad(\ctl|MemtoReg~q ),
	.cin(gnd),
	.combout(\WriteData[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[5]~11 .lut_mask = 16'hF0CC;
defparam \WriteData[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N13
dffeas \RF|RegFile~5 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~5 .is_wysiwyg = "true";
defparam \RF|RegFile~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cycloneive_lcell_comb \RF|RegFile~151 (
// Equation(s):
// \RF|RegFile~151_combout  = (!\IR|DataOut [12] & (!\IR|DataOut [11] & \RF|RegFile~5_q ))

	.dataa(\IR|DataOut [12]),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\RF|RegFile~5_q ),
	.cin(gnd),
	.combout(\RF|RegFile~151_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~151 .lut_mask = 16'h1100;
defparam \RF|RegFile~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N31
dffeas \AR|RegData[5] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~151_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[5] .is_wysiwyg = "true";
defparam \AR|RegData[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N23
dffeas \AR|DataOut[5] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[5] .is_wysiwyg = "true";
defparam \AR|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
cycloneive_lcell_comb \IR|RegData~3 (
// Equation(s):
// \IR|RegData~3_combout  = (\ram|altsyncram_component|auto_generated|altsyncram1|q_a [5] & \rst_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\IR|RegData~3_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~3 .lut_mask = 16'hF000;
defparam \IR|RegData~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N7
dffeas \IR|RegData[5] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[5] .is_wysiwyg = "true";
defparam \IR|RegData[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cycloneive_lcell_comb \IR|DataOut[5]~feeder (
// Equation(s):
// \IR|DataOut[5]~feeder_combout  = \IR|RegData [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|RegData [5]),
	.cin(gnd),
	.combout(\IR|DataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|DataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \IR|DataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N5
dffeas \IR|DataOut[5] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|DataOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[5] .is_wysiwyg = "true";
defparam \IR|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneive_lcell_comb \B[5]~11 (
// Equation(s):
// \B[5]~11_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [5]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [5]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [5]),
	.datad(\IR|DataOut [5]),
	.cin(gnd),
	.combout(\B[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \B[5]~11 .lut_mask = 16'hFC30;
defparam \B[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneive_lcell_comb \ALU|Add0~12 (
// Equation(s):
// \ALU|Add0~12_combout  = ((\A[6]~10_combout  $ (\B[6]~10_combout  $ (!\ALU|Add0~11 )))) # (GND)
// \ALU|Add0~13  = CARRY((\A[6]~10_combout  & ((\B[6]~10_combout ) # (!\ALU|Add0~11 ))) # (!\A[6]~10_combout  & (\B[6]~10_combout  & !\ALU|Add0~11 )))

	.dataa(\A[6]~10_combout ),
	.datab(\B[6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~11 ),
	.combout(\ALU|Add0~12_combout ),
	.cout(\ALU|Add0~13 ));
// synopsys translate_off
defparam \ALU|Add0~12 .lut_mask = 16'h698E;
defparam \ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneive_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = (\B[7]~9_combout  & ((\A[7]~9_combout  & (\ALU|Add0~13  & VCC)) # (!\A[7]~9_combout  & (!\ALU|Add0~13 )))) # (!\B[7]~9_combout  & ((\A[7]~9_combout  & (!\ALU|Add0~13 )) # (!\A[7]~9_combout  & ((\ALU|Add0~13 ) # (GND)))))
// \ALU|Add0~15  = CARRY((\B[7]~9_combout  & (!\A[7]~9_combout  & !\ALU|Add0~13 )) # (!\B[7]~9_combout  & ((!\ALU|Add0~13 ) # (!\A[7]~9_combout ))))

	.dataa(\B[7]~9_combout ),
	.datab(\A[7]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~13 ),
	.combout(\ALU|Add0~14_combout ),
	.cout(\ALU|Add0~15 ));
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'h9617;
defparam \ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneive_lcell_comb \ALU|Add0~16 (
// Equation(s):
// \ALU|Add0~16_combout  = ((\A[8]~8_combout  $ (\B[8]~8_combout  $ (!\ALU|Add0~15 )))) # (GND)
// \ALU|Add0~17  = CARRY((\A[8]~8_combout  & ((\B[8]~8_combout ) # (!\ALU|Add0~15 ))) # (!\A[8]~8_combout  & (\B[8]~8_combout  & !\ALU|Add0~15 )))

	.dataa(\A[8]~8_combout ),
	.datab(\B[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~15 ),
	.combout(\ALU|Add0~16_combout ),
	.cout(\ALU|Add0~17 ));
// synopsys translate_off
defparam \ALU|Add0~16 .lut_mask = 16'h698E;
defparam \ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneive_lcell_comb \ALU|Add0~18 (
// Equation(s):
// \ALU|Add0~18_combout  = (\A[9]~7_combout  & ((\B[9]~7_combout  & (\ALU|Add0~17  & VCC)) # (!\B[9]~7_combout  & (!\ALU|Add0~17 )))) # (!\A[9]~7_combout  & ((\B[9]~7_combout  & (!\ALU|Add0~17 )) # (!\B[9]~7_combout  & ((\ALU|Add0~17 ) # (GND)))))
// \ALU|Add0~19  = CARRY((\A[9]~7_combout  & (!\B[9]~7_combout  & !\ALU|Add0~17 )) # (!\A[9]~7_combout  & ((!\ALU|Add0~17 ) # (!\B[9]~7_combout ))))

	.dataa(\A[9]~7_combout ),
	.datab(\B[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~17 ),
	.combout(\ALU|Add0~18_combout ),
	.cout(\ALU|Add0~19 ));
// synopsys translate_off
defparam \ALU|Add0~18 .lut_mask = 16'h9617;
defparam \ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneive_lcell_comb \ALU|Add0~20 (
// Equation(s):
// \ALU|Add0~20_combout  = ((\B[10]~6_combout  $ (\A[10]~6_combout  $ (!\ALU|Add0~19 )))) # (GND)
// \ALU|Add0~21  = CARRY((\B[10]~6_combout  & ((\A[10]~6_combout ) # (!\ALU|Add0~19 ))) # (!\B[10]~6_combout  & (\A[10]~6_combout  & !\ALU|Add0~19 )))

	.dataa(\B[10]~6_combout ),
	.datab(\A[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~19 ),
	.combout(\ALU|Add0~20_combout ),
	.cout(\ALU|Add0~21 ));
// synopsys translate_off
defparam \ALU|Add0~20 .lut_mask = 16'h698E;
defparam \ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cycloneive_lcell_comb \DR|RegData~42 (
// Equation(s):
// \DR|RegData~42_combout  = (!\ctl|ALUorShifter~q  & (\ALU|Add0~22_combout  & \rst_n~input_o ))

	.dataa(\ctl|ALUorShifter~q ),
	.datab(\ALU|Add0~22_combout ),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR|RegData~42_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~42 .lut_mask = 16'h4040;
defparam \DR|RegData~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N31
dffeas \DR|RegData[11] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[11] .is_wysiwyg = "true";
defparam \DR|RegData[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N17
dffeas \DR|DataOut[11] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DR|RegData [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[11] .is_wysiwyg = "true";
defparam \DR|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cycloneive_ram_block \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\ctl|MemWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\a0|p[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DR|DataOut [11],\DR|DataOut [3]}),
	.portaaddr({\PC|pc [11],\PC|pc [10],\PC|pc [9],\PC|pc [8],\PC|pc [7],\PC|pc [6],\PC|pc [5],\PC|pc [4],\PC|pc [3],\PC|pc [2],\PC|pc [1],\PC|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "BubbleSort.mif";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_3qk1:auto_generated|altsyncram_14b2:altsyncram1|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'hEC112734550A748AD4CFDF8732D6B22BD22263D30CD1C3187631DEAE3A923D8E7270171B5FEA0573CA9BB1577B5912246C85241925781471C003288E9F5920690BC59C3DEF6CA0F31F2056F12A6F8D45FC580CA07C27FEA8345E5860B959C5051E2705EAB6013EE26C397B4AF432A61F3B7D25FB75CCCB6BC03B4B6EC07D9F94439D899724676132D0E8E4FAFD49734933157171D358FA9E30ADEEC59FA37BE71448CBE0ACC438399D6016FFFC45FE728066D0CB4A4903E64519286C38EE614FC766237B21C43C3EC65FBC1916B9A7AE71B0B960AF6DAF56A611598753067F9566C5ED592268DC59736320EAA97FE6E19BD3F4BEBC61DE5AA312D980E14EF3E9;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000302AC8A28820A0A190;
// synopsys translate_on

// Location: M9K_X40_Y22_N0
cycloneive_ram_block \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\ctl|MemWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\a0|p[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DR|DataOut [5],\DR|DataOut [4]}),
	.portaaddr({\PC|pc [11],\PC|pc [10],\PC|pc [9],\PC|pc [8],\PC|pc [7],\PC|pc [6],\PC|pc [5],\PC|pc [4],\PC|pc [3],\PC|pc [2],\PC|pc [1],\PC|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "BubbleSort.mif";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_3qk1:auto_generated|altsyncram_14b2:altsyncram1|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'hE6B3464520EFE98F6DD4699EBFE139F716F49FBA0C2778AE58EBAEE783A69893DD846297AC15621B3A9F55E1D2F9730F139B30FEC321437D5D594E1384E44E6CCE8E04BC428A38C937216545BBEF5ED048C728B62C54EFC4ADB439EF132D971BE9A9F178853F043A443676B052007B57489F8B1423526EDACD860408C34C40FAC146F5EC6E338F15609109511501A952F8E673B06C3FA557F338B4C678AD2E01F1C54E672DBDAB1430FCBD1BF6A87CEA5AC5BEEEE03DB0B7158050F261354D86F8A418F6797EE41F436B9FD7501E6DCCB0498FABE0B30D42D7D880EC030A05D32764AAFE9A33F35DF80CD11F6BF5B247BB9CC9E006C78EC1E416BA85A8E11332;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F4129002D000042040;
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hF5A0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N29
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hAFA0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N9
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hACAC;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N23
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hF5A0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N15
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hD8D8;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N31
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cycloneive_lcell_comb \IR|RegData~10 (
// Equation(s):
// \IR|RegData~10_combout  = (\rst_n~input_o  & \ram|altsyncram_component|auto_generated|altsyncram1|q_a [10])

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\IR|RegData~10_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~10 .lut_mask = 16'hCC00;
defparam \IR|RegData~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N15
dffeas \IR|RegData[10] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[10] .is_wysiwyg = "true";
defparam \IR|RegData[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N23
dffeas \IR|DataOut[10] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|RegData [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[10] .is_wysiwyg = "true";
defparam \IR|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N7
dffeas \BR|RegData[13] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~134_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[13] .is_wysiwyg = "true";
defparam \BR|RegData[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N21
dffeas \BR|DataOut[13] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[13] .is_wysiwyg = "true";
defparam \BR|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneive_lcell_comb \A[13]~3 (
// Equation(s):
// \A[13]~3_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[13]~26_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [13]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc1~q ),
	.datac(\BR|DataOut [13]),
	.datad(\PC|pcPlusOne[13]~26_combout ),
	.cin(gnd),
	.combout(\A[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \A[13]~3 .lut_mask = 16'hFC30;
defparam \A[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneive_lcell_comb \DR|RegData~43 (
// Equation(s):
// \DR|RegData~43_combout  = (\ALU|Add0~26_combout  & (\rst_n~input_o  & !\ctl|ALUorShifter~q ))

	.dataa(\ALU|Add0~26_combout ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\ctl|ALUorShifter~q ),
	.cin(gnd),
	.combout(\DR|RegData~43_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~43 .lut_mask = 16'h00A0;
defparam \DR|RegData~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N23
dffeas \DR|RegData[13] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[13] .is_wysiwyg = "true";
defparam \DR|RegData[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N19
dffeas \DR|DataOut[13] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DR|RegData [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[13] .is_wysiwyg = "true";
defparam \DR|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y24_N0
cycloneive_ram_block \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\ctl|MemWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\a0|p[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DR|DataOut [13],\DR|DataOut [12]}),
	.portaaddr({\PC|pc [11],\PC|pc [10],\PC|pc [9],\PC|pc [8],\PC|pc [7],\PC|pc [6],\PC|pc [5],\PC|pc [4],\PC|pc [3],\PC|pc [2],\PC|pc [1],\PC|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "BubbleSort.mif";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_3qk1:auto_generated|altsyncram_14b2:altsyncram1|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'hD69B41D29C2A15B9950A01971B4C73ACA1D29C823D4140227E31998AE1C889F1EECB8C5BE2DE7C9A0E968D9DA68B17C607F50E2D251B9347D07F6740145CBC6B589409B56BEA3DBC6958685F213E1F3EC2CFA9C96DAB05FC5C87E3CE39916D4233C2847191E83F0EA4E70CA65EC5B960AC4FDDA98BD4DC880FDF026A5F00B4DE5474D7BDA349AC3BCA714DE0AB8D472D1A04AB3274F8D4BC44C9BE098DAFB6CFDB98E48D267D5624E4652EB6BE933EDBD3136D03E9E3C4ABAD4E65F1F9C1F74AF0B7DB3806E0C2F97A72A295C4604D84944C962B4126B0EBE3AE3C7D09D2707FD0F2270007011D94D7992C90BB2B9D2AB5865B0AFDAFB1AAAFFD87190DE7CFB1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003728D810D893BF8000;
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hCCF0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N9
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hF3C0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N27
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N25
dffeas \ctl|brch_reg[2] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|brch_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|brch_reg[2] .is_wysiwyg = "true";
defparam \ctl|brch_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N11
dffeas \ctl|brch_reg[1] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|brch_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|brch_reg[1] .is_wysiwyg = "true";
defparam \ctl|brch_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cycloneive_lcell_comb \ctl|always0~4 (
// Equation(s):
// \ctl|always0~4_combout  = (!\ctl|twobit [0] & \ctl|twobit [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctl|twobit [0]),
	.datad(\ctl|twobit [1]),
	.cin(gnd),
	.combout(\ctl|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|always0~4 .lut_mask = 16'h0F00;
defparam \ctl|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cycloneive_lcell_comb \ctl|opcode~0 (
// Equation(s):
// \ctl|opcode~0_combout  = (!\ctl|brch_reg [0] & (!\ctl|brch_reg [2] & (!\ctl|brch_reg [1] & \ctl|always0~4_combout )))

	.dataa(\ctl|brch_reg [0]),
	.datab(\ctl|brch_reg [2]),
	.datac(\ctl|brch_reg [1]),
	.datad(\ctl|always0~4_combout ),
	.cin(gnd),
	.combout(\ctl|opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|opcode~0 .lut_mask = 16'h0100;
defparam \ctl|opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneive_lcell_comb \ctl|opcode~3 (
// Equation(s):
// \ctl|opcode~3_combout  = (\ctl|opcode~0_combout ) # ((\ctl|twobit [0] & (\ctl|twobit [1] & \ctl|opcode_reg [2])))

	.dataa(\ctl|twobit [0]),
	.datab(\ctl|twobit [1]),
	.datac(\ctl|opcode_reg [2]),
	.datad(\ctl|opcode~0_combout ),
	.cin(gnd),
	.combout(\ctl|opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|opcode~3 .lut_mask = 16'hFF80;
defparam \ctl|opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N21
dffeas \ctl|opcode[2] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|opcode~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|opcode[2] .is_wysiwyg = "true";
defparam \ctl|opcode[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N9
dffeas \ctl|opcode[3] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctl|Equal10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|opcode[3] .is_wysiwyg = "true";
defparam \ctl|opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneive_lcell_comb \ctl|opcode~1 (
// Equation(s):
// \ctl|opcode~1_combout  = (\ctl|opcode~0_combout ) # ((\ctl|twobit [0] & (\ctl|twobit [1] & \ctl|opcode_reg [1])))

	.dataa(\ctl|twobit [0]),
	.datab(\ctl|twobit [1]),
	.datac(\ctl|opcode_reg [1]),
	.datad(\ctl|opcode~0_combout ),
	.cin(gnd),
	.combout(\ctl|opcode~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|opcode~1 .lut_mask = 16'hFF80;
defparam \ctl|opcode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N15
dffeas \ctl|opcode[1] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|opcode~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|opcode[1] .is_wysiwyg = "true";
defparam \ctl|opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneive_lcell_comb \ctl|always0~11 (
// Equation(s):
// \ctl|always0~11_combout  = ((\ctl|opcode [0] & (!\ctl|opcode [3] & !\ctl|opcode [1])) # (!\ctl|opcode [0] & ((!\ctl|opcode [1]) # (!\ctl|opcode [3])))) # (!\ctl|opcode [2])

	.dataa(\ctl|opcode [0]),
	.datab(\ctl|opcode [2]),
	.datac(\ctl|opcode [3]),
	.datad(\ctl|opcode [1]),
	.cin(gnd),
	.combout(\ctl|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|always0~11 .lut_mask = 16'h377F;
defparam \ctl|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \ctl|always0~12 (
// Equation(s):
// \ctl|always0~12_combout  = (\ctl|twobit [0] & (((\ctl|always0~11_combout  & \ctl|twobit [1])))) # (!\ctl|twobit [0] & ((\ctl|always0~6_combout ) # ((!\ctl|twobit [1]))))

	.dataa(\ctl|twobit [0]),
	.datab(\ctl|always0~6_combout ),
	.datac(\ctl|always0~11_combout ),
	.datad(\ctl|twobit [1]),
	.cin(gnd),
	.combout(\ctl|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|always0~12 .lut_mask = 16'hE455;
defparam \ctl|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N29
dffeas \ctl|RegWrite (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|always0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|RegWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|RegWrite .is_wysiwyg = "true";
defparam \ctl|RegWrite .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N11
dffeas \RF|RegFile~9 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[9]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~9 .is_wysiwyg = "true";
defparam \RF|RegFile~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N22
cycloneive_lcell_comb \RF|RegFile~142 (
// Equation(s):
// \RF|RegFile~142_combout  = (\RF|RegFile~9_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~9_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~142_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~142 .lut_mask = 16'h0022;
defparam \RF|RegFile~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N23
dffeas \BR|RegData[9] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~142_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[9] .is_wysiwyg = "true";
defparam \BR|RegData[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas \BR|DataOut[9] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[9] .is_wysiwyg = "true";
defparam \BR|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneive_lcell_comb \A[9]~7 (
// Equation(s):
// \A[9]~7_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[9]~18_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [9]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc1~q ),
	.datac(\BR|DataOut [9]),
	.datad(\PC|pcPlusOne[9]~18_combout ),
	.cin(gnd),
	.combout(\A[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \A[9]~7 .lut_mask = 16'hFC30;
defparam \A[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneive_lcell_comb \DR|RegData~39 (
// Equation(s):
// \DR|RegData~39_combout  = (!\ctl|ALUorShifter~q  & (\rst_n~input_o  & \ALU|Add0~18_combout ))

	.dataa(\ctl|ALUorShifter~q ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\ALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\DR|RegData~39_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~39 .lut_mask = 16'h5000;
defparam \DR|RegData~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N5
dffeas \DR|RegData[9] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[9] .is_wysiwyg = "true";
defparam \DR|RegData[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N23
dffeas \DR|DataOut[9] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DR|RegData [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[9] .is_wysiwyg = "true";
defparam \DR|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y27_N0
cycloneive_ram_block \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\ctl|MemWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\a0|p[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DR|DataOut [9],\DR|DataOut [8]}),
	.portaaddr({\PC|pc [11],\PC|pc [10],\PC|pc [9],\PC|pc [8],\PC|pc [7],\PC|pc [6],\PC|pc [5],\PC|pc [4],\PC|pc [3],\PC|pc [2],\PC|pc [1],\PC|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "BubbleSort.mif";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_3qk1:auto_generated|altsyncram_14b2:altsyncram1|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'hC10C529B933175845ADFC6E2F7694D4441E8FEB8373ABC8772F851EDB8EE5995DE853BE995C271286BF370C7C0DEDB1F52647A3CA36354E8345245F3A5A749BAD979646C22BA19D6CF4BC25E9D54103161F9F41E97EF24BD03EA7109106ABEE7EDC95E4423D3F2F48FDFF411C8EE7D46A05E790A0DF741F5CFA98E766383AE5FD9675A5969D56689506BD315140989BFDC972F32885F25D8782CA748FEA286E5C4870257E004ACCD6838B74C1EE2623B3E8E87D60FBB1598E2BE9F2FDB98451E0EE8DE03CDDB1AA0A699303550414643A2CFA8485B2EA98483B8C7E7372ED0DA3944321EECA055DBDBC3CE1DFCB1E110D8A070A666910E91AE76287AD6B58AB9;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020807DFC71FC240DA9;
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hF5A0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N1
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hF5A0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N19
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cycloneive_lcell_comb \IR|RegData~8 (
// Equation(s):
// \IR|RegData~8_combout  = (\ram|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \rst_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\IR|RegData~8_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~8 .lut_mask = 16'hF000;
defparam \IR|RegData~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N21
dffeas \IR|RegData[8] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[8] .is_wysiwyg = "true";
defparam \IR|RegData[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cycloneive_lcell_comb \IR|DataOut[8]~feeder (
// Equation(s):
// \IR|DataOut[8]~feeder_combout  = \IR|RegData [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|RegData [8]),
	.cin(gnd),
	.combout(\IR|DataOut[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|DataOut[8]~feeder .lut_mask = 16'hFF00;
defparam \IR|DataOut[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N29
dffeas \IR|DataOut[8] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|DataOut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[8] .is_wysiwyg = "true";
defparam \IR|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N18
cycloneive_lcell_comb \RF|RegFile~146 (
// Equation(s):
// \RF|RegFile~146_combout  = (\RF|RegFile~7_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~7_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~146_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~146 .lut_mask = 16'h0022;
defparam \RF|RegFile~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N19
dffeas \BR|RegData[7] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~146_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[7] .is_wysiwyg = "true";
defparam \BR|RegData[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N25
dffeas \BR|DataOut[7] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[7] .is_wysiwyg = "true";
defparam \BR|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N24
cycloneive_lcell_comb \MDR|RegData~9 (
// Equation(s):
// \MDR|RegData~9_combout  = (\ctl|Input~q  & (\PC|pcPlusOne[7]~14_combout )) # (!\ctl|Input~q  & ((\BR|DataOut [7])))

	.dataa(\ctl|Input~q ),
	.datab(gnd),
	.datac(\PC|pcPlusOne[7]~14_combout ),
	.datad(\BR|DataOut [7]),
	.cin(gnd),
	.combout(\MDR|RegData~9_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~9 .lut_mask = 16'hF5A0;
defparam \MDR|RegData~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N25
dffeas \MDR|RegData[7] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[7] .is_wysiwyg = "true";
defparam \MDR|RegData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N8
cycloneive_lcell_comb \MDR|DataOut[7]~feeder (
// Equation(s):
// \MDR|DataOut[7]~feeder_combout  = \MDR|RegData [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [7]),
	.cin(gnd),
	.combout(\MDR|DataOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[7]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N9
dffeas \MDR|DataOut[7] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[7] .is_wysiwyg = "true";
defparam \MDR|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneive_lcell_comb \WriteData[7]~9 (
// Equation(s):
// \WriteData[7]~9_combout  = (\ctl|MemtoReg~q  & (\MDR|DataOut [7])) # (!\ctl|MemtoReg~q  & ((\DR|DataOut [7])))

	.dataa(gnd),
	.datab(\MDR|DataOut [7]),
	.datac(\DR|DataOut [7]),
	.datad(\ctl|MemtoReg~q ),
	.cin(gnd),
	.combout(\WriteData[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[7]~9 .lut_mask = 16'hCCF0;
defparam \WriteData[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N31
dffeas \RF|RegFile~7 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~7 .is_wysiwyg = "true";
defparam \RF|RegFile~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cycloneive_lcell_comb \RF|RegFile~147 (
// Equation(s):
// \RF|RegFile~147_combout  = (\RF|RegFile~7_q  & (!\IR|DataOut [11] & !\IR|DataOut [12]))

	.dataa(\RF|RegFile~7_q ),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\IR|DataOut [12]),
	.cin(gnd),
	.combout(\RF|RegFile~147_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~147 .lut_mask = 16'h0022;
defparam \RF|RegFile~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N11
dffeas \AR|RegData[7] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~147_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[7] .is_wysiwyg = "true";
defparam \AR|RegData[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N11
dffeas \AR|DataOut[7] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[7] .is_wysiwyg = "true";
defparam \AR|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneive_lcell_comb \B[7]~9 (
// Equation(s):
// \B[7]~9_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [7]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [7]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [7]),
	.datad(\IR|DataOut [7]),
	.cin(gnd),
	.combout(\B[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \B[7]~9 .lut_mask = 16'hFC30;
defparam \B[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneive_lcell_comb \DR|RegData~46 (
// Equation(s):
// \DR|RegData~46_combout  = (\rst_n~input_o  & (!\ctl|ALUorShifter~q  & \ALU|Add0~14_combout ))

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\ctl|ALUorShifter~q ),
	.datad(\ALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\DR|RegData~46_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~46 .lut_mask = 16'h0A00;
defparam \DR|RegData~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N11
dffeas \DR|RegData[7] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[7] .is_wysiwyg = "true";
defparam \DR|RegData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneive_lcell_comb \DR|DataOut[7]~feeder (
// Equation(s):
// \DR|DataOut[7]~feeder_combout  = \DR|RegData [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DR|RegData [7]),
	.cin(gnd),
	.combout(\DR|DataOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DR|DataOut[7]~feeder .lut_mask = 16'hFF00;
defparam \DR|DataOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N25
dffeas \DR|DataOut[7] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|DataOut[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[7] .is_wysiwyg = "true";
defparam \DR|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y28_N0
cycloneive_ram_block \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\ctl|MemWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\a0|p[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DR|DataOut [7],\DR|DataOut [6]}),
	.portaaddr({\PC|pc [11],\PC|pc [10],\PC|pc [9],\PC|pc [8],\PC|pc [7],\PC|pc [6],\PC|pc [5],\PC|pc [4],\PC|pc [3],\PC|pc [2],\PC|pc [1],\PC|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "BubbleSort.mif";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_3qk1:auto_generated|altsyncram_14b2:altsyncram1|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h8370AB2BB4B011CE16AB843E5CDACD1B9DA7C3D65A9AEF0CBE767890735A8396C5A9181C86067F60F638C1BBC5D163F692AC067062B00D4670CA6913B7866F2163B4123B0EC8BAEE39236FC5A1AF12CFA66C8BEF99F5C1C7A9D64C12316584E29DAF416843011D95E0F69581FA7BEDC3AF816AA8AC4B1754D02320A296D1F9AB2366672FB07970AA716203769C58D3A75ED5FA4A19457B66C0813357A219752901F86E8CBC09A2BAE071B238F69502CFF35C5AEBE30976B4E75266C103C8F37A347026BFF6812A54B8F0CE5CC19179CDD19C38A3EACD6AC3B089B9A3300578886C585AC72C2840E7E89428E1A063ACD5AF2A18152FD99E76A1ADDA39A2ACF9F2;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F431D001D000041220;
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hAFA0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N11
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hCFC0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N17
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y27_N13
dffeas \ctl|opcode_reg[2] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|opcode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|opcode_reg[2] .is_wysiwyg = "true";
defparam \ctl|opcode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneive_lcell_comb \ctl|Equal10~3 (
// Equation(s):
// \ctl|Equal10~3_combout  = (((!\ctl|opcode_reg [2]) # (!\ctl|opcode_reg [1])) # (!\ctl|opcode_reg [0])) # (!\ctl|Equal10~2_combout )

	.dataa(\ctl|Equal10~2_combout ),
	.datab(\ctl|opcode_reg [0]),
	.datac(\ctl|opcode_reg [1]),
	.datad(\ctl|opcode_reg [2]),
	.cin(gnd),
	.combout(\ctl|Equal10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|Equal10~3 .lut_mask = 16'h7FFF;
defparam \ctl|Equal10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N5
dffeas \ctl|Halt (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|Equal10~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|Halt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|Halt .is_wysiwyg = "true";
defparam \ctl|Halt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N18
cycloneive_lcell_comb \PC|pc[6]~2 (
// Equation(s):
// \PC|pc[6]~2_combout  = (\rst_n~input_o ) # ((\rc|signal~q  & \ctl|Halt~q ))

	.dataa(\rst_n~input_o ),
	.datab(\rc|signal~q ),
	.datac(gnd),
	.datad(\ctl|Halt~q ),
	.cin(gnd),
	.combout(\PC|pc[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc[6]~2 .lut_mask = 16'hEEAA;
defparam \PC|pc[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N1
dffeas \PC|pc[1] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(\PC|pc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[1] .is_wysiwyg = "true";
defparam \PC|pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N31
dffeas \ctl|opcode_reg[1] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|opcode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|opcode_reg[1] .is_wysiwyg = "true";
defparam \ctl|opcode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneive_lcell_comb \ctl|Equal10~5 (
// Equation(s):
// \ctl|Equal10~5_combout  = (\ctl|Equal10~2_combout  & (!\ctl|opcode_reg [0] & (!\ctl|opcode_reg [1] & \ctl|opcode_reg [2])))

	.dataa(\ctl|Equal10~2_combout ),
	.datab(\ctl|opcode_reg [0]),
	.datac(\ctl|opcode_reg [1]),
	.datad(\ctl|opcode_reg [2]),
	.cin(gnd),
	.combout(\ctl|Equal10~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|Equal10~5 .lut_mask = 16'h0200;
defparam \ctl|Equal10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N23
dffeas \ctl|Input (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|Equal10~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|Input~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|Input .is_wysiwyg = "true";
defparam \ctl|Input .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
cycloneive_lcell_comb \MDR|RegData~4 (
// Equation(s):
// \MDR|RegData~4_combout  = (\ctl|Input~q  & (\PC|pcPlusOne[12]~24_combout )) # (!\ctl|Input~q  & ((\BR|DataOut [12])))

	.dataa(\ctl|Input~q ),
	.datab(gnd),
	.datac(\PC|pcPlusOne[12]~24_combout ),
	.datad(\BR|DataOut [12]),
	.cin(gnd),
	.combout(\MDR|RegData~4_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~4 .lut_mask = 16'hF5A0;
defparam \MDR|RegData~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N17
dffeas \MDR|RegData[12] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[12] .is_wysiwyg = "true";
defparam \MDR|RegData[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N0
cycloneive_lcell_comb \MDR|DataOut[12]~feeder (
// Equation(s):
// \MDR|DataOut[12]~feeder_combout  = \MDR|RegData [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [12]),
	.cin(gnd),
	.combout(\MDR|DataOut[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[12]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N1
dffeas \MDR|DataOut[12] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[12] .is_wysiwyg = "true";
defparam \MDR|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneive_lcell_comb \WriteData[12]~4 (
// Equation(s):
// \WriteData[12]~4_combout  = (\ctl|MemtoReg~q  & ((\MDR|DataOut [12]))) # (!\ctl|MemtoReg~q  & (\DR|DataOut [12]))

	.dataa(\ctl|MemtoReg~q ),
	.datab(\DR|DataOut [12]),
	.datac(\MDR|DataOut [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\WriteData[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[12]~4 .lut_mask = 16'hE4E4;
defparam \WriteData[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N23
dffeas \RF|RegFile~12 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[12]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~12 .is_wysiwyg = "true";
defparam \RF|RegFile~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N0
cycloneive_lcell_comb \RF|RegFile~136 (
// Equation(s):
// \RF|RegFile~136_combout  = (\RF|RegFile~12_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~12_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~136_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~136 .lut_mask = 16'h0022;
defparam \RF|RegFile~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N1
dffeas \BR|RegData[12] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~136_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[12] .is_wysiwyg = "true";
defparam \BR|RegData[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N31
dffeas \BR|DataOut[12] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[12] .is_wysiwyg = "true";
defparam \BR|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneive_lcell_comb \A[12]~4 (
// Equation(s):
// \A[12]~4_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[12]~24_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [12]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc1~q ),
	.datac(\BR|DataOut [12]),
	.datad(\PC|pcPlusOne[12]~24_combout ),
	.cin(gnd),
	.combout(\A[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \A[12]~4 .lut_mask = 16'hFC30;
defparam \A[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneive_lcell_comb \DR|RegData~44 (
// Equation(s):
// \DR|RegData~44_combout  = (\rst_n~input_o  & (\ALU|Add0~24_combout  & !\ctl|ALUorShifter~q ))

	.dataa(\rst_n~input_o ),
	.datab(\ALU|Add0~24_combout ),
	.datac(\ctl|ALUorShifter~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR|RegData~44_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~44 .lut_mask = 16'h0808;
defparam \DR|RegData~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N1
dffeas \DR|RegData[12] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[12] .is_wysiwyg = "true";
defparam \DR|RegData[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cycloneive_lcell_comb \DR|DataOut[12]~feeder (
// Equation(s):
// \DR|DataOut[12]~feeder_combout  = \DR|RegData [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DR|RegData [12]),
	.cin(gnd),
	.combout(\DR|DataOut[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DR|DataOut[12]~feeder .lut_mask = 16'hFF00;
defparam \DR|DataOut[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N27
dffeas \DR|DataOut[12] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|DataOut[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[12] .is_wysiwyg = "true";
defparam \DR|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cycloneive_lcell_comb \IR|RegData~12 (
// Equation(s):
// \IR|RegData~12_combout  = (\ram|altsyncram_component|auto_generated|altsyncram1|q_a [12] & \rst_n~input_o )

	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|RegData~12_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~12 .lut_mask = 16'hC0C0;
defparam \IR|RegData~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N21
dffeas \IR|RegData[12] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[12] .is_wysiwyg = "true";
defparam \IR|RegData[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cycloneive_lcell_comb \IR|DataOut[12]~feeder (
// Equation(s):
// \IR|DataOut[12]~feeder_combout  = \IR|RegData [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|RegData [12]),
	.cin(gnd),
	.combout(\IR|DataOut[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|DataOut[12]~feeder .lut_mask = 16'hFF00;
defparam \IR|DataOut[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N13
dffeas \IR|DataOut[12] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|DataOut[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[12] .is_wysiwyg = "true";
defparam \IR|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cycloneive_lcell_comb \RF|RegFile~141 (
// Equation(s):
// \RF|RegFile~141_combout  = (!\IR|DataOut [12] & (!\IR|DataOut [11] & \RF|RegFile~10_q ))

	.dataa(\IR|DataOut [12]),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\RF|RegFile~10_q ),
	.cin(gnd),
	.combout(\RF|RegFile~141_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~141 .lut_mask = 16'h1100;
defparam \RF|RegFile~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N13
dffeas \AR|RegData[10] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~141_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[10] .is_wysiwyg = "true";
defparam \AR|RegData[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N21
dffeas \AR|DataOut[10] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[10] .is_wysiwyg = "true";
defparam \AR|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneive_lcell_comb \B[10]~6 (
// Equation(s):
// \B[10]~6_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [7]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [10]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [10]),
	.datad(\IR|DataOut [7]),
	.cin(gnd),
	.combout(\B[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \B[10]~6 .lut_mask = 16'hFC30;
defparam \B[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneive_lcell_comb \DR|RegData~38 (
// Equation(s):
// \DR|RegData~38_combout  = (!\ctl|ALUorShifter~q  & (\rst_n~input_o  & \ALU|Add0~20_combout ))

	.dataa(\ctl|ALUorShifter~q ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\DR|RegData~38_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~38 .lut_mask = 16'h5000;
defparam \DR|RegData~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N23
dffeas \DR|RegData[10] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[10] .is_wysiwyg = "true";
defparam \DR|RegData[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cycloneive_lcell_comb \DR|DataOut[10]~feeder (
// Equation(s):
// \DR|DataOut[10]~feeder_combout  = \DR|RegData [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DR|RegData [10]),
	.cin(gnd),
	.combout(\DR|DataOut[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DR|DataOut[10]~feeder .lut_mask = 16'hFF00;
defparam \DR|DataOut[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N21
dffeas \DR|DataOut[10] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|DataOut[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[10] .is_wysiwyg = "true";
defparam \DR|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N25
dffeas \ctl|twobit[1] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|twobit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|twobit[1] .is_wysiwyg = "true";
defparam \ctl|twobit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneive_lcell_comb \ctl|Equal10~2 (
// Equation(s):
// \ctl|Equal10~2_combout  = (\ctl|twobit [0] & (\ctl|twobit [1] & \ctl|opcode_reg [3]))

	.dataa(\ctl|twobit [0]),
	.datab(\ctl|twobit [1]),
	.datac(gnd),
	.datad(\ctl|opcode_reg [3]),
	.cin(gnd),
	.combout(\ctl|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|Equal10~2 .lut_mask = 16'h8800;
defparam \ctl|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \ctl|Equal8~0 (
// Equation(s):
// \ctl|Equal8~0_combout  = (!\ctl|twobit [1] & !\ctl|twobit [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctl|twobit [1]),
	.datad(\ctl|twobit [0]),
	.cin(gnd),
	.combout(\ctl|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|Equal8~0 .lut_mask = 16'h000F;
defparam \ctl|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneive_lcell_comb \ctl|Equal10~4 (
// Equation(s):
// \ctl|Equal10~4_combout  = (!\ctl|opcode_reg [1] & !\ctl|opcode_reg [0])

	.dataa(\ctl|opcode_reg [1]),
	.datab(gnd),
	.datac(\ctl|opcode_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctl|Equal10~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|Equal10~4 .lut_mask = 16'h0505;
defparam \ctl|Equal10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneive_lcell_comb \ctl|always0~10 (
// Equation(s):
// \ctl|always0~10_combout  = (\ctl|Equal8~0_combout ) # ((\ctl|Equal10~2_combout  & (\ctl|Equal10~4_combout  & \ctl|opcode_reg [2])))

	.dataa(\ctl|Equal10~2_combout ),
	.datab(\ctl|Equal8~0_combout ),
	.datac(\ctl|Equal10~4_combout ),
	.datad(\ctl|opcode_reg [2]),
	.cin(gnd),
	.combout(\ctl|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|always0~10 .lut_mask = 16'hECCC;
defparam \ctl|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N11
dffeas \ctl|MemtoReg (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|always0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|MemtoReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|MemtoReg .is_wysiwyg = "true";
defparam \ctl|MemtoReg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cycloneive_lcell_comb \MDR|RegData~8 (
// Equation(s):
// \MDR|RegData~8_combout  = (\ctl|Input~q  & ((\PC|pcPlusOne[8]~16_combout ))) # (!\ctl|Input~q  & (\BR|DataOut [8]))

	.dataa(gnd),
	.datab(\BR|DataOut [8]),
	.datac(\ctl|Input~q ),
	.datad(\PC|pcPlusOne[8]~16_combout ),
	.cin(gnd),
	.combout(\MDR|RegData~8_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~8 .lut_mask = 16'hFC0C;
defparam \MDR|RegData~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \MDR|RegData[8] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[8] .is_wysiwyg = "true";
defparam \MDR|RegData[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneive_lcell_comb \MDR|DataOut[8]~feeder (
// Equation(s):
// \MDR|DataOut[8]~feeder_combout  = \MDR|RegData [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [8]),
	.cin(gnd),
	.combout(\MDR|DataOut[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[8]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N7
dffeas \MDR|DataOut[8] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[8] .is_wysiwyg = "true";
defparam \MDR|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneive_lcell_comb \WriteData[8]~8 (
// Equation(s):
// \WriteData[8]~8_combout  = (\ctl|MemtoReg~q  & ((\MDR|DataOut [8]))) # (!\ctl|MemtoReg~q  & (\DR|DataOut [8]))

	.dataa(\ctl|MemtoReg~q ),
	.datab(gnd),
	.datac(\DR|DataOut [8]),
	.datad(\MDR|DataOut [8]),
	.cin(gnd),
	.combout(\WriteData[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[8]~8 .lut_mask = 16'hFA50;
defparam \WriteData[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N21
dffeas \RF|RegFile~8 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~8 .is_wysiwyg = "true";
defparam \RF|RegFile~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
cycloneive_lcell_comb \RF|RegFile~144 (
// Equation(s):
// \RF|RegFile~144_combout  = (\RF|RegFile~8_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~8_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~144_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~144 .lut_mask = 16'h0022;
defparam \RF|RegFile~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N25
dffeas \BR|RegData[8] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~144_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[8] .is_wysiwyg = "true";
defparam \BR|RegData[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N23
dffeas \BR|DataOut[8] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[8] .is_wysiwyg = "true";
defparam \BR|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneive_lcell_comb \A[8]~8 (
// Equation(s):
// \A[8]~8_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[8]~16_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [8]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc1~q ),
	.datac(\BR|DataOut [8]),
	.datad(\PC|pcPlusOne[8]~16_combout ),
	.cin(gnd),
	.combout(\A[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \A[8]~8 .lut_mask = 16'hFC30;
defparam \A[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cycloneive_lcell_comb \DR|RegData~40 (
// Equation(s):
// \DR|RegData~40_combout  = (!\ctl|ALUorShifter~q  & (\rst_n~input_o  & \ALU|Add0~16_combout ))

	.dataa(\ctl|ALUorShifter~q ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\DR|RegData~40_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~40 .lut_mask = 16'h5000;
defparam \DR|RegData~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N7
dffeas \DR|RegData[8] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[8] .is_wysiwyg = "true";
defparam \DR|RegData[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cycloneive_lcell_comb \DR|DataOut[8]~feeder (
// Equation(s):
// \DR|DataOut[8]~feeder_combout  = \DR|RegData [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DR|RegData [8]),
	.cin(gnd),
	.combout(\DR|DataOut[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DR|DataOut[8]~feeder .lut_mask = 16'hFF00;
defparam \DR|DataOut[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N9
dffeas \DR|DataOut[8] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|DataOut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[8] .is_wysiwyg = "true";
defparam \DR|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cycloneive_lcell_comb \IR|RegData~9 (
// Equation(s):
// \IR|RegData~9_combout  = (\rst_n~input_o  & \ram|altsyncram_component|auto_generated|altsyncram1|q_a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\IR|RegData~9_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~9 .lut_mask = 16'hF000;
defparam \IR|RegData~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N9
dffeas \IR|RegData[9] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[9] .is_wysiwyg = "true";
defparam \IR|RegData[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N1
dffeas \IR|DataOut[9] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|RegData [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[9] .is_wysiwyg = "true";
defparam \IR|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
cycloneive_lcell_comb \RF|RegFile~152 (
// Equation(s):
// \RF|RegFile~152_combout  = (!\IR|DataOut [9] & (\RF|RegFile~4_q  & !\IR|DataOut [8]))

	.dataa(\IR|DataOut [9]),
	.datab(\RF|RegFile~4_q ),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~152_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~152 .lut_mask = 16'h0044;
defparam \RF|RegFile~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N9
dffeas \BR|RegData[4] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~152_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[4] .is_wysiwyg = "true";
defparam \BR|RegData[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N3
dffeas \BR|DataOut[4] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BR|RegData [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[4] .is_wysiwyg = "true";
defparam \BR|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneive_lcell_comb \A[4]~12 (
// Equation(s):
// \A[4]~12_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[4]~8_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [4]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc1~q ),
	.datac(\BR|DataOut [4]),
	.datad(\PC|pcPlusOne[4]~8_combout ),
	.cin(gnd),
	.combout(\A[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \A[4]~12 .lut_mask = 16'hFC30;
defparam \A[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneive_lcell_comb \DR|RegData~48 (
// Equation(s):
// \DR|RegData~48_combout  = (!\ctl|ALUorShifter~q  & (\rst_n~input_o  & \ALU|Add0~8_combout ))

	.dataa(\ctl|ALUorShifter~q ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\DR|RegData~48_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~48 .lut_mask = 16'h5000;
defparam \DR|RegData~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N15
dffeas \DR|RegData[4] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[4] .is_wysiwyg = "true";
defparam \DR|RegData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cycloneive_lcell_comb \DR|DataOut[4]~feeder (
// Equation(s):
// \DR|DataOut[4]~feeder_combout  = \DR|RegData [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DR|RegData [4]),
	.cin(gnd),
	.combout(\DR|DataOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DR|DataOut[4]~feeder .lut_mask = 16'hFF00;
defparam \DR|DataOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \DR|DataOut[4] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|DataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[4] .is_wysiwyg = "true";
defparam \DR|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N17
dffeas \ctl|opcode_reg[0] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|opcode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|opcode_reg[0] .is_wysiwyg = "true";
defparam \ctl|opcode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneive_lcell_comb \ctl|always0~7 (
// Equation(s):
// \ctl|always0~7_combout  = (\ctl|opcode_reg [3]) # ((\ctl|opcode_reg [0] & (\ctl|opcode_reg [1] & \ctl|opcode_reg [2])))

	.dataa(\ctl|opcode_reg [3]),
	.datab(\ctl|opcode_reg [0]),
	.datac(\ctl|opcode_reg [1]),
	.datad(\ctl|opcode_reg [2]),
	.cin(gnd),
	.combout(\ctl|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|always0~7 .lut_mask = 16'hEAAA;
defparam \ctl|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneive_lcell_comb \ctl|always0~8 (
// Equation(s):
// \ctl|always0~8_combout  = ((\ctl|always0~7_combout ) # (!\ctl|twobit [1])) # (!\ctl|twobit [0])

	.dataa(\ctl|twobit [0]),
	.datab(gnd),
	.datac(\ctl|always0~7_combout ),
	.datad(\ctl|twobit [1]),
	.cin(gnd),
	.combout(\ctl|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|always0~8 .lut_mask = 16'hF5FF;
defparam \ctl|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N1
dffeas \ctl|ALUSrc2 (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|always0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|ALUSrc2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|ALUSrc2 .is_wysiwyg = "true";
defparam \ctl|ALUSrc2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N10
cycloneive_lcell_comb \RF|RegFile~130 (
// Equation(s):
// \RF|RegFile~130_combout  = (\RF|RegFile~15_q  & (!\IR|DataOut [9] & !\IR|DataOut [8]))

	.dataa(\RF|RegFile~15_q ),
	.datab(\IR|DataOut [9]),
	.datac(gnd),
	.datad(\IR|DataOut [8]),
	.cin(gnd),
	.combout(\RF|RegFile~130_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~130 .lut_mask = 16'h0022;
defparam \RF|RegFile~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N11
dffeas \BR|RegData[15] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~130_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [10]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|RegData [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|RegData[15] .is_wysiwyg = "true";
defparam \BR|RegData[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneive_lcell_comb \BR|DataOut[15]~feeder (
// Equation(s):
// \BR|DataOut[15]~feeder_combout  = \BR|RegData [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BR|RegData [15]),
	.cin(gnd),
	.combout(\BR|DataOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BR|DataOut[15]~feeder .lut_mask = 16'hFF00;
defparam \BR|DataOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N9
dffeas \BR|DataOut[15] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\BR|DataOut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|DataOut[15] .is_wysiwyg = "true";
defparam \BR|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
cycloneive_lcell_comb \PC|pc~14 (
// Equation(s):
// \PC|pc~14_combout  = (!\PC|pc[6]~19_combout  & \PC|pcPlusOne[15]~30_combout )

	.dataa(\PC|pc[6]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pcPlusOne[15]~30_combout ),
	.cin(gnd),
	.combout(\PC|pc~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~14 .lut_mask = 16'h5500;
defparam \PC|pc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N21
dffeas \PC|pc[15] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[15] .is_wysiwyg = "true";
defparam \PC|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cycloneive_lcell_comb \PC|pcPlusOne[15]~30 (
// Equation(s):
// \PC|pcPlusOne[15]~30_combout  = \PC|pcPlusOne[14]~29  $ (\PC|pc [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pc [15]),
	.cin(\PC|pcPlusOne[14]~29 ),
	.combout(\PC|pcPlusOne[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pcPlusOne[15]~30 .lut_mask = 16'h0FF0;
defparam \PC|pcPlusOne[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
cycloneive_lcell_comb \MDR|RegData~1 (
// Equation(s):
// \MDR|RegData~1_combout  = (\ctl|Input~q  & ((\PC|pcPlusOne[15]~30_combout ))) # (!\ctl|Input~q  & (\BR|DataOut [15]))

	.dataa(\BR|DataOut [15]),
	.datab(\ctl|Input~q ),
	.datac(gnd),
	.datad(\PC|pcPlusOne[15]~30_combout ),
	.cin(gnd),
	.combout(\MDR|RegData~1_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|RegData~1 .lut_mask = 16'hEE22;
defparam \MDR|RegData~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N11
dffeas \MDR|RegData[15] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|RegData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|RegData [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|RegData[15] .is_wysiwyg = "true";
defparam \MDR|RegData[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N18
cycloneive_lcell_comb \MDR|DataOut[15]~feeder (
// Equation(s):
// \MDR|DataOut[15]~feeder_combout  = \MDR|RegData [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|RegData [15]),
	.cin(gnd),
	.combout(\MDR|DataOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|DataOut[15]~feeder .lut_mask = 16'hFF00;
defparam \MDR|DataOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N19
dffeas \MDR|DataOut[15] (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\MDR|DataOut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|DataOut[15] .is_wysiwyg = "true";
defparam \MDR|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cycloneive_lcell_comb \WriteData[15]~1 (
// Equation(s):
// \WriteData[15]~1_combout  = (\ctl|MemtoReg~q  & ((\MDR|DataOut [15]))) # (!\ctl|MemtoReg~q  & (\DR|DataOut [15]))

	.dataa(\DR|DataOut [15]),
	.datab(gnd),
	.datac(\ctl|MemtoReg~q ),
	.datad(\MDR|DataOut [15]),
	.cin(gnd),
	.combout(\WriteData[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \WriteData[15]~1 .lut_mask = 16'hFA0A;
defparam \WriteData[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N29
dffeas \RF|RegFile~15 (
	.clk(\a0|p[0]~clkctrl_outclk ),
	.d(\WriteData[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctl|RegWrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF|RegFile~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF|RegFile~15 .is_wysiwyg = "true";
defparam \RF|RegFile~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cycloneive_lcell_comb \RF|RegFile~131 (
// Equation(s):
// \RF|RegFile~131_combout  = (\RF|RegFile~15_q  & (!\IR|DataOut [11] & !\IR|DataOut [12]))

	.dataa(\RF|RegFile~15_q ),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\IR|DataOut [12]),
	.cin(gnd),
	.combout(\RF|RegFile~131_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~131 .lut_mask = 16'h0022;
defparam \RF|RegFile~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N19
dffeas \AR|RegData[15] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~131_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[15] .is_wysiwyg = "true";
defparam \AR|RegData[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cycloneive_lcell_comb \AR|DataOut[15]~feeder (
// Equation(s):
// \AR|DataOut[15]~feeder_combout  = \AR|RegData [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AR|RegData [15]),
	.cin(gnd),
	.combout(\AR|DataOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AR|DataOut[15]~feeder .lut_mask = 16'hFF00;
defparam \AR|DataOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \AR|DataOut[15] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\AR|DataOut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[15] .is_wysiwyg = "true";
defparam \AR|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneive_lcell_comb \B[15]~1 (
// Equation(s):
// \B[15]~1_combout  = (\ctl|ALUSrc2~q  & ((\IR|DataOut [7]))) # (!\ctl|ALUSrc2~q  & (\AR|DataOut [15]))

	.dataa(gnd),
	.datab(\ctl|ALUSrc2~q ),
	.datac(\AR|DataOut [15]),
	.datad(\IR|DataOut [7]),
	.cin(gnd),
	.combout(\B[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B[15]~1 .lut_mask = 16'hFC30;
defparam \B[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N30
cycloneive_lcell_comb \A[15]~1 (
// Equation(s):
// \A[15]~1_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[15]~30_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [15]))

	.dataa(\BR|DataOut [15]),
	.datab(gnd),
	.datac(\ctl|ALUSrc1~q ),
	.datad(\PC|pcPlusOne[15]~30_combout ),
	.cin(gnd),
	.combout(\A[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \A[15]~1 .lut_mask = 16'hFA0A;
defparam \A[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneive_lcell_comb \ALU|Add0~30 (
// Equation(s):
// \ALU|Add0~30_combout  = (\B[15]~1_combout  & ((\A[15]~1_combout  & (\ALU|Add0~29  & VCC)) # (!\A[15]~1_combout  & (!\ALU|Add0~29 )))) # (!\B[15]~1_combout  & ((\A[15]~1_combout  & (!\ALU|Add0~29 )) # (!\A[15]~1_combout  & ((\ALU|Add0~29 ) # (GND)))))
// \ALU|Add0~31  = CARRY((\B[15]~1_combout  & (!\A[15]~1_combout  & !\ALU|Add0~29 )) # (!\B[15]~1_combout  & ((!\ALU|Add0~29 ) # (!\A[15]~1_combout ))))

	.dataa(\B[15]~1_combout ),
	.datab(\A[15]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~29 ),
	.combout(\ALU|Add0~30_combout ),
	.cout(\ALU|Add0~31 ));
// synopsys translate_off
defparam \ALU|Add0~30 .lut_mask = 16'h9617;
defparam \ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneive_lcell_comb \DR|RegData~34 (
// Equation(s):
// \DR|RegData~34_combout  = (\rst_n~input_o  & (\ALU|Add0~30_combout  & !\ctl|ALUorShifter~q ))

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\ALU|Add0~30_combout ),
	.datad(\ctl|ALUorShifter~q ),
	.cin(gnd),
	.combout(\DR|RegData~34_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~34 .lut_mask = 16'h00A0;
defparam \DR|RegData~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N29
dffeas \DR|RegData[15] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[15] .is_wysiwyg = "true";
defparam \DR|RegData[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cycloneive_lcell_comb \DR|DataOut[15]~feeder (
// Equation(s):
// \DR|DataOut[15]~feeder_combout  = \DR|RegData [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DR|RegData [15]),
	.cin(gnd),
	.combout(\DR|DataOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DR|DataOut[15]~feeder .lut_mask = 16'hFF00;
defparam \DR|DataOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \DR|DataOut[15] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|DataOut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[15] .is_wysiwyg = "true";
defparam \DR|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cycloneive_lcell_comb \ctl|Branch~1 (
// Equation(s):
// \ctl|Branch~1_combout  = ((\ctl|brch_reg [0] & \ram|altsyncram_component|auto_generated|altsyncram1|q_a [9])) # (!\ctl|brch_reg [2])

	.dataa(\ctl|brch_reg [0]),
	.datab(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datac(gnd),
	.datad(\ctl|brch_reg [2]),
	.cin(gnd),
	.combout(\ctl|Branch~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|Branch~1 .lut_mask = 16'h88FF;
defparam \ctl|Branch~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cycloneive_lcell_comb \ctl|Branch~2 (
// Equation(s):
// \ctl|Branch~2_combout  = ((\ctl|Branch~1_combout ) # (\ctl|brch_reg [0] $ (\ctl|brch_reg [1]))) # (!\ctl|always0~4_combout )

	.dataa(\ctl|brch_reg [0]),
	.datab(\ctl|always0~4_combout ),
	.datac(\ctl|Branch~1_combout ),
	.datad(\ctl|brch_reg [1]),
	.cin(gnd),
	.combout(\ctl|Branch~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|Branch~2 .lut_mask = 16'hF7FB;
defparam \ctl|Branch~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N5
dffeas \ctl|Branch[1] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|Branch~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|Branch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|Branch[1] .is_wysiwyg = "true";
defparam \ctl|Branch[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneive_lcell_comb \DR|RegData[0]~32 (
// Equation(s):
// \DR|RegData[0]~32_combout  = (\ctl|ALUorShifter~q ) # (!\rst_n~input_o )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctl|ALUorShifter~q ),
	.cin(gnd),
	.combout(\DR|RegData[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData[0]~32 .lut_mask = 16'hFF55;
defparam \DR|RegData[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneive_lcell_comb \SZCV|RegData~0 (
// Equation(s):
// \SZCV|RegData~0_combout  = (!\DR|RegData[0]~32_combout  & ((\B[15]~1_combout  & (!\ALU|Add0~30_combout  & \A[15]~1_combout )) # (!\B[15]~1_combout  & (\ALU|Add0~30_combout  & !\A[15]~1_combout ))))

	.dataa(\B[15]~1_combout ),
	.datab(\DR|RegData[0]~32_combout ),
	.datac(\ALU|Add0~30_combout ),
	.datad(\A[15]~1_combout ),
	.cin(gnd),
	.combout(\SZCV|RegData~0_combout ),
	.cout());
// synopsys translate_off
defparam \SZCV|RegData~0 .lut_mask = 16'h0210;
defparam \SZCV|RegData~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N21
dffeas \SZCV|RegData[0] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\SZCV|RegData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SZCV|RegData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SZCV|RegData[0] .is_wysiwyg = "true";
defparam \SZCV|RegData[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N11
dffeas \SZCV|DataOut[0] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SZCV|RegData [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SZCV|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SZCV|DataOut[0] .is_wysiwyg = "true";
defparam \SZCV|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cycloneive_lcell_comb \ctl|Branch~3 (
// Equation(s):
// \ctl|Branch~3_combout  = ((\ctl|brch_reg [1] $ (\ctl|brch_reg [0])) # (!\ctl|always0~4_combout )) # (!\ctl|brch_reg [2])

	.dataa(\ctl|brch_reg [1]),
	.datab(\ctl|brch_reg [2]),
	.datac(\ctl|brch_reg [0]),
	.datad(\ctl|always0~4_combout ),
	.cin(gnd),
	.combout(\ctl|Branch~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|Branch~3 .lut_mask = 16'h7BFF;
defparam \ctl|Branch~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cycloneive_lcell_comb \ctl|always0~5 (
// Equation(s):
// \ctl|always0~5_combout  = (\ctl|brch_reg [0] & (\ctl|brch_reg [2] & (\ctl|brch_reg [1] & \ctl|always0~4_combout )))

	.dataa(\ctl|brch_reg [0]),
	.datab(\ctl|brch_reg [2]),
	.datac(\ctl|brch_reg [1]),
	.datad(\ctl|always0~4_combout ),
	.cin(gnd),
	.combout(\ctl|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|always0~5 .lut_mask = 16'h8000;
defparam \ctl|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \ctl|Branch~4 (
// Equation(s):
// \ctl|Branch~4_combout  = (\ctl|Branch~3_combout ) # ((\ram|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \ctl|always0~5_combout ))

	.dataa(\ctl|Branch~3_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(\ctl|always0~5_combout ),
	.cin(gnd),
	.combout(\ctl|Branch~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|Branch~4 .lut_mask = 16'hFAAA;
defparam \ctl|Branch~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N19
dffeas \ctl|Branch[0] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|Branch~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|Branch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|Branch[0] .is_wysiwyg = "true";
defparam \ctl|Branch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cycloneive_lcell_comb \PC|pc[6]~0 (
// Equation(s):
// \PC|pc[6]~0_combout  = (\DR|DataOut [15] & (!\SZCV|DataOut [0] & (\ctl|Branch [1] $ (\ctl|Branch [0])))) # (!\DR|DataOut [15] & (\SZCV|DataOut [0] & (\ctl|Branch [1] $ (\ctl|Branch [0]))))

	.dataa(\DR|DataOut [15]),
	.datab(\ctl|Branch [1]),
	.datac(\SZCV|DataOut [0]),
	.datad(\ctl|Branch [0]),
	.cin(gnd),
	.combout(\PC|pc[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc[6]~0 .lut_mask = 16'h1248;
defparam \PC|pc[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cycloneive_lcell_comb \ctl|Branch~0 (
// Equation(s):
// \ctl|Branch~0_combout  = (\ram|altsyncram_component|auto_generated|altsyncram1|q_a [10]) # (!\ctl|always0~5_combout )

	.dataa(gnd),
	.datab(\ctl|always0~5_combout ),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\ctl|Branch~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|Branch~0 .lut_mask = 16'hFF33;
defparam \ctl|Branch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N9
dffeas \ctl|Branch[2] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|Branch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|Branch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|Branch[2] .is_wysiwyg = "true";
defparam \ctl|Branch[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneive_lcell_comb \SZCV|RegData~1 (
// Equation(s):
// \SZCV|RegData~1_combout  = (!\ALU|Add0~4_combout  & (!\ALU|Add0~2_combout  & (!\ALU|Add0~6_combout  & !\ALU|Add0~0_combout )))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\ALU|Add0~6_combout ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\SZCV|RegData~1_combout ),
	.cout());
// synopsys translate_off
defparam \SZCV|RegData~1 .lut_mask = 16'h0001;
defparam \SZCV|RegData~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneive_lcell_comb \SZCV|RegData~2 (
// Equation(s):
// \SZCV|RegData~2_combout  = (\SZCV|RegData~1_combout  & (!\ALU|Add0~12_combout  & (!\ALU|Add0~10_combout  & !\ALU|Add0~8_combout )))

	.dataa(\SZCV|RegData~1_combout ),
	.datab(\ALU|Add0~12_combout ),
	.datac(\ALU|Add0~10_combout ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\SZCV|RegData~2_combout ),
	.cout());
// synopsys translate_off
defparam \SZCV|RegData~2 .lut_mask = 16'h0002;
defparam \SZCV|RegData~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneive_lcell_comb \SZCV|RegData~3 (
// Equation(s):
// \SZCV|RegData~3_combout  = (!\ALU|Add0~18_combout  & (!\ALU|Add0~14_combout  & (!\ALU|Add0~16_combout  & \SZCV|RegData~2_combout )))

	.dataa(\ALU|Add0~18_combout ),
	.datab(\ALU|Add0~14_combout ),
	.datac(\ALU|Add0~16_combout ),
	.datad(\SZCV|RegData~2_combout ),
	.cin(gnd),
	.combout(\SZCV|RegData~3_combout ),
	.cout());
// synopsys translate_off
defparam \SZCV|RegData~3 .lut_mask = 16'h0100;
defparam \SZCV|RegData~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneive_lcell_comb \SZCV|RegData~4 (
// Equation(s):
// \SZCV|RegData~4_combout  = (\SZCV|RegData~3_combout  & (!\ALU|Add0~24_combout  & (!\ALU|Add0~22_combout  & !\ALU|Add0~20_combout )))

	.dataa(\SZCV|RegData~3_combout ),
	.datab(\ALU|Add0~24_combout ),
	.datac(\ALU|Add0~22_combout ),
	.datad(\ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\SZCV|RegData~4_combout ),
	.cout());
// synopsys translate_off
defparam \SZCV|RegData~4 .lut_mask = 16'h0002;
defparam \SZCV|RegData~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneive_lcell_comb \SZCV|RegData~5 (
// Equation(s):
// \SZCV|RegData~5_combout  = (!\ALU|Add0~26_combout  & (\SZCV|RegData~4_combout  & (!\ALU|Add0~30_combout  & !\ALU|Add0~28_combout )))

	.dataa(\ALU|Add0~26_combout ),
	.datab(\SZCV|RegData~4_combout ),
	.datac(\ALU|Add0~30_combout ),
	.datad(\ALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\SZCV|RegData~5_combout ),
	.cout());
// synopsys translate_off
defparam \SZCV|RegData~5 .lut_mask = 16'h0004;
defparam \SZCV|RegData~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneive_lcell_comb \ALU|Add0~32 (
// Equation(s):
// \ALU|Add0~32_combout  = !\ALU|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU|Add0~31 ),
	.combout(\ALU|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~32 .lut_mask = 16'h0F0F;
defparam \ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneive_lcell_comb \SZCV|RegData~6 (
// Equation(s):
// \SZCV|RegData~6_combout  = (\rst_n~input_o  & ((\ctl|ALUorShifter~q ) # ((\SZCV|RegData~5_combout  & !\ALU|Add0~32_combout ))))

	.dataa(\SZCV|RegData~5_combout ),
	.datab(\ALU|Add0~32_combout ),
	.datac(\rst_n~input_o ),
	.datad(\ctl|ALUorShifter~q ),
	.cin(gnd),
	.combout(\SZCV|RegData~6_combout ),
	.cout());
// synopsys translate_off
defparam \SZCV|RegData~6 .lut_mask = 16'hF020;
defparam \SZCV|RegData~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N27
dffeas \SZCV|RegData[2] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\SZCV|RegData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SZCV|RegData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SZCV|RegData[2] .is_wysiwyg = "true";
defparam \SZCV|RegData[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N7
dffeas \SZCV|DataOut[2] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SZCV|RegData [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SZCV|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SZCV|DataOut[2] .is_wysiwyg = "true";
defparam \SZCV|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cycloneive_lcell_comb \PC|pc[6]~18 (
// Equation(s):
// \PC|pc[6]~18_combout  = (\ctl|Branch [2] & (!\ctl|Branch [0] & ((!\ctl|Branch [1])))) # (!\ctl|Branch [2] & ((\ctl|Branch [0] & (!\SZCV|DataOut [2] & \ctl|Branch [1])) # (!\ctl|Branch [0] & (\SZCV|DataOut [2]))))

	.dataa(\ctl|Branch [2]),
	.datab(\ctl|Branch [0]),
	.datac(\SZCV|DataOut [2]),
	.datad(\ctl|Branch [1]),
	.cin(gnd),
	.combout(\PC|pc[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc[6]~18 .lut_mask = 16'h1432;
defparam \PC|pc[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cycloneive_lcell_comb \PC|pc[6]~19 (
// Equation(s):
// \PC|pc[6]~19_combout  = (\rst_n~input_o ) # ((\PC|pc[6]~18_combout ) # ((\PC|pc[6]~0_combout  & !\ctl|Branch [2])))

	.dataa(\PC|pc[6]~0_combout ),
	.datab(\ctl|Branch [2]),
	.datac(\rst_n~input_o ),
	.datad(\PC|pc[6]~18_combout ),
	.cin(gnd),
	.combout(\PC|pc[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc[6]~19 .lut_mask = 16'hFFF2;
defparam \PC|pc[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
cycloneive_lcell_comb \PC|pc~1 (
// Equation(s):
// \PC|pc~1_combout  = (\PC|pcPlusOne[0]~0_combout  & !\PC|pc[6]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pcPlusOne[0]~0_combout ),
	.datad(\PC|pc[6]~19_combout ),
	.cin(gnd),
	.combout(\PC|pc~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc~1 .lut_mask = 16'h00F0;
defparam \PC|pc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N1
dffeas \PC|pc[0] (
	.clk(\a0|p[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pc~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC|pc[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[0] .is_wysiwyg = "true";
defparam \PC|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cycloneive_lcell_comb \IR|RegData~5 (
// Equation(s):
// \IR|RegData~5_combout  = (\rst_n~input_o  & \ram|altsyncram_component|auto_generated|altsyncram1|q_a [3])

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\IR|RegData~5_combout ),
	.cout());
// synopsys translate_off
defparam \IR|RegData~5 .lut_mask = 16'hCC00;
defparam \IR|RegData~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N11
dffeas \IR|RegData[3] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|RegData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|RegData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|RegData[3] .is_wysiwyg = "true";
defparam \IR|RegData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cycloneive_lcell_comb \IR|DataOut[3]~feeder (
// Equation(s):
// \IR|DataOut[3]~feeder_combout  = \IR|RegData [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|RegData [3]),
	.cin(gnd),
	.combout(\IR|DataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|DataOut[3]~feeder .lut_mask = 16'hFF00;
defparam \IR|DataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N9
dffeas \IR|DataOut[3] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\IR|DataOut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|DataOut[3] .is_wysiwyg = "true";
defparam \IR|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
cycloneive_lcell_comb \RF|RegFile~155 (
// Equation(s):
// \RF|RegFile~155_combout  = (\RF|RegFile~3_q  & (!\IR|DataOut [11] & !\IR|DataOut [12]))

	.dataa(\RF|RegFile~3_q ),
	.datab(\IR|DataOut [11]),
	.datac(gnd),
	.datad(\IR|DataOut [12]),
	.cin(gnd),
	.combout(\RF|RegFile~155_combout ),
	.cout());
// synopsys translate_off
defparam \RF|RegFile~155 .lut_mask = 16'h0022;
defparam \RF|RegFile~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N3
dffeas \AR|RegData[3] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(\RF|RegFile~155_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\IR|DataOut [13]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|RegData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|RegData[3] .is_wysiwyg = "true";
defparam \AR|RegData[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N3
dffeas \AR|DataOut[3] (
	.clk(\a0|p[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AR|RegData [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|DataOut[3] .is_wysiwyg = "true";
defparam \AR|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cycloneive_lcell_comb \B[3]~13 (
// Equation(s):
// \B[3]~13_combout  = (\ctl|ALUSrc2~q  & (\IR|DataOut [3])) # (!\ctl|ALUSrc2~q  & ((\AR|DataOut [3])))

	.dataa(gnd),
	.datab(\IR|DataOut [3]),
	.datac(\AR|DataOut [3]),
	.datad(\ctl|ALUSrc2~q ),
	.cin(gnd),
	.combout(\B[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \B[3]~13 .lut_mask = 16'hCCF0;
defparam \B[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneive_lcell_comb \DR|RegData~41 (
// Equation(s):
// \DR|RegData~41_combout  = (!\ctl|ALUorShifter~q  & (\ALU|Add0~6_combout  & \rst_n~input_o ))

	.dataa(\ctl|ALUorShifter~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR|RegData~41_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~41 .lut_mask = 16'h4040;
defparam \DR|RegData~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N21
dffeas \DR|RegData[3] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[3] .is_wysiwyg = "true";
defparam \DR|RegData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneive_lcell_comb \DR|DataOut[3]~feeder (
// Equation(s):
// \DR|DataOut[3]~feeder_combout  = \DR|RegData [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DR|RegData [3]),
	.cin(gnd),
	.combout(\DR|DataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DR|DataOut[3]~feeder .lut_mask = 16'hFF00;
defparam \DR|DataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N29
dffeas \DR|DataOut[3] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|DataOut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[3] .is_wysiwyg = "true";
defparam \DR|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N7
dffeas \ctl|brch_reg[0] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|brch_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|brch_reg[0] .is_wysiwyg = "true";
defparam \ctl|brch_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cycloneive_lcell_comb \ctl|always0~6 (
// Equation(s):
// \ctl|always0~6_combout  = (!\ctl|brch_reg [0] & (!\ctl|brch_reg [2] & !\ctl|brch_reg [1]))

	.dataa(\ctl|brch_reg [0]),
	.datab(gnd),
	.datac(\ctl|brch_reg [2]),
	.datad(\ctl|brch_reg [1]),
	.cin(gnd),
	.combout(\ctl|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|always0~6 .lut_mask = 16'h0005;
defparam \ctl|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneive_lcell_comb \ctl|always0~13 (
// Equation(s):
// \ctl|always0~13_combout  = (!\ctl|twobit [0] & (!\ctl|always0~6_combout  & \ctl|twobit [1]))

	.dataa(\ctl|twobit [0]),
	.datab(\ctl|always0~6_combout ),
	.datac(gnd),
	.datad(\ctl|twobit [1]),
	.cin(gnd),
	.combout(\ctl|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|always0~13 .lut_mask = 16'h1100;
defparam \ctl|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N7
dffeas \ctl|ALUSrc1 (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|always0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|ALUSrc1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|ALUSrc1 .is_wysiwyg = "true";
defparam \ctl|ALUSrc1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N6
cycloneive_lcell_comb \A[6]~10 (
// Equation(s):
// \A[6]~10_combout  = (\ctl|ALUSrc1~q  & ((\PC|pcPlusOne[6]~12_combout ))) # (!\ctl|ALUSrc1~q  & (\BR|DataOut [6]))

	.dataa(\ctl|ALUSrc1~q ),
	.datab(gnd),
	.datac(\BR|DataOut [6]),
	.datad(\PC|pcPlusOne[6]~12_combout ),
	.cin(gnd),
	.combout(\A[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \A[6]~10 .lut_mask = 16'hFA50;
defparam \A[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneive_lcell_comb \DR|RegData~45 (
// Equation(s):
// \DR|RegData~45_combout  = (!\ctl|ALUorShifter~q  & (\ALU|Add0~12_combout  & \rst_n~input_o ))

	.dataa(\ctl|ALUorShifter~q ),
	.datab(\ALU|Add0~12_combout ),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR|RegData~45_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~45 .lut_mask = 16'h4040;
defparam \DR|RegData~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N5
dffeas \DR|RegData[6] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[6] .is_wysiwyg = "true";
defparam \DR|RegData[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N11
dffeas \DR|DataOut[6] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DR|RegData [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[6] .is_wysiwyg = "true";
defparam \DR|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cycloneive_lcell_comb \ctl|opcode_reg[3]~feeder (
// Equation(s):
// \ctl|opcode_reg[3]~feeder_combout  = \ram|altsyncram_component|auto_generated|altsyncram1|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\ctl|opcode_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|opcode_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \ctl|opcode_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N17
dffeas \ctl|opcode_reg[3] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|opcode_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|opcode_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|opcode_reg[3] .is_wysiwyg = "true";
defparam \ctl|opcode_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneive_lcell_comb \ctl|always0~9 (
// Equation(s):
// \ctl|always0~9_combout  = (\ctl|opcode_reg [3] & (\ctl|twobit [1] & (\ctl|twobit [0] & !\ctl|opcode_reg [2])))

	.dataa(\ctl|opcode_reg [3]),
	.datab(\ctl|twobit [1]),
	.datac(\ctl|twobit [0]),
	.datad(\ctl|opcode_reg [2]),
	.cin(gnd),
	.combout(\ctl|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|always0~9 .lut_mask = 16'h0080;
defparam \ctl|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N3
dffeas \ctl|ALUorShifter (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|always0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|ALUorShifter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|ALUorShifter .is_wysiwyg = "true";
defparam \ctl|ALUorShifter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneive_lcell_comb \DR|RegData~36 (
// Equation(s):
// \DR|RegData~36_combout  = (!\ctl|ALUorShifter~q  & (\ALU|Add0~4_combout  & \rst_n~input_o ))

	.dataa(\ctl|ALUorShifter~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR|RegData~36_combout ),
	.cout());
// synopsys translate_off
defparam \DR|RegData~36 .lut_mask = 16'h4040;
defparam \DR|RegData~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N1
dffeas \DR|RegData[2] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(\DR|RegData~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|RegData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|RegData[2] .is_wysiwyg = "true";
defparam \DR|RegData[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N3
dffeas \DR|DataOut[2] (
	.clk(\a0|p[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DR|RegData [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|DataOut[2] .is_wysiwyg = "true";
defparam \DR|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N3
dffeas \ctl|twobit[0] (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|twobit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|twobit[0] .is_wysiwyg = "true";
defparam \ctl|twobit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cycloneive_lcell_comb \ctl|Equal7~0 (
// Equation(s):
// \ctl|Equal7~0_combout  = (\ctl|twobit [0] & !\ctl|twobit [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctl|twobit [0]),
	.datad(\ctl|twobit [1]),
	.cin(gnd),
	.combout(\ctl|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctl|Equal7~0 .lut_mask = 16'h00F0;
defparam \ctl|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N17
dffeas \ctl|MemWrite (
	.clk(\a0|p[3]~clkctrl_outclk ),
	.d(\ctl|Equal7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl|MemWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctl|MemWrite .is_wysiwyg = "true";
defparam \ctl|MemWrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hCFC0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N27
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCACA;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hF0C0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N9
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0002;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hAAFC;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h3C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .lut_mask = 16'hA0B3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y25_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y25_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h1A30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'hF0FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h0030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'hC0EA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hEDA5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'hF222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h1277;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h1808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'hCE0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'hF3CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h2029;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hFAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N1
cycloneive_io_ibuf \in[0]~input (
	.i(in[0]),
	.ibar(gnd),
	.o(\in[0]~input_o ));
// synopsys translate_off
defparam \in[0]~input .bus_hold = "false";
defparam \in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N8
cycloneive_io_ibuf \in[1]~input (
	.i(in[1]),
	.ibar(gnd),
	.o(\in[1]~input_o ));
// synopsys translate_off
defparam \in[1]~input .bus_hold = "false";
defparam \in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N29
cycloneive_io_ibuf \in[2]~input (
	.i(in[2]),
	.ibar(gnd),
	.o(\in[2]~input_o ));
// synopsys translate_off
defparam \in[2]~input .bus_hold = "false";
defparam \in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N22
cycloneive_io_ibuf \in[3]~input (
	.i(in[3]),
	.ibar(gnd),
	.o(\in[3]~input_o ));
// synopsys translate_off
defparam \in[3]~input .bus_hold = "false";
defparam \in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N29
cycloneive_io_ibuf \in[4]~input (
	.i(in[4]),
	.ibar(gnd),
	.o(\in[4]~input_o ));
// synopsys translate_off
defparam \in[4]~input .bus_hold = "false";
defparam \in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N22
cycloneive_io_ibuf \in[5]~input (
	.i(in[5]),
	.ibar(gnd),
	.o(\in[5]~input_o ));
// synopsys translate_off
defparam \in[5]~input .bus_hold = "false";
defparam \in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N22
cycloneive_io_ibuf \in[6]~input (
	.i(in[6]),
	.ibar(gnd),
	.o(\in[6]~input_o ));
// synopsys translate_off
defparam \in[6]~input .bus_hold = "false";
defparam \in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N15
cycloneive_io_ibuf \in[7]~input (
	.i(in[7]),
	.ibar(gnd),
	.o(\in[7]~input_o ));
// synopsys translate_off
defparam \in[7]~input .bus_hold = "false";
defparam \in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N1
cycloneive_io_ibuf \in[8]~input (
	.i(in[8]),
	.ibar(gnd),
	.o(\in[8]~input_o ));
// synopsys translate_off
defparam \in[8]~input .bus_hold = "false";
defparam \in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y43_N29
cycloneive_io_ibuf \in[9]~input (
	.i(in[9]),
	.ibar(gnd),
	.o(\in[9]~input_o ));
// synopsys translate_off
defparam \in[9]~input .bus_hold = "false";
defparam \in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y43_N1
cycloneive_io_ibuf \in[10]~input (
	.i(in[10]),
	.ibar(gnd),
	.o(\in[10]~input_o ));
// synopsys translate_off
defparam \in[10]~input .bus_hold = "false";
defparam \in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N8
cycloneive_io_ibuf \in[11]~input (
	.i(in[11]),
	.ibar(gnd),
	.o(\in[11]~input_o ));
// synopsys translate_off
defparam \in[11]~input .bus_hold = "false";
defparam \in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N1
cycloneive_io_ibuf \in[12]~input (
	.i(in[12]),
	.ibar(gnd),
	.o(\in[12]~input_o ));
// synopsys translate_off
defparam \in[12]~input .bus_hold = "false";
defparam \in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N22
cycloneive_io_ibuf \in[13]~input (
	.i(in[13]),
	.ibar(gnd),
	.o(\in[13]~input_o ));
// synopsys translate_off
defparam \in[13]~input .bus_hold = "false";
defparam \in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N22
cycloneive_io_ibuf \in[14]~input (
	.i(in[14]),
	.ibar(gnd),
	.o(\in[14]~input_o ));
// synopsys translate_off
defparam \in[14]~input .bus_hold = "false";
defparam \in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N15
cycloneive_io_ibuf \in[15]~input (
	.i(in[15]),
	.ibar(gnd),
	.o(\in[15]~input_o ));
// synopsys translate_off
defparam \in[15]~input .bus_hold = "false";
defparam \in[15]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
