#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xdf98f0 .scope module, "adder" "adder" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
o0x7f3c7c054018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xdc7530_0 .net "a", 31 0, o0x7f3c7c054018;  0 drivers
o0x7f3c7c054048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xe0e2b0_0 .net "b", 31 0, o0x7f3c7c054048;  0 drivers
v0xe0e390_0 .net "out", 31 0, L_0xe2c7d0;  1 drivers
L_0xe2c7d0 .arith/sum 32, o0x7f3c7c054018, o0x7f3c7c054048;
S_0xdd0770 .scope module, "and1_2" "and1_2" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
o0x7f3c7c054138 .functor BUFZ 1, C4<z>; HiZ drive
v0xe0e560_0 .net "a", 0 0, o0x7f3c7c054138;  0 drivers
o0x7f3c7c054168 .functor BUFZ 1, C4<z>; HiZ drive
v0xe0e640_0 .net "b", 0 0, o0x7f3c7c054168;  0 drivers
v0xe0e700_0 .var "out", 0 0;
E_0xe0e500 .event edge, v0xe0e560_0, v0xe0e640_0;
S_0xdcdd70 .scope module, "ex_test" "ex_test" 3 6;
 .timescale 0 0;
v0xe0eaa0_0 .var "ALUControlD", 3 0;
o0x7f3c7c058158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xe27fb0_0 .net "ALUOutE", 31 0, o0x7f3c7c058158;  0 drivers
v0xe28050_0 .var "ALUOutM", 31 0;
v0xe280f0_0 .var "ALUSrcD", 0 0;
v0xe28190_0 .var "FlushE", 0 0;
v0xe282d0_0 .var "ForwardAE", 1 0;
v0xe283c0_0 .var "ForwardBE", 1 0;
v0xe284d0_0 .var "MemWriteD", 0 0;
v0xe28570_0 .net "MemWriteE", 0 0, L_0xe3d5f0;  1 drivers
v0xe286a0_0 .var "MemtoRegD", 0 0;
v0xe28740_0 .net "MemtoRegE", 0 0, L_0xe3d010;  1 drivers
v0xe287e0_0 .var "RD1D", 31 0;
v0xe288a0_0 .net "RD1E", 31 0, v0xe17860_0;  1 drivers
v0xe28960_0 .var "RD2D", 31 0;
v0xe28a20_0 .net "RD2E", 31 0, v0xe188a0_0;  1 drivers
v0xe28ae0_0 .var "RdD", 4 0;
v0xe28ba0_0 .net "RdE", 4 0, L_0xe3f860;  1 drivers
v0xe28de0_0 .var "RegDstD", 0 0;
v0xe28e80_0 .net "RegDstE", 0 0, L_0xe3e110;  1 drivers
v0xe28fb0_0 .var "RegWriteD", 0 0;
v0xe29050_0 .net "RegWriteE", 0 0, L_0xe3cac0;  1 drivers
v0xe290f0_0 .var "ResultW", 31 0;
v0xe29190_0 .var "RsD", 4 0;
v0xe29230_0 .net "RsE", 4 0, L_0xe3ed30;  1 drivers
v0xe292d0_0 .var "RtD", 4 0;
v0xe29390_0 .net "RtE", 4 0, L_0xe3f2c0;  1 drivers
v0xe294e0_0 .var "SignImmD", 31 0;
v0xe295a0_0 .net "SignImmE", 31 0, v0xe1fc20_0;  1 drivers
v0xe29660_0 .net "WriteDataE", 31 0, L_0xe40c80;  1 drivers
v0xe29720_0 .net "WriteRegE", 4 0, L_0xe40440;  1 drivers
v0xe297e0_0 .var "clk", 0 0;
E_0xe0e850 .event negedge, v0xe0fc10_0;
S_0xe0e8b0 .scope module, "EX_stage" "execute_stage" 3 128, 4 13 0, S_0xdcdd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 1 "RegWriteD"
    .port_info 3 /INPUT 1 "MemtoRegD"
    .port_info 4 /INPUT 1 "MemWriteD"
    .port_info 5 /INPUT 4 "ALUControlD"
    .port_info 6 /INPUT 1 "ALUSrcD"
    .port_info 7 /INPUT 1 "RegDstD"
    .port_info 8 /INPUT 32 "RD1D"
    .port_info 9 /INPUT 32 "RD2D"
    .port_info 10 /INPUT 5 "RsD"
    .port_info 11 /INPUT 5 "RtD"
    .port_info 12 /INPUT 5 "RdD"
    .port_info 13 /INPUT 32 "SignImmD"
    .port_info 14 /OUTPUT 1 "RegWriteE"
    .port_info 15 /OUTPUT 1 "MemtoRegE"
    .port_info 16 /OUTPUT 1 "MemWriteE"
    .port_info 17 /OUTPUT 1 "RegDstE"
    .port_info 18 /OUTPUT 32 "RD1E"
    .port_info 19 /OUTPUT 32 "RD2E"
    .port_info 20 /OUTPUT 5 "RsE"
    .port_info 21 /OUTPUT 5 "RtE"
    .port_info 22 /OUTPUT 5 "RdE"
    .port_info 23 /OUTPUT 32 "SignImmE"
    .port_info 24 /INPUT 32 "ResultW"
    .port_info 25 /INPUT 32 "ALUOutM"
    .port_info 26 /INPUT 2 "ForwardAE"
    .port_info 27 /INPUT 2 "ForwardBE"
    .port_info 28 /OUTPUT 5 "WriteRegE"
    .port_info 29 /OUTPUT 32 "WriteDataE"
    .port_info 30 /OUTPUT 32 "ALUOutE"
v0xe25840_0 .net "ALUControlD", 3 0, v0xe0eaa0_0;  1 drivers
v0xe25970_0 .net "ALUControlE", 3 0, L_0xe3e660;  1 drivers
v0xe25a30_0 .net "ALUOutD", 0 0, L_0xe416a0;  1 drivers
v0xe25ad0_0 .net "ALUOutE", 31 0, o0x7f3c7c058158;  alias, 0 drivers
v0xe25bb0_0 .net "ALUOutM", 31 0, v0xe28050_0;  1 drivers
v0xe25d10_0 .net "ALUSrcD", 0 0, v0xe280f0_0;  1 drivers
v0xe25e00_0 .net "ALUSrcE", 0 0, L_0xe3dba0;  1 drivers
v0xe25ea0_0 .net "FlushE", 0 0, v0xe28190_0;  1 drivers
v0xe25f40_0 .net "ForwardAE", 1 0, v0xe282d0_0;  1 drivers
v0xe26070_0 .net "ForwardBE", 1 0, v0xe283c0_0;  1 drivers
v0xe26110_0 .net "MemWriteD", 0 0, v0xe284d0_0;  1 drivers
v0xe261b0_0 .net "MemWriteE", 0 0, L_0xe3d5f0;  alias, 1 drivers
v0xe262a0_0 .net "MemtoRegD", 0 0, v0xe286a0_0;  1 drivers
v0xe26390_0 .net "MemtoRegE", 0 0, L_0xe3d010;  alias, 1 drivers
v0xe26480_0 .net "RD1D", 31 0, v0xe287e0_0;  1 drivers
v0xe26570_0 .net "RD1E", 31 0, v0xe17860_0;  alias, 1 drivers
v0xe266c0_0 .net "RD2D", 31 0, v0xe28960_0;  1 drivers
v0xe26870_0 .net "RD2E", 31 0, v0xe188a0_0;  alias, 1 drivers
v0xe269a0_0 .net "RdD", 4 0, v0xe28ae0_0;  1 drivers
v0xe26a40_0 .net "RdE", 4 0, L_0xe3f860;  alias, 1 drivers
v0xe26ae0_0 .net "RegDstD", 0 0, v0xe28de0_0;  1 drivers
v0xe26bd0_0 .net "RegDstE", 0 0, L_0xe3e110;  alias, 1 drivers
v0xe26c70_0 .net "RegWriteD", 0 0, v0xe28fb0_0;  1 drivers
v0xe26d60_0 .net "RegWriteE", 0 0, L_0xe3cac0;  alias, 1 drivers
v0xe26e50_0 .net "ResultW", 31 0, v0xe290f0_0;  1 drivers
v0xe26f60_0 .net "RsD", 4 0, v0xe29190_0;  1 drivers
v0xe27070_0 .net "RsE", 4 0, L_0xe3ed30;  alias, 1 drivers
v0xe27180_0 .net "RtD", 4 0, v0xe292d0_0;  1 drivers
v0xe27290_0 .net "RtE", 4 0, L_0xe3f2c0;  alias, 1 drivers
v0xe27350_0 .net "SignImmD", 31 0, v0xe294e0_0;  1 drivers
v0xe27460_0 .net "SignImmE", 31 0, v0xe1fc20_0;  alias, 1 drivers
v0xe275b0_0 .net "SrcAE", 31 0, L_0xe414c0;  1 drivers
v0xe27670_0 .net "SrcBE", 31 0, L_0xe41600;  1 drivers
v0xe267d0_0 .net "WriteDataE", 31 0, L_0xe40c80;  alias, 1 drivers
v0xe27990_0 .net "WriteRegE", 4 0, L_0xe40440;  alias, 1 drivers
v0xe27a50_0 .net "clk", 0 0, v0xe297e0_0;  1 drivers
L_0xe416a0 .part v0xe224c0_0, 0, 1;
S_0xe0ee90 .scope module, "EX_pipeline_reg" "execute_pipeline_reg" 4 138, 5 11 0, S_0xe0e8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 1 "RegWriteD"
    .port_info 3 /INPUT 1 "MemtoRegD"
    .port_info 4 /INPUT 1 "MemWriteD"
    .port_info 5 /INPUT 4 "ALUControlD"
    .port_info 6 /INPUT 1 "ALUSrcD"
    .port_info 7 /INPUT 1 "RegDstD"
    .port_info 8 /INPUT 32 "RD1D"
    .port_info 9 /INPUT 32 "RD2D"
    .port_info 10 /INPUT 5 "RsD"
    .port_info 11 /INPUT 5 "RtD"
    .port_info 12 /INPUT 5 "RdD"
    .port_info 13 /INPUT 32 "SignImmD"
    .port_info 14 /OUTPUT 1 "RegWriteE"
    .port_info 15 /OUTPUT 1 "MemtoRegE"
    .port_info 16 /OUTPUT 1 "MemWriteE"
    .port_info 17 /OUTPUT 4 "ALUControlE"
    .port_info 18 /OUTPUT 1 "ALUSrcE"
    .port_info 19 /OUTPUT 1 "RegDstE"
    .port_info 20 /OUTPUT 32 "RD1E"
    .port_info 21 /OUTPUT 32 "RD2E"
    .port_info 22 /OUTPUT 5 "RsE"
    .port_info 23 /OUTPUT 5 "RtE"
    .port_info 24 /OUTPUT 5 "RdE"
    .port_info 25 /OUTPUT 32 "SignImmE"
v0xe207d0_0 .net "ALUControlD", 3 0, v0xe0eaa0_0;  alias, 1 drivers
v0xe208b0_0 .net "ALUControlE", 3 0, L_0xe3e660;  alias, 1 drivers
v0xe20980_0 .net "ALUSrcD", 0 0, v0xe280f0_0;  alias, 1 drivers
v0xe20a80_0 .net "ALUSrcE", 0 0, L_0xe3dba0;  alias, 1 drivers
v0xe20b50_0 .net "FlushE", 0 0, v0xe28190_0;  alias, 1 drivers
v0xe20c40_0 .net "MemWriteD", 0 0, v0xe284d0_0;  alias, 1 drivers
v0xe20ce0_0 .net "MemWriteE", 0 0, L_0xe3d5f0;  alias, 1 drivers
v0xe20db0_0 .net "MemtoRegD", 0 0, v0xe286a0_0;  alias, 1 drivers
v0xe20e80_0 .net "MemtoRegE", 0 0, L_0xe3d010;  alias, 1 drivers
v0xe20fe0_0 .net "RD1D", 31 0, v0xe287e0_0;  alias, 1 drivers
v0xe210b0_0 .net "RD1E", 31 0, v0xe17860_0;  alias, 1 drivers
v0xe21150_0 .net "RD2D", 31 0, v0xe28960_0;  alias, 1 drivers
v0xe211f0_0 .net "RD2E", 31 0, v0xe188a0_0;  alias, 1 drivers
v0xe212e0_0 .net "RdD", 4 0, v0xe28ae0_0;  alias, 1 drivers
v0xe21380_0 .net "RdE", 4 0, L_0xe3f860;  alias, 1 drivers
v0xe21450_0 .net "RegDstD", 0 0, v0xe28de0_0;  alias, 1 drivers
v0xe21520_0 .net "RegDstE", 0 0, L_0xe3e110;  alias, 1 drivers
v0xe216d0_0 .net "RegWriteD", 0 0, v0xe28fb0_0;  alias, 1 drivers
v0xe21770_0 .net "RegWriteE", 0 0, L_0xe3cac0;  alias, 1 drivers
v0xe21810_0 .net "RsD", 4 0, v0xe29190_0;  alias, 1 drivers
v0xe218e0_0 .net "RsE", 4 0, L_0xe3ed30;  alias, 1 drivers
v0xe219b0_0 .net "RtD", 4 0, v0xe292d0_0;  alias, 1 drivers
v0xe21a80_0 .net "RtE", 4 0, L_0xe3f2c0;  alias, 1 drivers
v0xe21b50_0 .net "SignImmD", 31 0, v0xe294e0_0;  alias, 1 drivers
v0xe21c20_0 .net "SignImmE", 31 0, v0xe1fc20_0;  alias, 1 drivers
v0xe21d10_0 .net "clk", 0 0, v0xe297e0_0;  alias, 1 drivers
L_0xe3cd30 .reduce/nor v0xe28190_0;
L_0xe3d2d0 .reduce/nor v0xe28190_0;
L_0xe3d8f0 .reduce/nor v0xe28190_0;
L_0xe3de30 .reduce/nor v0xe28190_0;
L_0xe3e360 .reduce/nor v0xe28190_0;
L_0xe3e990 .reduce/nor v0xe28190_0;
L_0xe3efc0 .reduce/nor v0xe28190_0;
L_0xe3f510 .reduce/nor v0xe28190_0;
L_0xe3fab0 .reduce/nor v0xe28190_0;
L_0xe3fcd0 .reduce/nor v0xe28190_0;
L_0xe3ff50 .reduce/nor v0xe28190_0;
L_0xe3e790 .reduce/nor v0xe28190_0;
S_0xe0f3e0 .scope module, "alu_control" "pipeline_reg_4bit" 5 109, 6 72 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 4 "new_value"
    .port_info 3 /OUTPUT 4 "curr_value"
L_0xe3e400 .functor BUFZ 4, v0xe0eaa0_0, C4<0000>, C4<0000>, C4<0000>;
v0xe106b0_0 .net *"_s3", 3 0, L_0xe3e400;  1 drivers
L_0x7f3c7c00b450 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe107b0_0 .net/2s *"_s7", 27 0, L_0x7f3c7c00b450;  1 drivers
v0xe10890_0 .net "adj_curr_value", 31 0, v0xe0fcf0_0;  1 drivers
v0xe10980_0 .net "adj_new_value", 31 0, L_0xe3e500;  1 drivers
v0xe10a40_0 .net "clear", 0 0, L_0xe3e990;  1 drivers
v0xe10b30_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe10c20_0 .net "curr_value", 3 0, L_0xe3e660;  alias, 1 drivers
v0xe10cc0_0 .net "new_value", 3 0, v0xe0eaa0_0;  alias, 1 drivers
L_0xe3e500 .concat8 [ 4 28 0 0], L_0xe3e400, L_0x7f3c7c00b450;
L_0xe3e660 .part v0xe0fcf0_0, 0, 4;
S_0xe0f670 .scope module, "value_reg" "pipeline_reg" 6 86, 6 7 0, S_0xe0f3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe10110_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b498;  1 drivers
v0xe10210_0 .net "clear", 0 0, L_0xe3e990;  alias, 1 drivers
v0xe102d0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe103a0_0 .net "curr_value", 31 0, v0xe0fcf0_0;  alias, 1 drivers
v0xe10470_0 .net "gated_new_value", 31 0, L_0xe3e8a0;  1 drivers
v0xe10560_0 .net "new_value", 31 0, L_0xe3e500;  alias, 1 drivers
L_0xe3e8a0 .functor MUXZ 32, L_0xe3e500, L_0x7f3c7c00b498, L_0xe3e990, C4<>;
S_0xe0f900 .scope module, "r" "register" 6 17, 7 11 0, S_0xe0f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe0fc10_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe0fcf0_0 .var "curr_value", 31 0;
v0xe0fdd0_0 .var "is_init", 0 0;
v0xe0fea0_0 .net "new_value", 31 0, L_0xe3e8a0;  alias, 1 drivers
L_0x7f3c7c00b4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe0ff80_0 .net "should_write", 0 0, L_0x7f3c7c00b4e0;  1 drivers
E_0xe0fb90 .event posedge, v0xe0fc10_0;
S_0xe10e20 .scope module, "alu_src" "pipeline_reg_1bit" 5 105, 6 21 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0xe3d990 .functor BUFZ 1, v0xe280f0_0, C4<0>, C4<0>, C4<0>;
v0xe12030_0 .net *"_s3", 0 0, L_0xe3d990;  1 drivers
L_0x7f3c7c00b2a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe12130_0 .net/2s *"_s7", 30 0, L_0x7f3c7c00b2a0;  1 drivers
v0xe12210_0 .net "adj_curr_value", 31 0, v0xe11640_0;  1 drivers
v0xe12300_0 .net "adj_new_value", 31 0, L_0xe3da90;  1 drivers
v0xe123c0_0 .net "clear", 0 0, L_0xe3de30;  1 drivers
v0xe124b0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe12550_0 .net "curr_value", 0 0, L_0xe3dba0;  alias, 1 drivers
v0xe125f0_0 .net "new_value", 0 0, v0xe280f0_0;  alias, 1 drivers
L_0xe3da90 .concat8 [ 1 31 0 0], L_0xe3d990, L_0x7f3c7c00b2a0;
L_0xe3dba0 .part v0xe11640_0, 0, 1;
S_0xe11080 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0xe10e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe11a60_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b2e8;  1 drivers
v0xe11b60_0 .net "clear", 0 0, L_0xe3de30;  alias, 1 drivers
v0xe11c20_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe11d50_0 .net "curr_value", 31 0, v0xe11640_0;  alias, 1 drivers
v0xe11e20_0 .net "gated_new_value", 31 0, L_0xe3dcd0;  1 drivers
v0xe11ec0_0 .net "new_value", 31 0, L_0xe3da90;  alias, 1 drivers
L_0xe3dcd0 .functor MUXZ 32, L_0xe3da90, L_0x7f3c7c00b2e8, L_0xe3de30, C4<>;
S_0xe112f0 .scope module, "r" "register" 6 17, 7 11 0, S_0xe11080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe11580_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe11640_0 .var "curr_value", 31 0;
v0xe11720_0 .var "is_init", 0 0;
v0xe117f0_0 .net "new_value", 31 0, L_0xe3dcd0;  alias, 1 drivers
L_0x7f3c7c00b330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe118d0_0 .net "should_write", 0 0, L_0x7f3c7c00b330;  1 drivers
S_0xe12740 .scope module, "mem_to_reg" "pipeline_reg_1bit" 5 103, 6 21 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0xe3cdd0 .functor BUFZ 1, v0xe286a0_0, C4<0>, C4<0>, C4<0>;
v0xe13920_0 .net *"_s3", 0 0, L_0xe3cdd0;  1 drivers
L_0x7f3c7c00b0f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe13a20_0 .net/2s *"_s7", 30 0, L_0x7f3c7c00b0f0;  1 drivers
v0xe13b00_0 .net "adj_curr_value", 31 0, v0xe12f70_0;  1 drivers
v0xe13bf0_0 .net "adj_new_value", 31 0, L_0xe3ced0;  1 drivers
v0xe13cb0_0 .net "clear", 0 0, L_0xe3d2d0;  1 drivers
v0xe13da0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe13f50_0 .net "curr_value", 0 0, L_0xe3d010;  alias, 1 drivers
v0xe13ff0_0 .net "new_value", 0 0, v0xe286a0_0;  alias, 1 drivers
L_0xe3ced0 .concat8 [ 1 31 0 0], L_0xe3cdd0, L_0x7f3c7c00b0f0;
L_0xe3d010 .part v0xe12f70_0, 0, 1;
S_0xe129b0 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0xe12740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe13390_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b138;  1 drivers
v0xe13490_0 .net "clear", 0 0, L_0xe3d2d0;  alias, 1 drivers
v0xe13550_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe135f0_0 .net "curr_value", 31 0, v0xe12f70_0;  alias, 1 drivers
v0xe136c0_0 .net "gated_new_value", 31 0, L_0xe3d140;  1 drivers
v0xe137b0_0 .net "new_value", 31 0, L_0xe3ced0;  alias, 1 drivers
L_0xe3d140 .functor MUXZ 32, L_0xe3ced0, L_0x7f3c7c00b138, L_0xe3d2d0, C4<>;
S_0xe12c20 .scope module, "r" "register" 6 17, 7 11 0, S_0xe129b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe12eb0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe12f70_0 .var "curr_value", 31 0;
v0xe13050_0 .var "is_init", 0 0;
v0xe13120_0 .net "new_value", 31 0, L_0xe3d140;  alias, 1 drivers
L_0x7f3c7c00b180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe13200_0 .net "should_write", 0 0, L_0x7f3c7c00b180;  1 drivers
S_0xe140b0 .scope module, "mem_write" "pipeline_reg_1bit" 5 104, 6 21 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0xe3d400 .functor BUFZ 1, v0xe284d0_0, C4<0>, C4<0>, C4<0>;
v0xe15280_0 .net *"_s3", 0 0, L_0xe3d400;  1 drivers
L_0x7f3c7c00b1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe15380_0 .net/2s *"_s7", 30 0, L_0x7f3c7c00b1c8;  1 drivers
v0xe15460_0 .net "adj_curr_value", 31 0, v0xe148d0_0;  1 drivers
v0xe15550_0 .net "adj_new_value", 31 0, L_0xe3d500;  1 drivers
v0xe15610_0 .net "clear", 0 0, L_0xe3d8f0;  1 drivers
v0xe15700_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe157a0_0 .net "curr_value", 0 0, L_0xe3d5f0;  alias, 1 drivers
v0xe15840_0 .net "new_value", 0 0, v0xe284d0_0;  alias, 1 drivers
L_0xe3d500 .concat8 [ 1 31 0 0], L_0xe3d400, L_0x7f3c7c00b1c8;
L_0xe3d5f0 .part v0xe148d0_0, 0, 1;
S_0xe142f0 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0xe140b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe14cf0_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b210;  1 drivers
v0xe14df0_0 .net "clear", 0 0, L_0xe3d8f0;  alias, 1 drivers
v0xe14eb0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe14f50_0 .net "curr_value", 31 0, v0xe148d0_0;  alias, 1 drivers
v0xe15020_0 .net "gated_new_value", 31 0, L_0xe3d720;  1 drivers
v0xe15110_0 .net "new_value", 31 0, L_0xe3d500;  alias, 1 drivers
L_0xe3d720 .functor MUXZ 32, L_0xe3d500, L_0x7f3c7c00b210, L_0xe3d8f0, C4<>;
S_0xe14580 .scope module, "r" "register" 6 17, 7 11 0, S_0xe142f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe14810_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe148d0_0 .var "curr_value", 31 0;
v0xe149b0_0 .var "is_init", 0 0;
v0xe14a80_0 .net "new_value", 31 0, L_0xe3d720;  alias, 1 drivers
L_0x7f3c7c00b258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe14b60_0 .net "should_write", 0 0, L_0x7f3c7c00b258;  1 drivers
S_0xe15990 .scope module, "rd" "pipeline_reg_5bit" 5 114, 6 89 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 5 "new_value"
    .port_info 3 /OUTPUT 5 "curr_value"
L_0xe3f600 .functor BUFZ 5, v0xe28ae0_0, C4<00000>, C4<00000>, C4<00000>;
v0xe16b80_0 .net *"_s3", 4 0, L_0xe3f600;  1 drivers
L_0x7f3c7c00b6d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe16c80_0 .net/2s *"_s7", 26 0, L_0x7f3c7c00b6d8;  1 drivers
v0xe16d60_0 .net "adj_curr_value", 31 0, v0xe161d0_0;  1 drivers
v0xe16e50_0 .net "adj_new_value", 31 0, L_0xe3f700;  1 drivers
v0xe16f10_0 .net "clear", 0 0, L_0xe3fab0;  1 drivers
v0xe17000_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe170a0_0 .net "curr_value", 4 0, L_0xe3f860;  alias, 1 drivers
v0xe17140_0 .net "new_value", 4 0, v0xe28ae0_0;  alias, 1 drivers
L_0xe3f700 .concat8 [ 5 27 0 0], L_0xe3f600, L_0x7f3c7c00b6d8;
L_0xe3f860 .part v0xe161d0_0, 0, 5;
S_0xe15c20 .scope module, "value_reg" "pipeline_reg" 6 103, 6 7 0, S_0xe15990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe165f0_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b720;  1 drivers
v0xe166f0_0 .net "clear", 0 0, L_0xe3fab0;  alias, 1 drivers
v0xe167b0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe16850_0 .net "curr_value", 31 0, v0xe161d0_0;  alias, 1 drivers
v0xe16920_0 .net "gated_new_value", 31 0, L_0xe3f900;  1 drivers
v0xe16a10_0 .net "new_value", 31 0, L_0xe3f700;  alias, 1 drivers
L_0xe3f900 .functor MUXZ 32, L_0xe3f700, L_0x7f3c7c00b720, L_0xe3fab0, C4<>;
S_0xe15e80 .scope module, "r" "register" 6 17, 7 11 0, S_0xe15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe16110_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe161d0_0 .var "curr_value", 31 0;
v0xe162b0_0 .var "is_init", 0 0;
v0xe16380_0 .net "new_value", 31 0, L_0xe3f900;  alias, 1 drivers
L_0x7f3c7c00b768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe16460_0 .net "should_write", 0 0, L_0x7f3c7c00b768;  1 drivers
S_0xe172d0 .scope module, "rd1" "pipeline_reg" 5 117, 6 7 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b7b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe17c80_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b7b0;  1 drivers
v0xe17d80_0 .net "clear", 0 0, L_0xe3fcd0;  1 drivers
v0xe17e40_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe13e40_0 .net "curr_value", 31 0, v0xe17860_0;  alias, 1 drivers
v0xe180f0_0 .net "gated_new_value", 31 0, L_0xe3fb50;  1 drivers
v0xe181e0_0 .net "new_value", 31 0, v0xe287e0_0;  alias, 1 drivers
L_0xe3fb50 .functor MUXZ 32, v0xe287e0_0, L_0x7f3c7c00b7b0, L_0xe3fcd0, C4<>;
S_0xe17510 .scope module, "r" "register" 6 17, 7 11 0, S_0xe172d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe177a0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe17860_0 .var "curr_value", 31 0;
v0xe17940_0 .var "is_init", 0 0;
v0xe17a10_0 .net "new_value", 31 0, L_0xe3fb50;  alias, 1 drivers
L_0x7f3c7c00b7f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe17af0_0 .net "should_write", 0 0, L_0x7f3c7c00b7f8;  1 drivers
S_0xe18310 .scope module, "rd2" "pipeline_reg" 5 118, 6 7 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe18cc0_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b840;  1 drivers
v0xe18dc0_0 .net "clear", 0 0, L_0xe3ff50;  1 drivers
v0xe18e80_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe18f20_0 .net "curr_value", 31 0, v0xe188a0_0;  alias, 1 drivers
v0xe18ff0_0 .net "gated_new_value", 31 0, L_0xe3fe20;  1 drivers
v0xe190e0_0 .net "new_value", 31 0, v0xe28960_0;  alias, 1 drivers
L_0xe3fe20 .functor MUXZ 32, v0xe28960_0, L_0x7f3c7c00b840, L_0xe3ff50, C4<>;
S_0xe18550 .scope module, "r" "register" 6 17, 7 11 0, S_0xe18310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe187e0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe188a0_0 .var "curr_value", 31 0;
v0xe18980_0 .var "is_init", 0 0;
v0xe18a50_0 .net "new_value", 31 0, L_0xe3fe20;  alias, 1 drivers
L_0x7f3c7c00b888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe18b30_0 .net "should_write", 0 0, L_0x7f3c7c00b888;  1 drivers
S_0xe19250 .scope module, "reg_dst" "pipeline_reg_1bit" 5 106, 6 21 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0xe3ded0 .functor BUFZ 1, v0xe28de0_0, C4<0>, C4<0>, C4<0>;
v0xe1a420_0 .net *"_s3", 0 0, L_0xe3ded0;  1 drivers
L_0x7f3c7c00b378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe1a520_0 .net/2s *"_s7", 30 0, L_0x7f3c7c00b378;  1 drivers
v0xe1a600_0 .net "adj_curr_value", 31 0, v0xe19a70_0;  1 drivers
v0xe1a6f0_0 .net "adj_new_value", 31 0, L_0xe3dfd0;  1 drivers
v0xe1a7b0_0 .net "clear", 0 0, L_0xe3e360;  1 drivers
v0xe1a8a0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1a940_0 .net "curr_value", 0 0, L_0xe3e110;  alias, 1 drivers
v0xe1a9e0_0 .net "new_value", 0 0, v0xe28de0_0;  alias, 1 drivers
L_0xe3dfd0 .concat8 [ 1 31 0 0], L_0xe3ded0, L_0x7f3c7c00b378;
L_0xe3e110 .part v0xe19a70_0, 0, 1;
S_0xe19490 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0xe19250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe19e90_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b3c0;  1 drivers
v0xe19f90_0 .net "clear", 0 0, L_0xe3e360;  alias, 1 drivers
v0xe1a050_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1a0f0_0 .net "curr_value", 31 0, v0xe19a70_0;  alias, 1 drivers
v0xe1a1c0_0 .net "gated_new_value", 31 0, L_0xe3e1b0;  1 drivers
v0xe1a2b0_0 .net "new_value", 31 0, L_0xe3dfd0;  alias, 1 drivers
L_0xe3e1b0 .functor MUXZ 32, L_0xe3dfd0, L_0x7f3c7c00b3c0, L_0xe3e360, C4<>;
S_0xe19720 .scope module, "r" "register" 6 17, 7 11 0, S_0xe19490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe199b0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe19a70_0 .var "curr_value", 31 0;
v0xe19b50_0 .var "is_init", 0 0;
v0xe19c20_0 .net "new_value", 31 0, L_0xe3e1b0;  alias, 1 drivers
L_0x7f3c7c00b408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe19d00_0 .net "should_write", 0 0, L_0x7f3c7c00b408;  1 drivers
S_0xe1ab30 .scope module, "reg_write" "pipeline_reg_1bit" 5 102, 6 21 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0xe2c870 .functor BUFZ 1, v0xe28fb0_0, C4<0>, C4<0>, C4<0>;
v0xe1bd40_0 .net *"_s3", 0 0, L_0xe2c870;  1 drivers
L_0x7f3c7c00b018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe1be40_0 .net/2s *"_s7", 30 0, L_0x7f3c7c00b018;  1 drivers
v0xe1bf20_0 .net "adj_curr_value", 31 0, v0xe1b390_0;  1 drivers
v0xe1c010_0 .net "adj_new_value", 31 0, L_0xe2c970;  1 drivers
v0xe1c0d0_0 .net "clear", 0 0, L_0xe3cd30;  1 drivers
v0xe1c1c0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1c260_0 .net "curr_value", 0 0, L_0xe3cac0;  alias, 1 drivers
v0xe1c300_0 .net "new_value", 0 0, v0xe28fb0_0;  alias, 1 drivers
L_0xe2c970 .concat8 [ 1 31 0 0], L_0xe2c870, L_0x7f3c7c00b018;
L_0xe3cac0 .part v0xe1b390_0, 0, 1;
S_0xe1ae00 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0xe1ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe1b7b0_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b060;  1 drivers
v0xe1b8b0_0 .net "clear", 0 0, L_0xe3cd30;  alias, 1 drivers
v0xe1b970_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1ba10_0 .net "curr_value", 31 0, v0xe1b390_0;  alias, 1 drivers
v0xe1bae0_0 .net "gated_new_value", 31 0, L_0xe3cbf0;  1 drivers
v0xe1bbd0_0 .net "new_value", 31 0, L_0xe2c970;  alias, 1 drivers
L_0xe3cbf0 .functor MUXZ 32, L_0xe2c970, L_0x7f3c7c00b060, L_0xe3cd30, C4<>;
S_0xe1b040 .scope module, "r" "register" 6 17, 7 11 0, S_0xe1ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe1b2d0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1b390_0 .var "curr_value", 31 0;
v0xe1b470_0 .var "is_init", 0 0;
v0xe1b540_0 .net "new_value", 31 0, L_0xe3cbf0;  alias, 1 drivers
L_0x7f3c7c00b0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe1b620_0 .net "should_write", 0 0, L_0x7f3c7c00b0a8;  1 drivers
S_0xe1c450 .scope module, "rs" "pipeline_reg_5bit" 5 112, 6 89 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 5 "new_value"
    .port_info 3 /OUTPUT 5 "curr_value"
L_0xe3eb40 .functor BUFZ 5, v0xe29190_0, C4<00000>, C4<00000>, C4<00000>;
v0xe1d620_0 .net *"_s3", 4 0, L_0xe3eb40;  1 drivers
L_0x7f3c7c00b528 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe1d720_0 .net/2s *"_s7", 26 0, L_0x7f3c7c00b528;  1 drivers
v0xe1d800_0 .net "adj_curr_value", 31 0, v0xe1cc70_0;  1 drivers
v0xe1d8f0_0 .net "adj_new_value", 31 0, L_0xe3ec40;  1 drivers
v0xe1d9b0_0 .net "clear", 0 0, L_0xe3efc0;  1 drivers
v0xe1daa0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1db40_0 .net "curr_value", 4 0, L_0xe3ed30;  alias, 1 drivers
v0xe1dbe0_0 .net "new_value", 4 0, v0xe29190_0;  alias, 1 drivers
L_0xe3ec40 .concat8 [ 5 27 0 0], L_0xe3eb40, L_0x7f3c7c00b528;
L_0xe3ed30 .part v0xe1cc70_0, 0, 5;
S_0xe1c690 .scope module, "value_reg" "pipeline_reg" 6 103, 6 7 0, S_0xe1c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe1d090_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b570;  1 drivers
v0xe1d190_0 .net "clear", 0 0, L_0xe3efc0;  alias, 1 drivers
v0xe1d250_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1d2f0_0 .net "curr_value", 31 0, v0xe1cc70_0;  alias, 1 drivers
v0xe1d3c0_0 .net "gated_new_value", 31 0, L_0xe3ee60;  1 drivers
v0xe1d4b0_0 .net "new_value", 31 0, L_0xe3ec40;  alias, 1 drivers
L_0xe3ee60 .functor MUXZ 32, L_0xe3ec40, L_0x7f3c7c00b570, L_0xe3efc0, C4<>;
S_0xe1c920 .scope module, "r" "register" 6 17, 7 11 0, S_0xe1c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe1cbb0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1cc70_0 .var "curr_value", 31 0;
v0xe1cd50_0 .var "is_init", 0 0;
v0xe1ce20_0 .net "new_value", 31 0, L_0xe3ee60;  alias, 1 drivers
L_0x7f3c7c00b5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe1cf00_0 .net "should_write", 0 0, L_0x7f3c7c00b5b8;  1 drivers
S_0xe1dd70 .scope module, "rt" "pipeline_reg_5bit" 5 113, 6 89 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 5 "new_value"
    .port_info 3 /OUTPUT 5 "curr_value"
L_0xe3f060 .functor BUFZ 5, v0xe292d0_0, C4<00000>, C4<00000>, C4<00000>;
v0xe1ef40_0 .net *"_s3", 4 0, L_0xe3f060;  1 drivers
L_0x7f3c7c00b600 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe1f040_0 .net/2s *"_s7", 26 0, L_0x7f3c7c00b600;  1 drivers
v0xe1f120_0 .net "adj_curr_value", 31 0, v0xe1e590_0;  1 drivers
v0xe1f210_0 .net "adj_new_value", 31 0, L_0xe3f160;  1 drivers
v0xe1f2d0_0 .net "clear", 0 0, L_0xe3f510;  1 drivers
v0xe1f3c0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1f460_0 .net "curr_value", 4 0, L_0xe3f2c0;  alias, 1 drivers
v0xe1f500_0 .net "new_value", 4 0, v0xe292d0_0;  alias, 1 drivers
L_0xe3f160 .concat8 [ 5 27 0 0], L_0xe3f060, L_0x7f3c7c00b600;
L_0xe3f2c0 .part v0xe1e590_0, 0, 5;
S_0xe1dfb0 .scope module, "value_reg" "pipeline_reg" 6 103, 6 7 0, S_0xe1dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe1e9b0_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b648;  1 drivers
v0xe1eab0_0 .net "clear", 0 0, L_0xe3f510;  alias, 1 drivers
v0xe1eb70_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1ec10_0 .net "curr_value", 31 0, v0xe1e590_0;  alias, 1 drivers
v0xe1ece0_0 .net "gated_new_value", 31 0, L_0xe3f360;  1 drivers
v0xe1edd0_0 .net "new_value", 31 0, L_0xe3f160;  alias, 1 drivers
L_0xe3f360 .functor MUXZ 32, L_0xe3f160, L_0x7f3c7c00b648, L_0xe3f510, C4<>;
S_0xe1e240 .scope module, "r" "register" 6 17, 7 11 0, S_0xe1dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe1e4d0_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1e590_0 .var "curr_value", 31 0;
v0xe1e670_0 .var "is_init", 0 0;
v0xe1e740_0 .net "new_value", 31 0, L_0xe3f360;  alias, 1 drivers
L_0x7f3c7c00b690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe1e820_0 .net "should_write", 0 0, L_0x7f3c7c00b690;  1 drivers
S_0xe1f690 .scope module, "sign_imm" "pipeline_reg" 5 119, 6 7 0, S_0xe0ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00b8d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe20040_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00b8d0;  1 drivers
v0xe20140_0 .net "clear", 0 0, L_0xe3e790;  1 drivers
v0xe20200_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe17ee0_0 .net "curr_value", 31 0, v0xe1fc20_0;  alias, 1 drivers
v0xe17fb0_0 .net "gated_new_value", 31 0, L_0xe40040;  1 drivers
v0xe206b0_0 .net "new_value", 31 0, v0xe294e0_0;  alias, 1 drivers
L_0xe40040 .functor MUXZ 32, v0xe294e0_0, L_0x7f3c7c00b8d0, L_0xe3e790, C4<>;
S_0xe1f8d0 .scope module, "r" "register" 6 17, 7 11 0, S_0xe1f690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe1fb60_0 .net "clock", 0 0, v0xe297e0_0;  alias, 1 drivers
v0xe1fc20_0 .var "curr_value", 31 0;
v0xe1fd00_0 .var "is_init", 0 0;
v0xe1fdd0_0 .net "new_value", 31 0, L_0xe40040;  alias, 1 drivers
L_0x7f3c7c00b918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe1feb0_0 .net "should_write", 0 0, L_0x7f3c7c00b918;  1 drivers
S_0xe220d0 .scope module, "myALU" "alu" 4 148, 8 15 0, S_0xe0e8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "lvalue"
    .port_info 1 /INPUT 32 "rvalue"
    .port_info 2 /INPUT 4 "aluOP"
    .port_info 3 /OUTPUT 32 "result"
v0xe222b0_0 .net "aluOP", 3 0, L_0xe3e660;  alias, 1 drivers
v0xe223e0_0 .net "lvalue", 31 0, L_0xe414c0;  alias, 1 drivers
v0xe224c0_0 .var "result", 31 0;
v0xe22580_0 .net "rvalue", 31 0, L_0xe41600;  alias, 1 drivers
v0xe22660_0 .var "truevall", 31 0;
v0xe22790_0 .var "truevalr", 31 0;
E_0xe22250 .event edge, v0xe10c20_0, v0xe22580_0, v0xe223e0_0;
S_0xe228f0 .scope module, "srcA_mux" "mux32_3" 4 145, 2 41 0, S_0xe0e8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v0xe22b70_0 .net *"_s0", 31 0, L_0xe40db0;  1 drivers
v0xe22c50_0 .net *"_s10", 0 0, L_0xe40fe0;  1 drivers
L_0x7f3c7c00bba0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xe22d10_0 .net/2u *"_s12", 1 0, L_0x7f3c7c00bba0;  1 drivers
v0xe22e00_0 .net *"_s14", 0 0, L_0xe41110;  1 drivers
L_0x7f3c7c00bbe8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe22ec0_0 .net *"_s16", 31 0, L_0x7f3c7c00bbe8;  1 drivers
v0xe22ff0_0 .net *"_s18", 31 0, L_0xe41200;  1 drivers
v0xe230d0_0 .net *"_s20", 31 0, L_0xe41340;  1 drivers
L_0x7f3c7c00bac8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe231b0_0 .net *"_s3", 29 0, L_0x7f3c7c00bac8;  1 drivers
L_0x7f3c7c00bb10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe23290_0 .net/2u *"_s4", 31 0, L_0x7f3c7c00bb10;  1 drivers
v0xe23400_0 .net *"_s6", 0 0, L_0xe40ea0;  1 drivers
L_0x7f3c7c00bb58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xe234c0_0 .net/2u *"_s8", 1 0, L_0x7f3c7c00bb58;  1 drivers
v0xe235a0_0 .net "a", 31 0, v0xe17860_0;  alias, 1 drivers
v0xe23660_0 .net "b", 31 0, v0xe290f0_0;  alias, 1 drivers
v0xe23740_0 .net "c", 31 0, v0xe28050_0;  alias, 1 drivers
v0xe23820_0 .net "control", 1 0, v0xe282d0_0;  alias, 1 drivers
v0xe23900_0 .net "out", 31 0, L_0xe414c0;  alias, 1 drivers
L_0xe40db0 .concat [ 2 30 0 0], v0xe282d0_0, L_0x7f3c7c00bac8;
L_0xe40ea0 .cmp/eq 32, L_0xe40db0, L_0x7f3c7c00bb10;
L_0xe40fe0 .cmp/eq 2, v0xe282d0_0, L_0x7f3c7c00bb58;
L_0xe41110 .cmp/eq 2, v0xe282d0_0, L_0x7f3c7c00bba0;
L_0xe41200 .functor MUXZ 32, L_0x7f3c7c00bbe8, v0xe28050_0, L_0xe41110, C4<>;
L_0xe41340 .functor MUXZ 32, L_0xe41200, v0xe290f0_0, L_0xe40fe0, C4<>;
L_0xe414c0 .functor MUXZ 32, L_0xe41340, v0xe17860_0, L_0xe40ea0, C4<>;
S_0xe23a70 .scope module, "srcB_mux" "mux32_2" 4 146, 2 29 0, S_0xe0e8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "high_a"
    .port_info 3 /OUTPUT 32 "out"
v0xe23c60_0 .net "a", 31 0, v0xe1fc20_0;  alias, 1 drivers
v0xe23d40_0 .net "b", 31 0, L_0xe40c80;  alias, 1 drivers
v0xe23e20_0 .net "high_a", 0 0, L_0xe3dba0;  alias, 1 drivers
v0xe23f40_0 .net "out", 31 0, L_0xe41600;  alias, 1 drivers
L_0xe41600 .functor MUXZ 32, L_0xe40c80, v0xe1fc20_0, L_0xe3dba0, C4<>;
S_0xe24070 .scope module, "write_data_mux" "mux32_3" 4 144, 2 41 0, S_0xe0e8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v0xe24310_0 .net *"_s0", 31 0, L_0xe404e0;  1 drivers
v0xe24410_0 .net *"_s10", 0 0, L_0xe40710;  1 drivers
L_0x7f3c7c00ba38 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xe244d0_0 .net/2u *"_s12", 1 0, L_0x7f3c7c00ba38;  1 drivers
v0xe24590_0 .net *"_s14", 0 0, L_0xe40840;  1 drivers
L_0x7f3c7c00ba80 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe24650_0 .net *"_s16", 31 0, L_0x7f3c7c00ba80;  1 drivers
v0xe24780_0 .net *"_s18", 31 0, L_0xe40930;  1 drivers
v0xe24860_0 .net *"_s20", 31 0, L_0xe40b00;  1 drivers
L_0x7f3c7c00b960 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe24940_0 .net *"_s3", 29 0, L_0x7f3c7c00b960;  1 drivers
L_0x7f3c7c00b9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe24a20_0 .net/2u *"_s4", 31 0, L_0x7f3c7c00b9a8;  1 drivers
v0xe24b90_0 .net *"_s6", 0 0, L_0xe405d0;  1 drivers
L_0x7f3c7c00b9f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xe24c50_0 .net/2u *"_s8", 1 0, L_0x7f3c7c00b9f0;  1 drivers
v0xe24d30_0 .net "a", 31 0, v0xe188a0_0;  alias, 1 drivers
v0xe24df0_0 .net "b", 31 0, v0xe290f0_0;  alias, 1 drivers
v0xe24eb0_0 .net "c", 31 0, v0xe28050_0;  alias, 1 drivers
v0xe24f80_0 .net "control", 1 0, v0xe283c0_0;  alias, 1 drivers
v0xe25040_0 .net "out", 31 0, L_0xe40c80;  alias, 1 drivers
L_0xe404e0 .concat [ 2 30 0 0], v0xe283c0_0, L_0x7f3c7c00b960;
L_0xe405d0 .cmp/eq 32, L_0xe404e0, L_0x7f3c7c00b9a8;
L_0xe40710 .cmp/eq 2, v0xe283c0_0, L_0x7f3c7c00b9f0;
L_0xe40840 .cmp/eq 2, v0xe283c0_0, L_0x7f3c7c00ba38;
L_0xe40930 .functor MUXZ 32, L_0x7f3c7c00ba80, v0xe28050_0, L_0xe40840, C4<>;
L_0xe40b00 .functor MUXZ 32, L_0xe40930, v0xe290f0_0, L_0xe40710, C4<>;
L_0xe40c80 .functor MUXZ 32, L_0xe40b00, v0xe188a0_0, L_0xe405d0, C4<>;
S_0xe251e0 .scope module, "write_reg_mux" "mux5_2" 4 143, 2 36 0, S_0xe0e8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a"
    .port_info 1 /INPUT 5 "b"
    .port_info 2 /INPUT 1 "high_a"
    .port_info 3 /OUTPUT 5 "out"
v0xe253d0_0 .net "a", 4 0, L_0xe3f860;  alias, 1 drivers
v0xe25500_0 .net "b", 4 0, L_0xe3f2c0;  alias, 1 drivers
v0xe25610_0 .net "high_a", 0 0, L_0xe3e110;  alias, 1 drivers
v0xe25700_0 .net "out", 4 0, L_0xe40440;  alias, 1 drivers
L_0xe40440 .functor MUXZ 5, L_0xe3f2c0, L_0xe3f860, L_0xe3e110, C4<>;
S_0xdd3170 .scope module, "inverter" "inverter" 2 22;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "control"
    .port_info 2 /OUTPUT 1 "out"
o0x7f3c7c058758 .functor BUFZ 1, C4<z>; HiZ drive
v0xe29900_0 .net "control", 0 0, o0x7f3c7c058758;  0 drivers
o0x7f3c7c058788 .functor BUFZ 1, C4<z>; HiZ drive
v0xe299e0_0 .net "in", 0 0, o0x7f3c7c058788;  0 drivers
v0xe29aa0_0 .var "out", 0 0;
E_0xe29880 .event edge, v0xe29900_0, v0xe299e0_0;
S_0xdf7230 .scope module, "pipeline_reg_2bit" "pipeline_reg_2bit" 6 38;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 2 "new_value"
    .port_info 3 /OUTPUT 2 "curr_value"
o0x7f3c7c058c08 .functor BUFZ 2, C4<zz>; HiZ drive
L_0xe41740 .functor BUFZ 2, o0x7f3c7c058c08, C4<00>, C4<00>, C4<00>;
v0xe2a9d0_0 .net *"_s3", 1 0, L_0xe41740;  1 drivers
L_0x7f3c7c00bc30 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe2aad0_0 .net/2s *"_s7", 29 0, L_0x7f3c7c00bc30;  1 drivers
v0xe2abb0_0 .net "adj_curr_value", 31 0, v0xe2a120_0;  1 drivers
v0xe2aca0_0 .net "adj_new_value", 31 0, L_0xe417b0;  1 drivers
o0x7f3c7c058a58 .functor BUFZ 1, C4<z>; HiZ drive
v0xe2ad60_0 .net "clear", 0 0, o0x7f3c7c058a58;  0 drivers
o0x7f3c7c058878 .functor BUFZ 1, C4<z>; HiZ drive
v0xe2ae50_0 .net "clock", 0 0, o0x7f3c7c058878;  0 drivers
v0xe2af40_0 .net "curr_value", 1 0, L_0xe41940;  1 drivers
v0xe2afe0_0 .net "new_value", 1 0, o0x7f3c7c058c08;  0 drivers
L_0xe417b0 .concat8 [ 2 30 0 0], L_0xe41740, L_0x7f3c7c00bc30;
L_0xe41940 .part v0xe2a120_0, 0, 2;
S_0xe29bc0 .scope module, "value_reg" "pipeline_reg" 6 52, 6 7 0, S_0xdf7230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00bc78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe2a4c0_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00bc78;  1 drivers
v0xe2a5c0_0 .net "clear", 0 0, o0x7f3c7c058a58;  alias, 0 drivers
v0xe2a680_0 .net "clock", 0 0, o0x7f3c7c058878;  alias, 0 drivers
v0xe2a720_0 .net "curr_value", 31 0, v0xe2a120_0;  alias, 1 drivers
v0xe2a7c0_0 .net "gated_new_value", 31 0, L_0xe419e0;  1 drivers
v0xe2a8b0_0 .net "new_value", 31 0, L_0xe417b0;  alias, 1 drivers
L_0xe419e0 .functor MUXZ 32, L_0xe417b0, L_0x7f3c7c00bc78, o0x7f3c7c058a58, C4<>;
S_0xe29db0 .scope module, "r" "register" 6 17, 7 11 0, S_0xe29bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe2a040_0 .net "clock", 0 0, o0x7f3c7c058878;  alias, 0 drivers
v0xe2a120_0 .var "curr_value", 31 0;
v0xe2a200_0 .var "is_init", 0 0;
v0xe2a2a0_0 .net "new_value", 31 0, L_0xe419e0;  alias, 1 drivers
L_0x7f3c7c00bcc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe2a380_0 .net "should_write", 0 0, L_0x7f3c7c00bcc0;  1 drivers
E_0xe29fc0 .event posedge, v0xe2a040_0;
S_0xddd560 .scope module, "pipeline_reg_3bit" "pipeline_reg_3bit" 6 55;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 3 "new_value"
    .port_info 3 /OUTPUT 3 "curr_value"
o0x7f3c7c059088 .functor BUFZ 3, C4<zzz>; HiZ drive
L_0xe41b70 .functor BUFZ 3, o0x7f3c7c059088, C4<000>, C4<000>, C4<000>;
v0xe2c060_0 .net *"_s3", 2 0, L_0xe41b70;  1 drivers
L_0x7f3c7c00bd08 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe2c160_0 .net/2s *"_s7", 28 0, L_0x7f3c7c00bd08;  1 drivers
v0xe2c240_0 .net "adj_curr_value", 31 0, v0xe2b760_0;  1 drivers
v0xe2c330_0 .net "adj_new_value", 31 0, L_0xe41be0;  1 drivers
o0x7f3c7c058ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0xe2c3f0_0 .net "clear", 0 0, o0x7f3c7c058ed8;  0 drivers
o0x7f3c7c058cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0xe2c4e0_0 .net "clock", 0 0, o0x7f3c7c058cf8;  0 drivers
v0xe2c5d0_0 .net "curr_value", 2 0, L_0xe41d70;  1 drivers
v0xe2c670_0 .net "new_value", 2 0, o0x7f3c7c059088;  0 drivers
L_0xe41be0 .concat8 [ 3 29 0 0], L_0xe41b70, L_0x7f3c7c00bd08;
L_0xe41d70 .part v0xe2b760_0, 0, 3;
S_0xe2b140 .scope module, "value_reg" "pipeline_reg" 6 69, 6 7 0, S_0xddd560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f3c7c00bd50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe2bb50_0 .net/2u *"_s0", 31 0, L_0x7f3c7c00bd50;  1 drivers
v0xe2bc50_0 .net "clear", 0 0, o0x7f3c7c058ed8;  alias, 0 drivers
v0xe2bd10_0 .net "clock", 0 0, o0x7f3c7c058cf8;  alias, 0 drivers
v0xe2bdb0_0 .net "curr_value", 31 0, v0xe2b760_0;  alias, 1 drivers
v0xe2be50_0 .net "gated_new_value", 31 0, L_0xe41e10;  1 drivers
v0xe2bf40_0 .net "new_value", 31 0, L_0xe41be0;  alias, 1 drivers
L_0xe41e10 .functor MUXZ 32, L_0xe41be0, L_0x7f3c7c00bd50, o0x7f3c7c058ed8, C4<>;
S_0xe2b3a0 .scope module, "r" "register" 6 17, 7 11 0, S_0xe2b140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0xe2b680_0 .net "clock", 0 0, o0x7f3c7c058cf8;  alias, 0 drivers
v0xe2b760_0 .var "curr_value", 31 0;
v0xe2b840_0 .var "is_init", 0 0;
v0xe2b8e0_0 .net "new_value", 31 0, L_0xe41e10;  alias, 1 drivers
L_0x7f3c7c00bd98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe2b9c0_0 .net "should_write", 0 0, L_0x7f3c7c00bd98;  1 drivers
E_0xe2b600 .event posedge, v0xe2b680_0;
    .scope S_0xdd0770;
T_0 ;
    %wait E_0xe0e500;
    %load/vec4 v0xe0e560_0;
    %load/vec4 v0xe0e640_0;
    %and;
    %store/vec4 v0xe0e700_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xe1b040;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1b470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe1b390_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0xe1b040;
T_2 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe1b470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0xe1b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xe1b540_0;
    %assign/vec4 v0xe1b390_0, 0;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe1b470_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xe12c20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe13050_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe12f70_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0xe12c20;
T_4 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe13050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xe13200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xe13120_0;
    %assign/vec4 v0xe12f70_0, 0;
T_4.2 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe13050_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe14580;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe149b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe148d0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0xe14580;
T_6 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe149b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xe14b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xe14a80_0;
    %assign/vec4 v0xe148d0_0, 0;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe149b0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xe112f0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe11720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe11640_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0xe112f0;
T_8 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe11720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe118d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0xe117f0_0;
    %assign/vec4 v0xe11640_0, 0;
T_8.2 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe11720_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xe19720;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe19b50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe19a70_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0xe19720;
T_10 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe19b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe19d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0xe19c20_0;
    %assign/vec4 v0xe19a70_0, 0;
T_10.2 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe19b50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xe0f900;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe0fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe0fcf0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0xe0f900;
T_12 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe0fdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xe0ff80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xe0fea0_0;
    %assign/vec4 v0xe0fcf0_0, 0;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe0fdd0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xe1c920;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1cd50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe1cc70_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0xe1c920;
T_14 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe1cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0xe1cf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xe1ce20_0;
    %assign/vec4 v0xe1cc70_0, 0;
T_14.2 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe1cd50_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xe1e240;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1e670_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe1e590_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0xe1e240;
T_16 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe1e670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0xe1e820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0xe1e740_0;
    %assign/vec4 v0xe1e590_0, 0;
T_16.2 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe1e670_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xe15e80;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe162b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe161d0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0xe15e80;
T_18 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe162b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0xe16460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0xe16380_0;
    %assign/vec4 v0xe161d0_0, 0;
T_18.2 ;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe162b0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xe17510;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe17940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe17860_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0xe17510;
T_20 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe17940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0xe17af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0xe17a10_0;
    %assign/vec4 v0xe17860_0, 0;
T_20.2 ;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe17940_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xe18550;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe18980_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe188a0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0xe18550;
T_22 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe18980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0xe18b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0xe18a50_0;
    %assign/vec4 v0xe188a0_0, 0;
T_22.2 ;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe18980_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xe1f8d0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1fd00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe1fc20_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0xe1f8d0;
T_24 ;
    %wait E_0xe0fb90;
    %load/vec4 v0xe1fd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0xe1feb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0xe1fdd0_0;
    %assign/vec4 v0xe1fc20_0, 0;
T_24.2 ;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe1fd00_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xe220d0;
T_25 ;
    %wait E_0xe22250;
    %load/vec4 v0xe223e0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe22660_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xe223e0_0;
    %store/vec4 v0xe22660_0, 0, 32;
T_25.1 ;
    %load/vec4 v0xe22580_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe22790_0, 0, 32;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0xe22580_0;
    %store/vec4 v0xe22790_0, 0, 32;
T_25.3 ;
    %load/vec4 v0xe222b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 15, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %jmp T_25.10;
T_25.4 ;
    %load/vec4 v0xe22660_0;
    %load/vec4 v0xe22790_0;
    %add;
    %store/vec4 v0xe224c0_0, 0, 32;
    %jmp T_25.10;
T_25.5 ;
    %load/vec4 v0xe22660_0;
    %load/vec4 v0xe22790_0;
    %sub;
    %store/vec4 v0xe224c0_0, 0, 32;
    %jmp T_25.10;
T_25.6 ;
    %load/vec4 v0xe22660_0;
    %load/vec4 v0xe22790_0;
    %or;
    %store/vec4 v0xe224c0_0, 0, 32;
    %jmp T_25.10;
T_25.7 ;
    %load/vec4 v0xe22660_0;
    %load/vec4 v0xe22790_0;
    %and;
    %store/vec4 v0xe224c0_0, 0, 32;
    %jmp T_25.10;
T_25.8 ;
    %load/vec4 v0xe22660_0;
    %load/vec4 v0xe22790_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0xe224c0_0, 0, 32;
    %jmp T_25.10;
T_25.9 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xe224c0_0, 0, 32;
    %jmp T_25.10;
T_25.10 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xdcdd70;
T_26 ;
    %vpi_call 3 42 "$dumpfile", "execute.dump" {0 0 0};
    %vpi_call 3 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe28190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe28fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe286a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe284d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xe0eaa0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe280f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe28de0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0xe287e0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0xe28960_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0xe29190_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0xe292d0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0xe28ae0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe294e0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0xe290f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xe28050_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xe282d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xe283c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe28190_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0xe292d0_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0xe28ae0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe28de0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe28de0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe28190_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0xe287e0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0xe290f0_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0xe28050_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xe283c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe28190_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xe283c0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xe283c0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe28190_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe28190_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xe0eaa0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xe282d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xe283c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe280f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xe282d0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xe0eaa0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xe0eaa0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xe282d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xe283c0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xe0eaa0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xe282d0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xe0eaa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe280f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xe283c0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe297e0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0xdcdd70;
T_27 ;
    %wait E_0xe0e850;
    %load/vec4 v0xe28190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xe28de0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0xe29720_0;
    %load/vec4 v0xe29390_0;
    %cmp/ne;
    %jmp/0xz  T_27.2, 4;
    %vpi_call 3 141 "$display", "TEST FAILED: WriteRegE should be %b, was actually %b.", v0xe29390_0, v0xe29720_0 {0 0 0};
    %jmp T_27.3;
T_27.2 ;
    %vpi_call 3 143 "$display", "Test passed" {0 0 0};
T_27.3 ;
T_27.0 ;
    %load/vec4 v0xe28190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xe28e80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0xe29720_0;
    %load/vec4 v0xe28ba0_0;
    %cmp/ne;
    %jmp/0xz  T_27.6, 4;
    %vpi_call 3 150 "$display", "TEST FAILED: WriteRegE should be %b, was actually %b.", v0xe28ba0_0, v0xe29720_0 {0 0 0};
    %jmp T_27.7;
T_27.6 ;
    %vpi_call 3 152 "$display", "Test passed" {0 0 0};
T_27.7 ;
T_27.4 ;
    %load/vec4 v0xe28190_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %load/vec4 v0xe29720_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.10, 4;
    %vpi_call 3 159 "$display", "TEST FAILED: WriteRegE should be 0, was actually %b.", v0xe29720_0 {0 0 0};
    %jmp T_27.11;
T_27.10 ;
    %vpi_call 3 161 "$display", "Test passed" {0 0 0};
T_27.11 ;
T_27.8 ;
    %load/vec4 v0xe28190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xe283c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %load/vec4 v0xe29660_0;
    %load/vec4 v0xe28a20_0;
    %cmp/ne;
    %jmp/0xz  T_27.14, 4;
    %vpi_call 3 169 "$display", "TEST FAILED: WriteDataE should be %b, was actually %b.", v0xe28a20_0, v0xe29660_0 {0 0 0};
    %jmp T_27.15;
T_27.14 ;
    %vpi_call 3 171 "$display", "Test passed" {0 0 0};
T_27.15 ;
T_27.12 ;
    %load/vec4 v0xe28190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xe283c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %load/vec4 v0xe29660_0;
    %load/vec4 v0xe290f0_0;
    %cmp/ne;
    %jmp/0xz  T_27.18, 4;
    %vpi_call 3 178 "$display", "TEST FAILED: WriteDataE should be %b, was actually %b.", v0xe290f0_0, v0xe29660_0 {0 0 0};
    %jmp T_27.19;
T_27.18 ;
    %vpi_call 3 180 "$display", "Test passed" {0 0 0};
T_27.19 ;
T_27.16 ;
    %load/vec4 v0xe28190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xe283c0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.20, 8;
    %load/vec4 v0xe29660_0;
    %load/vec4 v0xe28050_0;
    %cmp/ne;
    %jmp/0xz  T_27.22, 4;
    %vpi_call 3 187 "$display", "zTEST FAILED: WriteDataE should be %b, was actually %b.", v0xe28050_0, v0xe29660_0 {0 0 0};
    %jmp T_27.23;
T_27.22 ;
    %vpi_call 3 189 "$display", "Test passed" {0 0 0};
T_27.23 ;
T_27.20 ;
    %load/vec4 v0xe28190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xe282d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe283c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe280f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe0eaa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.24, 8;
    %load/vec4 v0xe27fb0_0;
    %load/vec4 v0xe287e0_0;
    %load/vec4 v0xe28960_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_27.26, 4;
    %load/vec4 v0xe287e0_0;
    %load/vec4 v0xe28960_0;
    %and;
    %vpi_call 3 197 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0xe27fb0_0 {1 0 0};
    %jmp T_27.27;
T_27.26 ;
    %vpi_call 3 199 "$display", "Test passed" {0 0 0};
T_27.27 ;
T_27.24 ;
    %load/vec4 v0xe28190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xe282d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe283c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe280f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe0eaa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.28, 8;
    %load/vec4 v0xe27fb0_0;
    %load/vec4 v0xe290f0_0;
    %load/vec4 v0xe28960_0;
    %or;
    %cmp/ne;
    %jmp/0xz  T_27.30, 4;
    %load/vec4 v0xe290f0_0;
    %load/vec4 v0xe28960_0;
    %or;
    %vpi_call 3 206 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0xe27fb0_0 {1 0 0};
    %jmp T_27.31;
T_27.30 ;
    %vpi_call 3 208 "$display", "Test passed" {0 0 0};
T_27.31 ;
T_27.28 ;
    %load/vec4 v0xe28190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xe282d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe283c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe280f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe0eaa0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.32, 8;
    %load/vec4 v0xe27fb0_0;
    %load/vec4 v0xe288a0_0;
    %load/vec4 v0xe290f0_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_27.34, 4;
    %load/vec4 v0xe288a0_0;
    %load/vec4 v0xe290f0_0;
    %add;
    %vpi_call 3 215 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0xe27fb0_0 {1 0 0};
    %jmp T_27.35;
T_27.34 ;
    %vpi_call 3 217 "$display", "Test passed" {0 0 0};
T_27.35 ;
T_27.32 ;
    %load/vec4 v0xe28190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xe282d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe283c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe280f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe0eaa0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.36, 8;
    %load/vec4 v0xe27fb0_0;
    %load/vec4 v0xe28050_0;
    %load/vec4 v0xe290f0_0;
    %sub;
    %cmp/ne;
    %jmp/0xz  T_27.38, 4;
    %load/vec4 v0xe28050_0;
    %load/vec4 v0xe290f0_0;
    %sub;
    %vpi_call 3 224 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0xe27fb0_0 {1 0 0};
    %jmp T_27.39;
T_27.38 ;
    %vpi_call 3 226 "$display", "Test passed" {0 0 0};
T_27.39 ;
T_27.36 ;
    %load/vec4 v0xe28190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xe282d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe283c0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe280f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xe0eaa0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.40, 8;
    %load/vec4 v0xe27fb0_0;
    %load/vec4 v0xe28050_0;
    %load/vec4 v0xe295a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmp/ne;
    %jmp/0xz  T_27.42, 4;
    %load/vec4 v0xe28050_0;
    %load/vec4 v0xe295a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %vpi_call 3 233 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u1>, v0xe27fb0_0 {1 0 0};
    %jmp T_27.43;
T_27.42 ;
    %vpi_call 3 235 "$display", "Test passed" {0 0 0};
T_27.43 ;
T_27.40 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xdd3170;
T_28 ;
    %wait E_0xe29880;
    %load/vec4 v0xe29900_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0xe299e0_0;
    %inv;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0xe299e0_0;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0xe29aa0_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xe29db0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2a200_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe2a120_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0xe29db0;
T_30 ;
    %wait E_0xe29fc0;
    %load/vec4 v0xe2a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0xe2a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0xe2a2a0_0;
    %assign/vec4 v0xe2a120_0, 0;
T_30.2 ;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a200_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xe2b3a0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2b840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe2b760_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0xe2b3a0;
T_32 ;
    %wait E_0xe2b600;
    %load/vec4 v0xe2b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0xe2b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0xe2b8e0_0;
    %assign/vec4 v0xe2b760_0, 0;
T_32.2 ;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2b840_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./util.v";
    "ex_test.v";
    "./execute/execute_stage.v";
    "./execute/execute_pipeline_reg.v";
    "./register/pipeline_reg.v";
    "./register/register.v";
    "./execute/alu.v";
