

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Fri Oct  1 22:16:38 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
    * Project:        fir_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |       Modules       | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |       & Loops       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir                |     -|  1.07|       24|  240.000|         -|       25|     -|        no|     -|  3 (~0%)|  181 (~0%)|  253 (~0%)|    -|
    | o Shift_Accum_Loop  |    II|  7.30|       22|  220.000|         3|        2|    11|       yes|     -|        -|          -|          -|    -|
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| c_address0 | 4        |
| c_q0       | 32       |
+------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| c        | in        | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------+---------+----------+
| Argument | HW Name    | HW Type | HW Usage |
+----------+------------+---------+----------+
| y        | y          | port    |          |
| y        | y_ap_vld   | port    |          |
| c        | c_address0 | port    | offset   |
| c        | c_ce0      | port    |          |
| c        | c_q0       | port    |          |
| x        | x          | port    |          |
+----------+------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

