// Seed: 2475080870
module module_0 #(
    parameter id_6 = 32'd26
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  assign module_1.id_8 = 0;
  input wire id_1;
  logic id_4;
  wire id_5 = id_3;
  logic _id_6;
  wire [id_6 : id_6] id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd70
) (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    output wire id_3,
    input wire id_4,
    input tri1 _id_5,
    input uwire id_6,
    output wor id_7,
    output wand id_8,
    input wire id_9,
    output supply1 id_10,
    output wor id_11,
    input tri0 id_12,
    output tri1 id_13
);
  uwire [-1 : id_5] id_15 = 1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
