library IEEE;
use IEEE.std_logic_1164.all;
entity and_gate is
 Port(
	a : in std_logic;
	b : in std_logic;
	f : out std_logic;
);
end and_gate;


architecture behav of and_gate is
begin
f <= a and b;
end behav;
