#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* LCD_SCB */
#define LCD_SCB__CTRL CYREG_SCB3_CTRL
#define LCD_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define LCD_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define LCD_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define LCD_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define LCD_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define LCD_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define LCD_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define LCD_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define LCD_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define LCD_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define LCD_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define LCD_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define LCD_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define LCD_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define LCD_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define LCD_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define LCD_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define LCD_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define LCD_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define LCD_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define LCD_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define LCD_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define LCD_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define LCD_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define LCD_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define LCD_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define LCD_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define LCD_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define LCD_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define LCD_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define LCD_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define LCD_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define LCD_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define LCD_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define LCD_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define LCD_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define LCD_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define LCD_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define LCD_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define LCD_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define LCD_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define LCD_SCB__INTR_M CYREG_SCB3_INTR_M
#define LCD_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define LCD_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define LCD_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define LCD_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define LCD_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define LCD_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define LCD_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define LCD_SCB__INTR_S CYREG_SCB3_INTR_S
#define LCD_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define LCD_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define LCD_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define LCD_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define LCD_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define LCD_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define LCD_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define LCD_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define LCD_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define LCD_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define LCD_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define LCD_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define LCD_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define LCD_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define LCD_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define LCD_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define LCD_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define LCD_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define LCD_SCB__SS0_POSISTION 0u
#define LCD_SCB__SS1_POSISTION 1u
#define LCD_SCB__SS2_POSISTION 2u
#define LCD_SCB__SS3_POSISTION 3u
#define LCD_SCB__STATUS CYREG_SCB3_STATUS
#define LCD_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define LCD_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define LCD_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define LCD_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define LCD_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define LCD_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define LCD_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define LCD_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define LCD_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL

/* LCD_SCBCLK */
#define LCD_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define LCD_SCBCLK__DIV_ID 0x00000044u
#define LCD_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define LCD_SCBCLK__PA_DIV_ID 0x000000FFu

/* LCD_tx */
#define LCD_tx__0__DR CYREG_GPIO_PRT6_DR
#define LCD_tx__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define LCD_tx__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define LCD_tx__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define LCD_tx__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define LCD_tx__0__HSIOM_GPIO 0u
#define LCD_tx__0__HSIOM_I2C 14u
#define LCD_tx__0__HSIOM_I2C_SDA 14u
#define LCD_tx__0__HSIOM_MASK 0x000000F0u
#define LCD_tx__0__HSIOM_SHIFT 4u
#define LCD_tx__0__HSIOM_SPI 15u
#define LCD_tx__0__HSIOM_SPI_MISO 15u
#define LCD_tx__0__HSIOM_UART 9u
#define LCD_tx__0__HSIOM_UART_TX 9u
#define LCD_tx__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define LCD_tx__0__INTR CYREG_GPIO_PRT6_INTR
#define LCD_tx__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define LCD_tx__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define LCD_tx__0__MASK 0x02u
#define LCD_tx__0__PC CYREG_GPIO_PRT6_PC
#define LCD_tx__0__PC2 CYREG_GPIO_PRT6_PC2
#define LCD_tx__0__PORT 6u
#define LCD_tx__0__PS CYREG_GPIO_PRT6_PS
#define LCD_tx__0__SHIFT 1u
#define LCD_tx__DR CYREG_GPIO_PRT6_DR
#define LCD_tx__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define LCD_tx__DR_INV CYREG_GPIO_PRT6_DR_INV
#define LCD_tx__DR_SET CYREG_GPIO_PRT6_DR_SET
#define LCD_tx__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define LCD_tx__INTR CYREG_GPIO_PRT6_INTR
#define LCD_tx__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define LCD_tx__INTSTAT CYREG_GPIO_PRT6_INTR
#define LCD_tx__MASK 0x02u
#define LCD_tx__PC CYREG_GPIO_PRT6_PC
#define LCD_tx__PC2 CYREG_GPIO_PRT6_PC2
#define LCD_tx__PORT 6u
#define LCD_tx__PS CYREG_GPIO_PRT6_PS
#define LCD_tx__SHIFT 1u

/* sw0 */
#define sw0__0__DR CYREG_GPIO_PRT2_DR
#define sw0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define sw0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define sw0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define sw0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define sw0__0__HSIOM_MASK 0x0000000Fu
#define sw0__0__HSIOM_SHIFT 0u
#define sw0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define sw0__0__INTR CYREG_GPIO_PRT2_INTR
#define sw0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define sw0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define sw0__0__MASK 0x01u
#define sw0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define sw0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define sw0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define sw0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define sw0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define sw0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define sw0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define sw0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define sw0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define sw0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define sw0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define sw0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define sw0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define sw0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define sw0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define sw0__0__PC CYREG_GPIO_PRT2_PC
#define sw0__0__PC2 CYREG_GPIO_PRT2_PC2
#define sw0__0__PORT 2u
#define sw0__0__PS CYREG_GPIO_PRT2_PS
#define sw0__0__SHIFT 0u
#define sw0__DR CYREG_GPIO_PRT2_DR
#define sw0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define sw0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define sw0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define sw0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define sw0__INTR CYREG_GPIO_PRT2_INTR
#define sw0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define sw0__INTSTAT CYREG_GPIO_PRT2_INTR
#define sw0__MASK 0x01u
#define sw0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define sw0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define sw0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define sw0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define sw0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define sw0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define sw0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define sw0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define sw0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define sw0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define sw0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define sw0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define sw0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define sw0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define sw0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define sw0__PC CYREG_GPIO_PRT2_PC
#define sw0__PC2 CYREG_GPIO_PRT2_PC2
#define sw0__PORT 2u
#define sw0__PS CYREG_GPIO_PRT2_PS
#define sw0__SHIFT 0u

/* sw1 */
#define sw1__0__DR CYREG_GPIO_PRT2_DR
#define sw1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define sw1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define sw1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define sw1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define sw1__0__HSIOM_MASK 0x000000F0u
#define sw1__0__HSIOM_SHIFT 4u
#define sw1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define sw1__0__INTR CYREG_GPIO_PRT2_INTR
#define sw1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define sw1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define sw1__0__MASK 0x02u
#define sw1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define sw1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define sw1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define sw1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define sw1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define sw1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define sw1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define sw1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define sw1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define sw1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define sw1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define sw1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define sw1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define sw1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define sw1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define sw1__0__PC CYREG_GPIO_PRT2_PC
#define sw1__0__PC2 CYREG_GPIO_PRT2_PC2
#define sw1__0__PORT 2u
#define sw1__0__PS CYREG_GPIO_PRT2_PS
#define sw1__0__SHIFT 1u
#define sw1__DR CYREG_GPIO_PRT2_DR
#define sw1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define sw1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define sw1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define sw1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define sw1__INTR CYREG_GPIO_PRT2_INTR
#define sw1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define sw1__INTSTAT CYREG_GPIO_PRT2_INTR
#define sw1__MASK 0x02u
#define sw1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define sw1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define sw1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define sw1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define sw1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define sw1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define sw1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define sw1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define sw1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define sw1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define sw1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define sw1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define sw1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define sw1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define sw1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define sw1__PC CYREG_GPIO_PRT2_PC
#define sw1__PC2 CYREG_GPIO_PRT2_PC2
#define sw1__PORT 2u
#define sw1__PS CYREG_GPIO_PRT2_PS
#define sw1__SHIFT 1u

/* sw2 */
#define sw2__0__DR CYREG_GPIO_PRT0_DR
#define sw2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define sw2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define sw2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define sw2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define sw2__0__HSIOM_MASK 0x0000000Fu
#define sw2__0__HSIOM_SHIFT 0u
#define sw2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define sw2__0__INTR CYREG_GPIO_PRT0_INTR
#define sw2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define sw2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define sw2__0__MASK 0x01u
#define sw2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define sw2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define sw2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define sw2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define sw2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define sw2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define sw2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define sw2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define sw2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define sw2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define sw2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define sw2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define sw2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define sw2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define sw2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define sw2__0__PC CYREG_GPIO_PRT0_PC
#define sw2__0__PC2 CYREG_GPIO_PRT0_PC2
#define sw2__0__PORT 0u
#define sw2__0__PS CYREG_GPIO_PRT0_PS
#define sw2__0__SHIFT 0u
#define sw2__DR CYREG_GPIO_PRT0_DR
#define sw2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define sw2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define sw2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define sw2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define sw2__INTR CYREG_GPIO_PRT0_INTR
#define sw2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define sw2__INTSTAT CYREG_GPIO_PRT0_INTR
#define sw2__MASK 0x01u
#define sw2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define sw2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define sw2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define sw2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define sw2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define sw2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define sw2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define sw2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define sw2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define sw2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define sw2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define sw2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define sw2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define sw2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define sw2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define sw2__PC CYREG_GPIO_PRT0_PC
#define sw2__PC2 CYREG_GPIO_PRT0_PC2
#define sw2__PORT 0u
#define sw2__PS CYREG_GPIO_PRT0_PS
#define sw2__SHIFT 0u

/* sw3 */
#define sw3__0__DR CYREG_GPIO_PRT0_DR
#define sw3__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define sw3__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define sw3__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define sw3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define sw3__0__HSIOM_MASK 0x000000F0u
#define sw3__0__HSIOM_SHIFT 4u
#define sw3__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define sw3__0__INTR CYREG_GPIO_PRT0_INTR
#define sw3__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define sw3__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define sw3__0__MASK 0x02u
#define sw3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define sw3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define sw3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define sw3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define sw3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define sw3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define sw3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define sw3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define sw3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define sw3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define sw3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define sw3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define sw3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define sw3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define sw3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define sw3__0__PC CYREG_GPIO_PRT0_PC
#define sw3__0__PC2 CYREG_GPIO_PRT0_PC2
#define sw3__0__PORT 0u
#define sw3__0__PS CYREG_GPIO_PRT0_PS
#define sw3__0__SHIFT 1u
#define sw3__DR CYREG_GPIO_PRT0_DR
#define sw3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define sw3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define sw3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define sw3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define sw3__INTR CYREG_GPIO_PRT0_INTR
#define sw3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define sw3__INTSTAT CYREG_GPIO_PRT0_INTR
#define sw3__MASK 0x02u
#define sw3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define sw3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define sw3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define sw3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define sw3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define sw3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define sw3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define sw3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define sw3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define sw3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define sw3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define sw3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define sw3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define sw3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define sw3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define sw3__PC CYREG_GPIO_PRT0_PC
#define sw3__PC2 CYREG_GPIO_PRT0_PC2
#define sw3__PORT 0u
#define sw3__PS CYREG_GPIO_PRT0_PS
#define sw3__SHIFT 1u

/* P4_4 */
#define P4_4__0__DR CYREG_GPIO_PRT4_DR
#define P4_4__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define P4_4__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define P4_4__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define P4_4__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define P4_4__0__HSIOM_MASK 0x000F0000u
#define P4_4__0__HSIOM_SHIFT 16u
#define P4_4__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define P4_4__0__INTR CYREG_GPIO_PRT4_INTR
#define P4_4__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define P4_4__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define P4_4__0__MASK 0x10u
#define P4_4__0__PC CYREG_GPIO_PRT4_PC
#define P4_4__0__PC2 CYREG_GPIO_PRT4_PC2
#define P4_4__0__PORT 4u
#define P4_4__0__PS CYREG_GPIO_PRT4_PS
#define P4_4__0__SHIFT 4u
#define P4_4__DR CYREG_GPIO_PRT4_DR
#define P4_4__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define P4_4__DR_INV CYREG_GPIO_PRT4_DR_INV
#define P4_4__DR_SET CYREG_GPIO_PRT4_DR_SET
#define P4_4__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define P4_4__INTR CYREG_GPIO_PRT4_INTR
#define P4_4__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define P4_4__INTSTAT CYREG_GPIO_PRT4_INTR
#define P4_4__LED1__DR CYREG_GPIO_PRT4_DR
#define P4_4__LED1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define P4_4__LED1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define P4_4__LED1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define P4_4__LED1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define P4_4__LED1__INTR CYREG_GPIO_PRT4_INTR
#define P4_4__LED1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define P4_4__LED1__INTSTAT CYREG_GPIO_PRT4_INTR
#define P4_4__LED1__MASK 0x10u
#define P4_4__LED1__PC CYREG_GPIO_PRT4_PC
#define P4_4__LED1__PC2 CYREG_GPIO_PRT4_PC2
#define P4_4__LED1__PORT 4u
#define P4_4__LED1__PS CYREG_GPIO_PRT4_PS
#define P4_4__LED1__SHIFT 4u
#define P4_4__MASK 0x10u
#define P4_4__PC CYREG_GPIO_PRT4_PC
#define P4_4__PC2 CYREG_GPIO_PRT4_PC2
#define P4_4__PORT 4u
#define P4_4__PS CYREG_GPIO_PRT4_PS
#define P4_4__SHIFT 4u

/* P7_1 */
#define P7_1__0__DR CYREG_GPIO_PRT7_DR
#define P7_1__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define P7_1__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define P7_1__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define P7_1__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define P7_1__0__HSIOM_MASK 0x000000F0u
#define P7_1__0__HSIOM_SHIFT 4u
#define P7_1__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define P7_1__0__INTR CYREG_GPIO_PRT7_INTR
#define P7_1__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define P7_1__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define P7_1__0__MASK 0x02u
#define P7_1__0__PC CYREG_GPIO_PRT7_PC
#define P7_1__0__PC2 CYREG_GPIO_PRT7_PC2
#define P7_1__0__PORT 7u
#define P7_1__0__PS CYREG_GPIO_PRT7_PS
#define P7_1__0__SHIFT 1u
#define P7_1__DR CYREG_GPIO_PRT7_DR
#define P7_1__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define P7_1__DR_INV CYREG_GPIO_PRT7_DR_INV
#define P7_1__DR_SET CYREG_GPIO_PRT7_DR_SET
#define P7_1__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define P7_1__INTR CYREG_GPIO_PRT7_INTR
#define P7_1__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define P7_1__INTSTAT CYREG_GPIO_PRT7_INTR
#define P7_1__MASK 0x02u
#define P7_1__PC CYREG_GPIO_PRT7_PC
#define P7_1__PC2 CYREG_GPIO_PRT7_PC2
#define P7_1__PORT 7u
#define P7_1__PS CYREG_GPIO_PRT7_PS
#define P7_1__SHIFT 1u
#define P7_1__SNAP CYREG_GPIO_PRT7_INTR

/* crdy */
#define crdy__INTC_CLR_EN_REG CYREG_CM0_ICER
#define crdy__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define crdy__INTC_MASK 0x100u
#define crdy__INTC_NUMBER 8u
#define crdy__INTC_PRIOR_MASK 0xC0u
#define crdy__INTC_PRIOR_NUM 3u
#define crdy__INTC_PRIOR_REG CYREG_CM0_IPR2
#define crdy__INTC_SET_EN_REG CYREG_CM0_ISER
#define crdy__INTC_SET_PD_REG CYREG_CM0_ISPR

/* dio0 */
#define dio0__0__DR CYREG_GPIO_PRT3_DR
#define dio0__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define dio0__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define dio0__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define dio0__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define dio0__0__HSIOM_MASK 0x00F00000u
#define dio0__0__HSIOM_SHIFT 20u
#define dio0__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define dio0__0__INTR CYREG_GPIO_PRT3_INTR
#define dio0__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define dio0__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define dio0__0__MASK 0x20u
#define dio0__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define dio0__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define dio0__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define dio0__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define dio0__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define dio0__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define dio0__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define dio0__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define dio0__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define dio0__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define dio0__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define dio0__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define dio0__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define dio0__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define dio0__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define dio0__0__PC CYREG_GPIO_PRT3_PC
#define dio0__0__PC2 CYREG_GPIO_PRT3_PC2
#define dio0__0__PORT 3u
#define dio0__0__PS CYREG_GPIO_PRT3_PS
#define dio0__0__SHIFT 5u
#define dio0__DR CYREG_GPIO_PRT3_DR
#define dio0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define dio0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define dio0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define dio0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define dio0__INTR CYREG_GPIO_PRT3_INTR
#define dio0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define dio0__INTSTAT CYREG_GPIO_PRT3_INTR
#define dio0__MASK 0x20u
#define dio0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define dio0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define dio0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define dio0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define dio0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define dio0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define dio0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define dio0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define dio0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define dio0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define dio0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define dio0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define dio0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define dio0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define dio0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define dio0__PC CYREG_GPIO_PRT3_PC
#define dio0__PC2 CYREG_GPIO_PRT3_PC2
#define dio0__PORT 3u
#define dio0__PS CYREG_GPIO_PRT3_PS
#define dio0__SHIFT 5u

/* dio1 */
#define dio1__0__DR CYREG_GPIO_PRT3_DR
#define dio1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define dio1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define dio1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define dio1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define dio1__0__HSIOM_MASK 0x0F000000u
#define dio1__0__HSIOM_SHIFT 24u
#define dio1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define dio1__0__INTR CYREG_GPIO_PRT3_INTR
#define dio1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define dio1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define dio1__0__MASK 0x40u
#define dio1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define dio1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define dio1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define dio1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define dio1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define dio1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define dio1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define dio1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define dio1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define dio1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define dio1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define dio1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define dio1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define dio1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define dio1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define dio1__0__PC CYREG_GPIO_PRT3_PC
#define dio1__0__PC2 CYREG_GPIO_PRT3_PC2
#define dio1__0__PORT 3u
#define dio1__0__PS CYREG_GPIO_PRT3_PS
#define dio1__0__SHIFT 6u
#define dio1__DR CYREG_GPIO_PRT3_DR
#define dio1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define dio1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define dio1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define dio1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define dio1__INTR CYREG_GPIO_PRT3_INTR
#define dio1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define dio1__INTSTAT CYREG_GPIO_PRT3_INTR
#define dio1__MASK 0x40u
#define dio1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define dio1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define dio1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define dio1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define dio1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define dio1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define dio1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define dio1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define dio1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define dio1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define dio1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define dio1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define dio1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define dio1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define dio1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define dio1__PC CYREG_GPIO_PRT3_PC
#define dio1__PC2 CYREG_GPIO_PRT3_PC2
#define dio1__PORT 3u
#define dio1__PS CYREG_GPIO_PRT3_PS
#define dio1__SHIFT 6u

/* dio2 */
#define dio2__0__DR CYREG_GPIO_PRT3_DR
#define dio2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define dio2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define dio2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define dio2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define dio2__0__HSIOM_MASK 0xF0000000u
#define dio2__0__HSIOM_SHIFT 28u
#define dio2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define dio2__0__INTR CYREG_GPIO_PRT3_INTR
#define dio2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define dio2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define dio2__0__MASK 0x80u
#define dio2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define dio2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define dio2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define dio2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define dio2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define dio2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define dio2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define dio2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define dio2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define dio2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define dio2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define dio2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define dio2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define dio2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define dio2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define dio2__0__PC CYREG_GPIO_PRT3_PC
#define dio2__0__PC2 CYREG_GPIO_PRT3_PC2
#define dio2__0__PORT 3u
#define dio2__0__PS CYREG_GPIO_PRT3_PS
#define dio2__0__SHIFT 7u
#define dio2__DR CYREG_GPIO_PRT3_DR
#define dio2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define dio2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define dio2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define dio2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define dio2__INTR CYREG_GPIO_PRT3_INTR
#define dio2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define dio2__INTSTAT CYREG_GPIO_PRT3_INTR
#define dio2__MASK 0x80u
#define dio2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define dio2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define dio2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define dio2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define dio2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define dio2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define dio2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define dio2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define dio2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define dio2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define dio2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define dio2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define dio2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define dio2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define dio2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define dio2__PC CYREG_GPIO_PRT3_PC
#define dio2__PC2 CYREG_GPIO_PRT3_PC2
#define dio2__PORT 3u
#define dio2__PS CYREG_GPIO_PRT3_PS
#define dio2__SHIFT 7u

/* nrst */
#define nrst__0__DR CYREG_GPIO_PRT3_DR
#define nrst__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define nrst__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define nrst__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define nrst__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define nrst__0__HSIOM_MASK 0x000F0000u
#define nrst__0__HSIOM_SHIFT 16u
#define nrst__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define nrst__0__INTR CYREG_GPIO_PRT3_INTR
#define nrst__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define nrst__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define nrst__0__MASK 0x10u
#define nrst__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define nrst__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define nrst__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define nrst__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define nrst__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define nrst__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define nrst__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define nrst__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define nrst__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define nrst__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define nrst__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define nrst__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define nrst__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define nrst__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define nrst__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define nrst__0__PC CYREG_GPIO_PRT3_PC
#define nrst__0__PC2 CYREG_GPIO_PRT3_PC2
#define nrst__0__PORT 3u
#define nrst__0__PS CYREG_GPIO_PRT3_PS
#define nrst__0__SHIFT 4u
#define nrst__DR CYREG_GPIO_PRT3_DR
#define nrst__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define nrst__DR_INV CYREG_GPIO_PRT3_DR_INV
#define nrst__DR_SET CYREG_GPIO_PRT3_DR_SET
#define nrst__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define nrst__INTR CYREG_GPIO_PRT3_INTR
#define nrst__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define nrst__INTSTAT CYREG_GPIO_PRT3_INTR
#define nrst__MASK 0x10u
#define nrst__PA__CFG0 CYREG_UDB_PA3_CFG0
#define nrst__PA__CFG1 CYREG_UDB_PA3_CFG1
#define nrst__PA__CFG10 CYREG_UDB_PA3_CFG10
#define nrst__PA__CFG11 CYREG_UDB_PA3_CFG11
#define nrst__PA__CFG12 CYREG_UDB_PA3_CFG12
#define nrst__PA__CFG13 CYREG_UDB_PA3_CFG13
#define nrst__PA__CFG14 CYREG_UDB_PA3_CFG14
#define nrst__PA__CFG2 CYREG_UDB_PA3_CFG2
#define nrst__PA__CFG3 CYREG_UDB_PA3_CFG3
#define nrst__PA__CFG4 CYREG_UDB_PA3_CFG4
#define nrst__PA__CFG5 CYREG_UDB_PA3_CFG5
#define nrst__PA__CFG6 CYREG_UDB_PA3_CFG6
#define nrst__PA__CFG7 CYREG_UDB_PA3_CFG7
#define nrst__PA__CFG8 CYREG_UDB_PA3_CFG8
#define nrst__PA__CFG9 CYREG_UDB_PA3_CFG9
#define nrst__PC CYREG_GPIO_PRT3_PC
#define nrst__PC2 CYREG_GPIO_PRT3_PC2
#define nrst__PORT 3u
#define nrst__PS CYREG_GPIO_PRT3_PS
#define nrst__SHIFT 4u

/* ubut */
#define ubut__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ubut__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ubut__INTC_MASK 0x02u
#define ubut__INTC_NUMBER 1u
#define ubut__INTC_PRIOR_MASK 0xC000u
#define ubut__INTC_PRIOR_NUM 3u
#define ubut__INTC_PRIOR_REG CYREG_CM0_IPR0
#define ubut__INTC_SET_EN_REG CYREG_CM0_ISER
#define ubut__INTC_SET_PD_REG CYREG_CM0_ISPR

/* wdog */
#define wdog__INTC_CLR_EN_REG CYREG_CM0_ICER
#define wdog__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define wdog__INTC_MASK 0x80u
#define wdog__INTC_NUMBER 7u
#define wdog__INTC_PRIOR_MASK 0xC0000000u
#define wdog__INTC_PRIOR_NUM 3u
#define wdog__INTC_PRIOR_REG CYREG_CM0_IPR1
#define wdog__INTC_SET_EN_REG CYREG_CM0_ISER
#define wdog__INTC_SET_PD_REG CYREG_CM0_ISPR

/* ADC_1_cy_psoc4_sar */
#define ADC_1_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_1_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_1_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_1_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_1_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_1_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_1_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_1_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_1_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING

/* ADC_1_cy_psoc4_sarmux_8 */
#define ADC_1_cy_psoc4_sarmux_8__CH_0_PIN 2
#define ADC_1_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_1_cy_psoc4_sarmux_8__CH_1_PIN 0
#define ADC_1_cy_psoc4_sarmux_8__CH_1_PORT 7
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_1_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_1_cy_psoc4_sarmux_8__VNEG 0

/* ADC_1_intClock */
#define ADC_1_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_1_intClock__DIV_ID 0x00000042u
#define ADC_1_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define ADC_1_intClock__PA_DIV_ID 0x000000FFu

/* ADC_1_IRQ */
#define ADC_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_1_IRQ__INTC_MASK 0x10000u
#define ADC_1_IRQ__INTC_NUMBER 16u
#define ADC_1_IRQ__INTC_PRIOR_MASK 0xC0u
#define ADC_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SPI_1_miso_s */
#define SPI_1_miso_s__0__DR CYREG_GPIO_PRT3_DR
#define SPI_1_miso_s__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SPI_1_miso_s__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SPI_1_miso_s__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SPI_1_miso_s__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SPI_1_miso_s__0__HSIOM_GPIO 0u
#define SPI_1_miso_s__0__HSIOM_I2C 14u
#define SPI_1_miso_s__0__HSIOM_I2C_SDA 14u
#define SPI_1_miso_s__0__HSIOM_MASK 0x000000F0u
#define SPI_1_miso_s__0__HSIOM_SHIFT 4u
#define SPI_1_miso_s__0__HSIOM_SPI 15u
#define SPI_1_miso_s__0__HSIOM_SPI_MISO 15u
#define SPI_1_miso_s__0__HSIOM_UART 9u
#define SPI_1_miso_s__0__HSIOM_UART_TX 9u
#define SPI_1_miso_s__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SPI_1_miso_s__0__INTR CYREG_GPIO_PRT3_INTR
#define SPI_1_miso_s__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SPI_1_miso_s__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define SPI_1_miso_s__0__MASK 0x02u
#define SPI_1_miso_s__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define SPI_1_miso_s__0__OUT_SEL_SHIFT 2u
#define SPI_1_miso_s__0__OUT_SEL_VAL -1u
#define SPI_1_miso_s__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPI_1_miso_s__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPI_1_miso_s__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPI_1_miso_s__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPI_1_miso_s__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPI_1_miso_s__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPI_1_miso_s__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPI_1_miso_s__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPI_1_miso_s__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPI_1_miso_s__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPI_1_miso_s__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPI_1_miso_s__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPI_1_miso_s__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPI_1_miso_s__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPI_1_miso_s__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPI_1_miso_s__0__PC CYREG_GPIO_PRT3_PC
#define SPI_1_miso_s__0__PC2 CYREG_GPIO_PRT3_PC2
#define SPI_1_miso_s__0__PORT 3u
#define SPI_1_miso_s__0__PS CYREG_GPIO_PRT3_PS
#define SPI_1_miso_s__0__SHIFT 1u
#define SPI_1_miso_s__DR CYREG_GPIO_PRT3_DR
#define SPI_1_miso_s__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SPI_1_miso_s__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SPI_1_miso_s__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SPI_1_miso_s__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SPI_1_miso_s__INTR CYREG_GPIO_PRT3_INTR
#define SPI_1_miso_s__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SPI_1_miso_s__INTSTAT CYREG_GPIO_PRT3_INTR
#define SPI_1_miso_s__MASK 0x02u
#define SPI_1_miso_s__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPI_1_miso_s__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPI_1_miso_s__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPI_1_miso_s__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPI_1_miso_s__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPI_1_miso_s__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPI_1_miso_s__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPI_1_miso_s__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPI_1_miso_s__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPI_1_miso_s__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPI_1_miso_s__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPI_1_miso_s__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPI_1_miso_s__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPI_1_miso_s__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPI_1_miso_s__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPI_1_miso_s__PC CYREG_GPIO_PRT3_PC
#define SPI_1_miso_s__PC2 CYREG_GPIO_PRT3_PC2
#define SPI_1_miso_s__PORT 3u
#define SPI_1_miso_s__PS CYREG_GPIO_PRT3_PS
#define SPI_1_miso_s__SHIFT 1u

/* SPI_1_mosi_s */
#define SPI_1_mosi_s__0__DR CYREG_GPIO_PRT3_DR
#define SPI_1_mosi_s__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SPI_1_mosi_s__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SPI_1_mosi_s__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SPI_1_mosi_s__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SPI_1_mosi_s__0__HSIOM_GPIO 0u
#define SPI_1_mosi_s__0__HSIOM_I2C 14u
#define SPI_1_mosi_s__0__HSIOM_I2C_SCL 14u
#define SPI_1_mosi_s__0__HSIOM_MASK 0x0000000Fu
#define SPI_1_mosi_s__0__HSIOM_SHIFT 0u
#define SPI_1_mosi_s__0__HSIOM_SPI 15u
#define SPI_1_mosi_s__0__HSIOM_SPI_MOSI 15u
#define SPI_1_mosi_s__0__HSIOM_UART 9u
#define SPI_1_mosi_s__0__HSIOM_UART_RX 9u
#define SPI_1_mosi_s__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SPI_1_mosi_s__0__INTR CYREG_GPIO_PRT3_INTR
#define SPI_1_mosi_s__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SPI_1_mosi_s__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define SPI_1_mosi_s__0__MASK 0x01u
#define SPI_1_mosi_s__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPI_1_mosi_s__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPI_1_mosi_s__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPI_1_mosi_s__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPI_1_mosi_s__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPI_1_mosi_s__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPI_1_mosi_s__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPI_1_mosi_s__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPI_1_mosi_s__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPI_1_mosi_s__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPI_1_mosi_s__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPI_1_mosi_s__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPI_1_mosi_s__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPI_1_mosi_s__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPI_1_mosi_s__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPI_1_mosi_s__0__PC CYREG_GPIO_PRT3_PC
#define SPI_1_mosi_s__0__PC2 CYREG_GPIO_PRT3_PC2
#define SPI_1_mosi_s__0__PORT 3u
#define SPI_1_mosi_s__0__PS CYREG_GPIO_PRT3_PS
#define SPI_1_mosi_s__0__SHIFT 0u
#define SPI_1_mosi_s__DR CYREG_GPIO_PRT3_DR
#define SPI_1_mosi_s__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SPI_1_mosi_s__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SPI_1_mosi_s__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SPI_1_mosi_s__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SPI_1_mosi_s__INTR CYREG_GPIO_PRT3_INTR
#define SPI_1_mosi_s__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SPI_1_mosi_s__INTSTAT CYREG_GPIO_PRT3_INTR
#define SPI_1_mosi_s__MASK 0x01u
#define SPI_1_mosi_s__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPI_1_mosi_s__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPI_1_mosi_s__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPI_1_mosi_s__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPI_1_mosi_s__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPI_1_mosi_s__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPI_1_mosi_s__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPI_1_mosi_s__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPI_1_mosi_s__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPI_1_mosi_s__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPI_1_mosi_s__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPI_1_mosi_s__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPI_1_mosi_s__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPI_1_mosi_s__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPI_1_mosi_s__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPI_1_mosi_s__PC CYREG_GPIO_PRT3_PC
#define SPI_1_mosi_s__PC2 CYREG_GPIO_PRT3_PC2
#define SPI_1_mosi_s__PORT 3u
#define SPI_1_mosi_s__PS CYREG_GPIO_PRT3_PS
#define SPI_1_mosi_s__SHIFT 0u

/* SPI_1_SCB */
#define SPI_1_SCB__CTRL CYREG_SCB1_CTRL
#define SPI_1_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define SPI_1_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define SPI_1_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPI_1_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPI_1_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPI_1_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPI_1_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPI_1_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPI_1_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPI_1_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPI_1_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPI_1_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPI_1_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define SPI_1_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPI_1_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPI_1_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPI_1_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPI_1_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPI_1_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPI_1_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPI_1_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPI_1_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPI_1_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPI_1_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define SPI_1_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPI_1_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPI_1_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define SPI_1_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define SPI_1_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define SPI_1_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define SPI_1_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define SPI_1_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define SPI_1_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPI_1_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPI_1_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPI_1_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPI_1_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPI_1_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPI_1_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPI_1_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPI_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPI_1_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPI_1_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPI_1_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPI_1_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPI_1_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPI_1_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPI_1_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPI_1_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPI_1_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPI_1_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPI_1_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPI_1_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPI_1_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPI_1_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPI_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPI_1_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPI_1_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPI_1_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPI_1_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPI_1_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPI_1_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPI_1_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPI_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPI_1_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPI_1_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPI_1_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPI_1_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPI_1_SCB__SS0_POSISTION 0u
#define SPI_1_SCB__SS1_POSISTION 1u
#define SPI_1_SCB__SS2_POSISTION 2u
#define SPI_1_SCB__SS3_POSISTION 3u
#define SPI_1_SCB__STATUS CYREG_SCB1_STATUS
#define SPI_1_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPI_1_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPI_1_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPI_1_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPI_1_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPI_1_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define SPI_1_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPI_1_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPI_1_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* SPI_1_SCBCLK */
#define SPI_1_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define SPI_1_SCBCLK__DIV_ID 0x00000040u
#define SPI_1_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define SPI_1_SCBCLK__PA_DIV_ID 0x000000FFu

/* SPI_1_sclk_s */
#define SPI_1_sclk_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_1_sclk_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_1_sclk_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_1_sclk_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_1_sclk_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_1_sclk_s__0__HSIOM_GPIO 0u
#define SPI_1_sclk_s__0__HSIOM_MASK 0x0F000000u
#define SPI_1_sclk_s__0__HSIOM_SHIFT 24u
#define SPI_1_sclk_s__0__HSIOM_SPI 15u
#define SPI_1_sclk_s__0__HSIOM_SPI_CLK 15u
#define SPI_1_sclk_s__0__HSIOM_UART 9u
#define SPI_1_sclk_s__0__HSIOM_UART_CTS 9u
#define SPI_1_sclk_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_1_sclk_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_1_sclk_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_1_sclk_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_1_sclk_s__0__MASK 0x40u
#define SPI_1_sclk_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_1_sclk_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_1_sclk_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_1_sclk_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_1_sclk_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_1_sclk_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_1_sclk_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_1_sclk_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_1_sclk_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_1_sclk_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_1_sclk_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_1_sclk_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_1_sclk_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_1_sclk_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_1_sclk_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_1_sclk_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_1_sclk_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_1_sclk_s__0__PORT 0u
#define SPI_1_sclk_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_1_sclk_s__0__SHIFT 6u
#define SPI_1_sclk_s__DR CYREG_GPIO_PRT0_DR
#define SPI_1_sclk_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_1_sclk_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_1_sclk_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_1_sclk_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_1_sclk_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_1_sclk_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_1_sclk_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_1_sclk_s__MASK 0x40u
#define SPI_1_sclk_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_1_sclk_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_1_sclk_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_1_sclk_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_1_sclk_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_1_sclk_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_1_sclk_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_1_sclk_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_1_sclk_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_1_sclk_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_1_sclk_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_1_sclk_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_1_sclk_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_1_sclk_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_1_sclk_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_1_sclk_s__PC CYREG_GPIO_PRT0_PC
#define SPI_1_sclk_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_1_sclk_s__PORT 0u
#define SPI_1_sclk_s__PS CYREG_GPIO_PRT0_PS
#define SPI_1_sclk_s__SHIFT 6u

/* SPI_1_ss_s */
#define SPI_1_ss_s__0__DR CYREG_GPIO_PRT2_DR
#define SPI_1_ss_s__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_1_ss_s__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_1_ss_s__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_1_ss_s__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_1_ss_s__0__HSIOM_GPIO 0u
#define SPI_1_ss_s__0__HSIOM_MASK 0x0000F000u
#define SPI_1_ss_s__0__HSIOM_SHIFT 12u
#define SPI_1_ss_s__0__HSIOM_SPI 15u
#define SPI_1_ss_s__0__HSIOM_SPI_SELECT0 15u
#define SPI_1_ss_s__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_1_ss_s__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_1_ss_s__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_1_ss_s__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_1_ss_s__0__MASK 0x08u
#define SPI_1_ss_s__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_1_ss_s__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_1_ss_s__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_1_ss_s__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_1_ss_s__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_1_ss_s__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_1_ss_s__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_1_ss_s__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_1_ss_s__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_1_ss_s__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_1_ss_s__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_1_ss_s__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_1_ss_s__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_1_ss_s__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_1_ss_s__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_1_ss_s__0__PC CYREG_GPIO_PRT2_PC
#define SPI_1_ss_s__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_1_ss_s__0__PORT 2u
#define SPI_1_ss_s__0__PS CYREG_GPIO_PRT2_PS
#define SPI_1_ss_s__0__SHIFT 3u
#define SPI_1_ss_s__DR CYREG_GPIO_PRT2_DR
#define SPI_1_ss_s__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_1_ss_s__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_1_ss_s__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_1_ss_s__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_1_ss_s__INTR CYREG_GPIO_PRT2_INTR
#define SPI_1_ss_s__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_1_ss_s__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_1_ss_s__MASK 0x08u
#define SPI_1_ss_s__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_1_ss_s__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_1_ss_s__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_1_ss_s__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_1_ss_s__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_1_ss_s__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_1_ss_s__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_1_ss_s__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_1_ss_s__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_1_ss_s__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_1_ss_s__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_1_ss_s__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_1_ss_s__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_1_ss_s__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_1_ss_s__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_1_ss_s__PC CYREG_GPIO_PRT2_PC
#define SPI_1_ss_s__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_1_ss_s__PORT 2u
#define SPI_1_ss_s__PS CYREG_GPIO_PRT2_PS
#define SPI_1_ss_s__SHIFT 3u

/* chan1 */
#define chan1__0__DR CYREG_GPIO_PRT2_DR
#define chan1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define chan1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define chan1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define chan1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define chan1__0__HSIOM_MASK 0x00000F00u
#define chan1__0__HSIOM_SHIFT 8u
#define chan1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define chan1__0__INTR CYREG_GPIO_PRT2_INTR
#define chan1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define chan1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define chan1__0__MASK 0x04u
#define chan1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define chan1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define chan1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define chan1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define chan1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define chan1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define chan1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define chan1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define chan1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define chan1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define chan1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define chan1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define chan1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define chan1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define chan1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define chan1__0__PC CYREG_GPIO_PRT2_PC
#define chan1__0__PC2 CYREG_GPIO_PRT2_PC2
#define chan1__0__PORT 2u
#define chan1__0__PS CYREG_GPIO_PRT2_PS
#define chan1__0__SHIFT 2u
#define chan1__DR CYREG_GPIO_PRT2_DR
#define chan1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define chan1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define chan1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define chan1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define chan1__INTR CYREG_GPIO_PRT2_INTR
#define chan1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define chan1__INTSTAT CYREG_GPIO_PRT2_INTR
#define chan1__MASK 0x04u
#define chan1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define chan1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define chan1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define chan1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define chan1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define chan1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define chan1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define chan1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define chan1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define chan1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define chan1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define chan1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define chan1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define chan1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define chan1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define chan1__PC CYREG_GPIO_PRT2_PC
#define chan1__PC2 CYREG_GPIO_PRT2_PC2
#define chan1__PORT 2u
#define chan1__PS CYREG_GPIO_PRT2_PS
#define chan1__SHIFT 2u

/* gpio1_led */
#define gpio1_led__0__DR CYREG_GPIO_PRT5_DR
#define gpio1_led__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define gpio1_led__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define gpio1_led__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define gpio1_led__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define gpio1_led__0__HSIOM_MASK 0x000F0000u
#define gpio1_led__0__HSIOM_SHIFT 16u
#define gpio1_led__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_led__0__INTR CYREG_GPIO_PRT5_INTR
#define gpio1_led__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_led__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define gpio1_led__0__MASK 0x10u
#define gpio1_led__0__PC CYREG_GPIO_PRT5_PC
#define gpio1_led__0__PC2 CYREG_GPIO_PRT5_PC2
#define gpio1_led__0__PORT 5u
#define gpio1_led__0__PS CYREG_GPIO_PRT5_PS
#define gpio1_led__0__SHIFT 4u
#define gpio1_led__DR CYREG_GPIO_PRT5_DR
#define gpio1_led__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define gpio1_led__DR_INV CYREG_GPIO_PRT5_DR_INV
#define gpio1_led__DR_SET CYREG_GPIO_PRT5_DR_SET
#define gpio1_led__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_led__INTR CYREG_GPIO_PRT5_INTR
#define gpio1_led__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_led__INTSTAT CYREG_GPIO_PRT5_INTR
#define gpio1_led__MASK 0x10u
#define gpio1_led__PC CYREG_GPIO_PRT5_PC
#define gpio1_led__PC2 CYREG_GPIO_PRT5_PC2
#define gpio1_led__PORT 5u
#define gpio1_led__PS CYREG_GPIO_PRT5_PS
#define gpio1_led__SHIFT 4u

/* gpio1_SCB */
#define gpio1_SCB__CTRL CYREG_SCB2_CTRL
#define gpio1_SCB__EZ_DATA0 CYREG_SCB2_EZ_DATA0
#define gpio1_SCB__EZ_DATA1 CYREG_SCB2_EZ_DATA1
#define gpio1_SCB__EZ_DATA10 CYREG_SCB2_EZ_DATA10
#define gpio1_SCB__EZ_DATA11 CYREG_SCB2_EZ_DATA11
#define gpio1_SCB__EZ_DATA12 CYREG_SCB2_EZ_DATA12
#define gpio1_SCB__EZ_DATA13 CYREG_SCB2_EZ_DATA13
#define gpio1_SCB__EZ_DATA14 CYREG_SCB2_EZ_DATA14
#define gpio1_SCB__EZ_DATA15 CYREG_SCB2_EZ_DATA15
#define gpio1_SCB__EZ_DATA16 CYREG_SCB2_EZ_DATA16
#define gpio1_SCB__EZ_DATA17 CYREG_SCB2_EZ_DATA17
#define gpio1_SCB__EZ_DATA18 CYREG_SCB2_EZ_DATA18
#define gpio1_SCB__EZ_DATA19 CYREG_SCB2_EZ_DATA19
#define gpio1_SCB__EZ_DATA2 CYREG_SCB2_EZ_DATA2
#define gpio1_SCB__EZ_DATA20 CYREG_SCB2_EZ_DATA20
#define gpio1_SCB__EZ_DATA21 CYREG_SCB2_EZ_DATA21
#define gpio1_SCB__EZ_DATA22 CYREG_SCB2_EZ_DATA22
#define gpio1_SCB__EZ_DATA23 CYREG_SCB2_EZ_DATA23
#define gpio1_SCB__EZ_DATA24 CYREG_SCB2_EZ_DATA24
#define gpio1_SCB__EZ_DATA25 CYREG_SCB2_EZ_DATA25
#define gpio1_SCB__EZ_DATA26 CYREG_SCB2_EZ_DATA26
#define gpio1_SCB__EZ_DATA27 CYREG_SCB2_EZ_DATA27
#define gpio1_SCB__EZ_DATA28 CYREG_SCB2_EZ_DATA28
#define gpio1_SCB__EZ_DATA29 CYREG_SCB2_EZ_DATA29
#define gpio1_SCB__EZ_DATA3 CYREG_SCB2_EZ_DATA3
#define gpio1_SCB__EZ_DATA30 CYREG_SCB2_EZ_DATA30
#define gpio1_SCB__EZ_DATA31 CYREG_SCB2_EZ_DATA31
#define gpio1_SCB__EZ_DATA4 CYREG_SCB2_EZ_DATA4
#define gpio1_SCB__EZ_DATA5 CYREG_SCB2_EZ_DATA5
#define gpio1_SCB__EZ_DATA6 CYREG_SCB2_EZ_DATA6
#define gpio1_SCB__EZ_DATA7 CYREG_SCB2_EZ_DATA7
#define gpio1_SCB__EZ_DATA8 CYREG_SCB2_EZ_DATA8
#define gpio1_SCB__EZ_DATA9 CYREG_SCB2_EZ_DATA9
#define gpio1_SCB__I2C_CFG CYREG_SCB2_I2C_CFG
#define gpio1_SCB__I2C_CTRL CYREG_SCB2_I2C_CTRL
#define gpio1_SCB__I2C_M_CMD CYREG_SCB2_I2C_M_CMD
#define gpio1_SCB__I2C_S_CMD CYREG_SCB2_I2C_S_CMD
#define gpio1_SCB__I2C_STATUS CYREG_SCB2_I2C_STATUS
#define gpio1_SCB__INTR_CAUSE CYREG_SCB2_INTR_CAUSE
#define gpio1_SCB__INTR_I2C_EC CYREG_SCB2_INTR_I2C_EC
#define gpio1_SCB__INTR_I2C_EC_MASK CYREG_SCB2_INTR_I2C_EC_MASK
#define gpio1_SCB__INTR_I2C_EC_MASKED CYREG_SCB2_INTR_I2C_EC_MASKED
#define gpio1_SCB__INTR_M CYREG_SCB2_INTR_M
#define gpio1_SCB__INTR_M_MASK CYREG_SCB2_INTR_M_MASK
#define gpio1_SCB__INTR_M_MASKED CYREG_SCB2_INTR_M_MASKED
#define gpio1_SCB__INTR_M_SET CYREG_SCB2_INTR_M_SET
#define gpio1_SCB__INTR_RX CYREG_SCB2_INTR_RX
#define gpio1_SCB__INTR_RX_MASK CYREG_SCB2_INTR_RX_MASK
#define gpio1_SCB__INTR_RX_MASKED CYREG_SCB2_INTR_RX_MASKED
#define gpio1_SCB__INTR_RX_SET CYREG_SCB2_INTR_RX_SET
#define gpio1_SCB__INTR_S CYREG_SCB2_INTR_S
#define gpio1_SCB__INTR_S_MASK CYREG_SCB2_INTR_S_MASK
#define gpio1_SCB__INTR_S_MASKED CYREG_SCB2_INTR_S_MASKED
#define gpio1_SCB__INTR_S_SET CYREG_SCB2_INTR_S_SET
#define gpio1_SCB__INTR_SPI_EC CYREG_SCB2_INTR_SPI_EC
#define gpio1_SCB__INTR_SPI_EC_MASK CYREG_SCB2_INTR_SPI_EC_MASK
#define gpio1_SCB__INTR_SPI_EC_MASKED CYREG_SCB2_INTR_SPI_EC_MASKED
#define gpio1_SCB__INTR_TX CYREG_SCB2_INTR_TX
#define gpio1_SCB__INTR_TX_MASK CYREG_SCB2_INTR_TX_MASK
#define gpio1_SCB__INTR_TX_MASKED CYREG_SCB2_INTR_TX_MASKED
#define gpio1_SCB__INTR_TX_SET CYREG_SCB2_INTR_TX_SET
#define gpio1_SCB__RX_CTRL CYREG_SCB2_RX_CTRL
#define gpio1_SCB__RX_FIFO_CTRL CYREG_SCB2_RX_FIFO_CTRL
#define gpio1_SCB__RX_FIFO_RD CYREG_SCB2_RX_FIFO_RD
#define gpio1_SCB__RX_FIFO_RD_SILENT CYREG_SCB2_RX_FIFO_RD_SILENT
#define gpio1_SCB__RX_FIFO_STATUS CYREG_SCB2_RX_FIFO_STATUS
#define gpio1_SCB__RX_MATCH CYREG_SCB2_RX_MATCH
#define gpio1_SCB__SPI_CTRL CYREG_SCB2_SPI_CTRL
#define gpio1_SCB__SPI_STATUS CYREG_SCB2_SPI_STATUS
#define gpio1_SCB__SS0_POSISTION 0u
#define gpio1_SCB__SS1_POSISTION 1u
#define gpio1_SCB__SS2_POSISTION 2u
#define gpio1_SCB__SS3_POSISTION 3u
#define gpio1_SCB__STATUS CYREG_SCB2_STATUS
#define gpio1_SCB__TX_CTRL CYREG_SCB2_TX_CTRL
#define gpio1_SCB__TX_FIFO_CTRL CYREG_SCB2_TX_FIFO_CTRL
#define gpio1_SCB__TX_FIFO_STATUS CYREG_SCB2_TX_FIFO_STATUS
#define gpio1_SCB__TX_FIFO_WR CYREG_SCB2_TX_FIFO_WR
#define gpio1_SCB__UART_CTRL CYREG_SCB2_UART_CTRL
#define gpio1_SCB__UART_FLOW_CTRL CYREG_SCB2_UART_FLOW_CTRL
#define gpio1_SCB__UART_RX_CTRL CYREG_SCB2_UART_RX_CTRL
#define gpio1_SCB__UART_RX_STATUS CYREG_SCB2_UART_RX_STATUS
#define gpio1_SCB__UART_TX_CTRL CYREG_SCB2_UART_TX_CTRL

/* gpio1_SCB_IRQ */
#define gpio1_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define gpio1_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define gpio1_SCB_IRQ__INTC_MASK 0x400u
#define gpio1_SCB_IRQ__INTC_NUMBER 10u
#define gpio1_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define gpio1_SCB_IRQ__INTC_PRIOR_NUM 3u
#define gpio1_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define gpio1_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define gpio1_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* gpio1_SCBCLK */
#define gpio1_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define gpio1_SCBCLK__DIV_ID 0x00000041u
#define gpio1_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define gpio1_SCBCLK__PA_DIV_ID 0x000000FFu

/* gpio1_scl */
#define gpio1_scl__0__DR CYREG_GPIO_PRT5_DR
#define gpio1_scl__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define gpio1_scl__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define gpio1_scl__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define gpio1_scl__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define gpio1_scl__0__HSIOM_GPIO 0u
#define gpio1_scl__0__HSIOM_I2C 14u
#define gpio1_scl__0__HSIOM_I2C_SCL 14u
#define gpio1_scl__0__HSIOM_MASK 0x0000000Fu
#define gpio1_scl__0__HSIOM_SHIFT 0u
#define gpio1_scl__0__HSIOM_SPI 15u
#define gpio1_scl__0__HSIOM_SPI_MOSI 15u
#define gpio1_scl__0__HSIOM_UART 9u
#define gpio1_scl__0__HSIOM_UART_RX 9u
#define gpio1_scl__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_scl__0__INTR CYREG_GPIO_PRT5_INTR
#define gpio1_scl__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_scl__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define gpio1_scl__0__MASK 0x01u
#define gpio1_scl__0__PC CYREG_GPIO_PRT5_PC
#define gpio1_scl__0__PC2 CYREG_GPIO_PRT5_PC2
#define gpio1_scl__0__PORT 5u
#define gpio1_scl__0__PS CYREG_GPIO_PRT5_PS
#define gpio1_scl__0__SHIFT 0u
#define gpio1_scl__DR CYREG_GPIO_PRT5_DR
#define gpio1_scl__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define gpio1_scl__DR_INV CYREG_GPIO_PRT5_DR_INV
#define gpio1_scl__DR_SET CYREG_GPIO_PRT5_DR_SET
#define gpio1_scl__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_scl__INTR CYREG_GPIO_PRT5_INTR
#define gpio1_scl__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_scl__INTSTAT CYREG_GPIO_PRT5_INTR
#define gpio1_scl__MASK 0x01u
#define gpio1_scl__PC CYREG_GPIO_PRT5_PC
#define gpio1_scl__PC2 CYREG_GPIO_PRT5_PC2
#define gpio1_scl__PORT 5u
#define gpio1_scl__PS CYREG_GPIO_PRT5_PS
#define gpio1_scl__SHIFT 0u

/* gpio1_sda */
#define gpio1_sda__0__DR CYREG_GPIO_PRT5_DR
#define gpio1_sda__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define gpio1_sda__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define gpio1_sda__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define gpio1_sda__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define gpio1_sda__0__HSIOM_GPIO 0u
#define gpio1_sda__0__HSIOM_I2C 14u
#define gpio1_sda__0__HSIOM_I2C_SDA 14u
#define gpio1_sda__0__HSIOM_MASK 0x000000F0u
#define gpio1_sda__0__HSIOM_SHIFT 4u
#define gpio1_sda__0__HSIOM_SPI 15u
#define gpio1_sda__0__HSIOM_SPI_MISO 15u
#define gpio1_sda__0__HSIOM_UART 9u
#define gpio1_sda__0__HSIOM_UART_TX 9u
#define gpio1_sda__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_sda__0__INTR CYREG_GPIO_PRT5_INTR
#define gpio1_sda__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_sda__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define gpio1_sda__0__MASK 0x02u
#define gpio1_sda__0__PC CYREG_GPIO_PRT5_PC
#define gpio1_sda__0__PC2 CYREG_GPIO_PRT5_PC2
#define gpio1_sda__0__PORT 5u
#define gpio1_sda__0__PS CYREG_GPIO_PRT5_PS
#define gpio1_sda__0__SHIFT 1u
#define gpio1_sda__DR CYREG_GPIO_PRT5_DR
#define gpio1_sda__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define gpio1_sda__DR_INV CYREG_GPIO_PRT5_DR_INV
#define gpio1_sda__DR_SET CYREG_GPIO_PRT5_DR_SET
#define gpio1_sda__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_sda__INTR CYREG_GPIO_PRT5_INTR
#define gpio1_sda__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define gpio1_sda__INTSTAT CYREG_GPIO_PRT5_INTR
#define gpio1_sda__MASK 0x02u
#define gpio1_sda__PC CYREG_GPIO_PRT5_PC
#define gpio1_sda__PC2 CYREG_GPIO_PRT5_PC2
#define gpio1_sda__PORT 5u
#define gpio1_sda__PS CYREG_GPIO_PRT5_PS
#define gpio1_sda__SHIFT 1u

/* sticks */
#define sticks__INTC_CLR_EN_REG CYREG_CM0_ICER
#define sticks__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define sticks__INTC_MASK 0x01u
#define sticks__INTC_NUMBER 0u
#define sticks__INTC_PRIOR_MASK 0xC0u
#define sticks__INTC_PRIOR_NUM 3u
#define sticks__INTC_PRIOR_REG CYREG_CM0_IPR0
#define sticks__INTC_SET_EN_REG CYREG_CM0_ISER
#define sticks__INTC_SET_PD_REG CYREG_CM0_ISPR

/* console_rx */
#define console_rx__0__DR CYREG_GPIO_PRT4_DR
#define console_rx__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define console_rx__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define console_rx__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define console_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define console_rx__0__HSIOM_GPIO 0u
#define console_rx__0__HSIOM_I2C 14u
#define console_rx__0__HSIOM_I2C_SCL 14u
#define console_rx__0__HSIOM_MASK 0x0000000Fu
#define console_rx__0__HSIOM_SHIFT 0u
#define console_rx__0__HSIOM_SPI 15u
#define console_rx__0__HSIOM_SPI_MOSI 15u
#define console_rx__0__HSIOM_UART 9u
#define console_rx__0__HSIOM_UART_RX 9u
#define console_rx__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define console_rx__0__INTR CYREG_GPIO_PRT4_INTR
#define console_rx__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define console_rx__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define console_rx__0__MASK 0x01u
#define console_rx__0__PC CYREG_GPIO_PRT4_PC
#define console_rx__0__PC2 CYREG_GPIO_PRT4_PC2
#define console_rx__0__PORT 4u
#define console_rx__0__PS CYREG_GPIO_PRT4_PS
#define console_rx__0__SHIFT 0u
#define console_rx__DR CYREG_GPIO_PRT4_DR
#define console_rx__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define console_rx__DR_INV CYREG_GPIO_PRT4_DR_INV
#define console_rx__DR_SET CYREG_GPIO_PRT4_DR_SET
#define console_rx__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define console_rx__INTR CYREG_GPIO_PRT4_INTR
#define console_rx__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define console_rx__INTSTAT CYREG_GPIO_PRT4_INTR
#define console_rx__MASK 0x01u
#define console_rx__PC CYREG_GPIO_PRT4_PC
#define console_rx__PC2 CYREG_GPIO_PRT4_PC2
#define console_rx__PORT 4u
#define console_rx__PS CYREG_GPIO_PRT4_PS
#define console_rx__SHIFT 0u

/* console_SCB */
#define console_SCB__CTRL CYREG_SCB0_CTRL
#define console_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define console_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define console_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define console_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define console_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define console_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define console_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define console_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define console_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define console_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define console_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define console_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define console_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define console_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define console_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define console_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define console_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define console_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define console_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define console_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define console_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define console_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define console_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define console_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define console_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define console_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define console_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define console_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define console_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define console_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define console_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define console_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define console_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define console_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define console_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define console_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define console_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define console_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define console_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define console_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define console_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define console_SCB__INTR_M CYREG_SCB0_INTR_M
#define console_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define console_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define console_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define console_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define console_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define console_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define console_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define console_SCB__INTR_S CYREG_SCB0_INTR_S
#define console_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define console_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define console_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define console_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define console_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define console_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define console_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define console_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define console_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define console_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define console_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define console_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define console_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define console_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define console_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define console_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define console_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define console_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define console_SCB__SS0_POSISTION 0u
#define console_SCB__SS1_POSISTION 1u
#define console_SCB__SS2_POSISTION 2u
#define console_SCB__SS3_POSISTION 3u
#define console_SCB__STATUS CYREG_SCB0_STATUS
#define console_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define console_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define console_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define console_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define console_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define console_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define console_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define console_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define console_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* console_SCBCLK */
#define console_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define console_SCBCLK__DIV_ID 0x00000043u
#define console_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define console_SCBCLK__PA_DIV_ID 0x000000FFu

/* console_tx */
#define console_tx__0__DR CYREG_GPIO_PRT4_DR
#define console_tx__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define console_tx__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define console_tx__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define console_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define console_tx__0__HSIOM_GPIO 0u
#define console_tx__0__HSIOM_I2C 14u
#define console_tx__0__HSIOM_I2C_SDA 14u
#define console_tx__0__HSIOM_MASK 0x000000F0u
#define console_tx__0__HSIOM_SHIFT 4u
#define console_tx__0__HSIOM_SPI 15u
#define console_tx__0__HSIOM_SPI_MISO 15u
#define console_tx__0__HSIOM_UART 9u
#define console_tx__0__HSIOM_UART_TX 9u
#define console_tx__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define console_tx__0__INTR CYREG_GPIO_PRT4_INTR
#define console_tx__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define console_tx__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define console_tx__0__MASK 0x02u
#define console_tx__0__PC CYREG_GPIO_PRT4_PC
#define console_tx__0__PC2 CYREG_GPIO_PRT4_PC2
#define console_tx__0__PORT 4u
#define console_tx__0__PS CYREG_GPIO_PRT4_PS
#define console_tx__0__SHIFT 1u
#define console_tx__DR CYREG_GPIO_PRT4_DR
#define console_tx__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define console_tx__DR_INV CYREG_GPIO_PRT4_DR_INV
#define console_tx__DR_SET CYREG_GPIO_PRT4_DR_SET
#define console_tx__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define console_tx__INTR CYREG_GPIO_PRT4_INTR
#define console_tx__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define console_tx__INTSTAT CYREG_GPIO_PRT4_INTR
#define console_tx__MASK 0x02u
#define console_tx__PC CYREG_GPIO_PRT4_PC
#define console_tx__PC2 CYREG_GPIO_PRT4_PC2
#define console_tx__PORT 4u
#define console_tx__PS CYREG_GPIO_PRT4_PS
#define console_tx__SHIFT 1u

/* sectimer_TimerUDB */
#define sectimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define sectimer_TimerUDB_rstSts_stsreg__0__POS 0
#define sectimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define sectimer_TimerUDB_rstSts_stsreg__2__POS 2
#define sectimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define sectimer_TimerUDB_rstSts_stsreg__3__POS 3
#define sectimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define sectimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define sectimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define sectimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST3
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK2
#define sectimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define sectimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define sectimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define sectimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define sectimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define sectimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define sectimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define sectimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define sectimer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_UDB_W8_A02
#define sectimer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_UDB_W8_A12
#define sectimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define sectimer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_UDB_W8_D02
#define sectimer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_UDB_W8_D12
#define sectimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define sectimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define sectimer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_UDB_W8_F02
#define sectimer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_UDB_W8_F12
#define sectimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define sectimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define sectimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A3
#define sectimer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_UDB_W8_A03
#define sectimer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_UDB_W8_A13
#define sectimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D3
#define sectimer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_UDB_W8_D03
#define sectimer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_UDB_W8_D13
#define sectimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define sectimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F3
#define sectimer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_UDB_W8_F03
#define sectimer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_UDB_W8_F13

/* switches */
#define switches_sts_sts_reg__0__MASK 0x01u
#define switches_sts_sts_reg__0__POS 0
#define switches_sts_sts_reg__1__MASK 0x02u
#define switches_sts_sts_reg__1__POS 1
#define switches_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define switches_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define switches_sts_sts_reg__2__MASK 0x04u
#define switches_sts_sts_reg__2__POS 2
#define switches_sts_sts_reg__3__MASK 0x08u
#define switches_sts_sts_reg__3__POS 3
#define switches_sts_sts_reg__MASK 0x0Fu
#define switches_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK2
#define switches_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define switches_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define switches_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define switches_sts_sts_reg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST2
#define switches_sts_sts_reg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST2
#define switches_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST2

/* en5v_gpio0 */
#define en5v_gpio0__0__DR CYREG_GPIO_PRT5_DR
#define en5v_gpio0__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define en5v_gpio0__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define en5v_gpio0__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define en5v_gpio0__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define en5v_gpio0__0__HSIOM_MASK 0x0000F000u
#define en5v_gpio0__0__HSIOM_SHIFT 12u
#define en5v_gpio0__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define en5v_gpio0__0__INTR CYREG_GPIO_PRT5_INTR
#define en5v_gpio0__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define en5v_gpio0__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define en5v_gpio0__0__MASK 0x08u
#define en5v_gpio0__0__PC CYREG_GPIO_PRT5_PC
#define en5v_gpio0__0__PC2 CYREG_GPIO_PRT5_PC2
#define en5v_gpio0__0__PORT 5u
#define en5v_gpio0__0__PS CYREG_GPIO_PRT5_PS
#define en5v_gpio0__0__SHIFT 3u
#define en5v_gpio0__DR CYREG_GPIO_PRT5_DR
#define en5v_gpio0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define en5v_gpio0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define en5v_gpio0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define en5v_gpio0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define en5v_gpio0__INTR CYREG_GPIO_PRT5_INTR
#define en5v_gpio0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define en5v_gpio0__INTSTAT CYREG_GPIO_PRT5_INTR
#define en5v_gpio0__MASK 0x08u
#define en5v_gpio0__PC CYREG_GPIO_PRT5_PC
#define en5v_gpio0__PC2 CYREG_GPIO_PRT5_PC2
#define en5v_gpio0__PORT 5u
#define en5v_gpio0__PS CYREG_GPIO_PRT5_PS
#define en5v_gpio0__SHIFT 3u

/* en5v_gpio1 */
#define en5v_gpio1__0__DR CYREG_GPIO_PRT4_DR
#define en5v_gpio1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define en5v_gpio1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define en5v_gpio1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define en5v_gpio1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define en5v_gpio1__0__HSIOM_MASK 0x00F00000u
#define en5v_gpio1__0__HSIOM_SHIFT 20u
#define en5v_gpio1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define en5v_gpio1__0__INTR CYREG_GPIO_PRT4_INTR
#define en5v_gpio1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define en5v_gpio1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define en5v_gpio1__0__MASK 0x20u
#define en5v_gpio1__0__PC CYREG_GPIO_PRT4_PC
#define en5v_gpio1__0__PC2 CYREG_GPIO_PRT4_PC2
#define en5v_gpio1__0__PORT 4u
#define en5v_gpio1__0__PS CYREG_GPIO_PRT4_PS
#define en5v_gpio1__0__SHIFT 5u
#define en5v_gpio1__DR CYREG_GPIO_PRT4_DR
#define en5v_gpio1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define en5v_gpio1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define en5v_gpio1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define en5v_gpio1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define en5v_gpio1__INTR CYREG_GPIO_PRT4_INTR
#define en5v_gpio1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define en5v_gpio1__INTSTAT CYREG_GPIO_PRT4_INTR
#define en5v_gpio1__MASK 0x20u
#define en5v_gpio1__PC CYREG_GPIO_PRT4_PC
#define en5v_gpio1__PC2 CYREG_GPIO_PRT4_PC2
#define en5v_gpio1__PORT 4u
#define en5v_gpio1__PS CYREG_GPIO_PRT4_PS
#define en5v_gpio1__SHIFT 5u

/* en33v_gpio1 */
#define en33v_gpio1__0__DR CYREG_GPIO_PRT4_DR
#define en33v_gpio1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define en33v_gpio1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define en33v_gpio1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define en33v_gpio1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define en33v_gpio1__0__HSIOM_MASK 0x0F000000u
#define en33v_gpio1__0__HSIOM_SHIFT 24u
#define en33v_gpio1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define en33v_gpio1__0__INTR CYREG_GPIO_PRT4_INTR
#define en33v_gpio1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define en33v_gpio1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define en33v_gpio1__0__MASK 0x40u
#define en33v_gpio1__0__PC CYREG_GPIO_PRT4_PC
#define en33v_gpio1__0__PC2 CYREG_GPIO_PRT4_PC2
#define en33v_gpio1__0__PORT 4u
#define en33v_gpio1__0__PS CYREG_GPIO_PRT4_PS
#define en33v_gpio1__0__SHIFT 6u
#define en33v_gpio1__DR CYREG_GPIO_PRT4_DR
#define en33v_gpio1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define en33v_gpio1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define en33v_gpio1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define en33v_gpio1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define en33v_gpio1__INTR CYREG_GPIO_PRT4_INTR
#define en33v_gpio1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define en33v_gpio1__INTSTAT CYREG_GPIO_PRT4_INTR
#define en33v_gpio1__MASK 0x40u
#define en33v_gpio1__PC CYREG_GPIO_PRT4_PC
#define en33v_gpio1__PC2 CYREG_GPIO_PRT4_PC2
#define en33v_gpio1__PORT 4u
#define en33v_gpio1__PS CYREG_GPIO_PRT4_PS
#define en33v_gpio1__SHIFT 6u

/* Miscellaneous */
#define CY_PROJECT_NAME "PSOC4MIO_HAL"
#define CY_VERSION "PSoC Creator  3.3 SP2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112B11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYDEV_WDT0_DIV 65536
#define CYDEV_WDT1_DIV 33
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
