Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_behav xil_defaultlib.test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2289] exponentiation operation has overflowed [C:/Users/Jason/Documents/Vivado/Final_One/Final_One.srcs/sources_1/new/alu.vhd:32]
WARNING: [VRFC 10-1537] value 9223372036854775806 is out of target constraint range -2147483648 to 2147483647 [C:/Users/Jason/Documents/Vivado/Final_One/Final_One.srcs/sources_1/new/alu.vhd:32]
WARNING: [VRFC 10-2289] exponentiation operation has overflowed [C:/Users/Jason/Documents/Vivado/Final_One/Final_One.srcs/sources_1/new/alu.vhd:33]
WARNING: [VRFC 10-1537] value -9223372036854775807 is out of target constraint range -2147483648 to 2147483647 [C:/Users/Jason/Documents/Vivado/Final_One/Final_One.srcs/sources_1/new/alu.vhd:33]
WARNING: [VRFC 10-2289] exponentiation operation has overflowed [C:/Users/Jason/Documents/Vivado/Final_One/Final_One.srcs/sources_1/new/alu.vhd:32]
WARNING: [VRFC 10-1537] value 9223372036854775806 is out of target constraint range -2147483648 to 2147483647 [C:/Users/Jason/Documents/Vivado/Final_One/Final_One.srcs/sources_1/new/alu.vhd:32]
WARNING: [VRFC 10-2289] exponentiation operation has overflowed [C:/Users/Jason/Documents/Vivado/Final_One/Final_One.srcs/sources_1/new/alu.vhd:33]
WARNING: [VRFC 10-1537] value -9223372036854775807 is out of target constraint range -2147483648 to 2147483647 [C:/Users/Jason/Documents/Vivado/Final_One/Final_One.srcs/sources_1/new/alu.vhd:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
