
test2BLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013748  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000914  080138d8  080138d8  000148d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080141ec  080141ec  000162c4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080141ec  080141ec  000151ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080141f4  080141f4  000162c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080141f4  080141f4  000151f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080141f8  080141f8  000151f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c4  20000000  080141fc  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002828  200002c4  080144c0  000162c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002aec  080144c0  00016aec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000162c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000345a4  00000000  00000000  000162f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000073a0  00000000  00000000  0004a898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002dd8  00000000  00000000  00051c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002387  00000000  00000000  00054a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033026  00000000  00000000  00056d97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000394c2  00000000  00000000  00089dbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011c0de  00000000  00000000  000c327f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001df35d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d83c  00000000  00000000  001df3a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001ecbdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c4 	.word	0x200002c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080138c0 	.word	0x080138c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c8 	.word	0x200002c8
 80001cc:	080138c0 	.word	0x080138c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8001020:	b5b0      	push	{r4, r5, r7, lr}
 8001022:	b08a      	sub	sp, #40	@ 0x28
 8001024:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  const char *name = "BlueNRG";
 8001026:	4b71      	ldr	r3, [pc, #452]	@ (80011ec <MX_BlueNRG_MS_Init+0x1cc>)
 8001028:	613b      	str	r3, [r7, #16]
  uint8_t  bdaddr_len_out;
  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;

  User_Init();
 800102a:	f000 f90d 	bl	8001248 <User_Init>

  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 800102e:	2000      	movs	r0, #0
 8001030:	f002 fdae 	bl	8003b90 <BSP_PB_GetState>
 8001034:	4603      	mov	r3, r0
 8001036:	b2da      	uxtb	r2, r3
 8001038:	4b6d      	ldr	r3, [pc, #436]	@ (80011f0 <MX_BlueNRG_MS_Init+0x1d0>)
 800103a:	701a      	strb	r2, [r3, #0]

  hci_init(user_notify, NULL);
 800103c:	2100      	movs	r1, #0
 800103e:	486d      	ldr	r0, [pc, #436]	@ (80011f4 <MX_BlueNRG_MS_Init+0x1d4>)
 8001040:	f00a f806 	bl	800b050 <hci_init>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8001044:	1dba      	adds	r2, r7, #6
 8001046:	f107 0308 	add.w	r3, r7, #8
 800104a:	4611      	mov	r1, r2
 800104c:	4618      	mov	r0, r3
 800104e:	f009 fe73 	bl	800ad38 <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 8001052:	f009 feb3 	bl	800adbc <hci_reset>
  HAL_Delay(100);
 8001056:	2064      	movs	r0, #100	@ 0x64
 8001058:	f003 fdb0 	bl	8004bbc <HAL_Delay>

  PRINTF("HWver %d\nFWver %d\n", hwVersion, fwVersion);
 800105c:	7a3b      	ldrb	r3, [r7, #8]
 800105e:	4619      	mov	r1, r3
 8001060:	88fb      	ldrh	r3, [r7, #6]
 8001062:	461a      	mov	r2, r3
 8001064:	4864      	ldr	r0, [pc, #400]	@ (80011f8 <MX_BlueNRG_MS_Init+0x1d8>)
 8001066:	f00e fddb 	bl	800fc20 <iprintf>
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 800106a:	7a3b      	ldrb	r3, [r7, #8]
 800106c:	2b30      	cmp	r3, #48	@ 0x30
 800106e:	d902      	bls.n	8001076 <MX_BlueNRG_MS_Init+0x56>
    bnrg_expansion_board = IDB05A1;
 8001070:	4b62      	ldr	r3, [pc, #392]	@ (80011fc <MX_BlueNRG_MS_Init+0x1dc>)
 8001072:	2201      	movs	r2, #1
 8001074:	701a      	strb	r2, [r3, #0]
  }

  ret = aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, BDADDR_SIZE, &bdaddr_len_out, bdaddr);
 8001076:	f107 0209 	add.w	r2, r7, #9
 800107a:	4b61      	ldr	r3, [pc, #388]	@ (8001200 <MX_BlueNRG_MS_Init+0x1e0>)
 800107c:	2106      	movs	r1, #6
 800107e:	2080      	movs	r0, #128	@ 0x80
 8001080:	f009 fdd4 	bl	800ac2c <aci_hal_read_config_data>
 8001084:	4603      	mov	r3, r0
 8001086:	617b      	str	r3, [r7, #20]

  if (ret) {
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d002      	beq.n	8001094 <MX_BlueNRG_MS_Init+0x74>
    PRINTF("Read Static Random address failed.\n");
 800108e:	485d      	ldr	r0, [pc, #372]	@ (8001204 <MX_BlueNRG_MS_Init+0x1e4>)
 8001090:	f00e fe2e 	bl	800fcf0 <puts>
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8001094:	4b5a      	ldr	r3, [pc, #360]	@ (8001200 <MX_BlueNRG_MS_Init+0x1e0>)
 8001096:	795b      	ldrb	r3, [r3, #5]
 8001098:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800109c:	2bc0      	cmp	r3, #192	@ 0xc0
 800109e:	d004      	beq.n	80010aa <MX_BlueNRG_MS_Init+0x8a>
    PRINTF("Static Random address not well formed.\n");
 80010a0:	4859      	ldr	r0, [pc, #356]	@ (8001208 <MX_BlueNRG_MS_Init+0x1e8>)
 80010a2:	f00e fe25 	bl	800fcf0 <puts>
    while(1);
 80010a6:	bf00      	nop
 80010a8:	e7fd      	b.n	80010a6 <MX_BlueNRG_MS_Init+0x86>
  }

  /* GATT Init */
  ret = aci_gatt_init();
 80010aa:	f009 fb8b 	bl	800a7c4 <aci_gatt_init>
 80010ae:	4603      	mov	r3, r0
 80010b0:	617b      	str	r3, [r7, #20]
  if(ret){
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d002      	beq.n	80010be <MX_BlueNRG_MS_Init+0x9e>
    PRINTF("GATT_Init failed.\n");
 80010b8:	4854      	ldr	r0, [pc, #336]	@ (800120c <MX_BlueNRG_MS_Init+0x1ec>)
 80010ba:	f00e fe19 	bl	800fcf0 <puts>
  }

  /* GAP Init */
  if (bnrg_expansion_board == IDB05A1) {
 80010be:	4b4f      	ldr	r3, [pc, #316]	@ (80011fc <MX_BlueNRG_MS_Init+0x1dc>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d110      	bne.n	80010e8 <MX_BlueNRG_MS_Init+0xc8>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 80010c6:	f107 020e 	add.w	r2, r7, #14
 80010ca:	f107 030a 	add.w	r3, r7, #10
 80010ce:	9301      	str	r3, [sp, #4]
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	4613      	mov	r3, r2
 80010d8:	2207      	movs	r2, #7
 80010da:	2100      	movs	r1, #0
 80010dc:	2001      	movs	r0, #1
 80010de:	f009 f945 	bl	800a36c <aci_gap_init_IDB05A1>
 80010e2:	4603      	mov	r3, r0
 80010e4:	617b      	str	r3, [r7, #20]
 80010e6:	e00a      	b.n	80010fe <MX_BlueNRG_MS_Init+0xde>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 80010e8:	f107 030a 	add.w	r3, r7, #10
 80010ec:	f107 020c 	add.w	r2, r7, #12
 80010f0:	f107 010e 	add.w	r1, r7, #14
 80010f4:	2001      	movs	r0, #1
 80010f6:	f009 f989 	bl	800a40c <aci_gap_init_IDB04A1>
 80010fa:	4603      	mov	r3, r0
 80010fc:	617b      	str	r3, [r7, #20]
  }
  if (ret != BLE_STATUS_SUCCESS) {
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d002      	beq.n	800110a <MX_BlueNRG_MS_Init+0xea>
    PRINTF("GAP_Init failed.\n");
 8001104:	4842      	ldr	r0, [pc, #264]	@ (8001210 <MX_BlueNRG_MS_Init+0x1f0>)
 8001106:	f00e fdf3 	bl	800fcf0 <puts>
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 800110a:	89fc      	ldrh	r4, [r7, #14]
 800110c:	89bd      	ldrh	r5, [r7, #12]
                                   strlen(name), (uint8_t *)name);
 800110e:	6938      	ldr	r0, [r7, #16]
 8001110:	f7ff f8ae 	bl	8000270 <strlen>
 8001114:	4603      	mov	r3, r0
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001116:	b2da      	uxtb	r2, r3
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	4613      	mov	r3, r2
 800111e:	2200      	movs	r2, #0
 8001120:	4629      	mov	r1, r5
 8001122:	4620      	mov	r0, r4
 8001124:	f009 fcc5 	bl	800aab2 <aci_gatt_update_char_value>
 8001128:	4603      	mov	r3, r0
 800112a:	617b      	str	r3, [r7, #20]
  if (ret) {
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d004      	beq.n	800113c <MX_BlueNRG_MS_Init+0x11c>
    PRINTF("aci_gatt_update_char_value failed.\n");
 8001132:	4838      	ldr	r0, [pc, #224]	@ (8001214 <MX_BlueNRG_MS_Init+0x1f4>)
 8001134:	f00e fddc 	bl	800fcf0 <puts>
    while(1);
 8001138:	bf00      	nop
 800113a:	e7fd      	b.n	8001138 <MX_BlueNRG_MS_Init+0x118>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 800113c:	2301      	movs	r3, #1
 800113e:	9303      	str	r3, [sp, #12]
 8001140:	4b35      	ldr	r3, [pc, #212]	@ (8001218 <MX_BlueNRG_MS_Init+0x1f8>)
 8001142:	9302      	str	r3, [sp, #8]
 8001144:	2300      	movs	r3, #0
 8001146:	9301      	str	r3, [sp, #4]
 8001148:	2310      	movs	r3, #16
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2307      	movs	r3, #7
 800114e:	2200      	movs	r2, #0
 8001150:	2100      	movs	r1, #0
 8001152:	2001      	movs	r0, #1
 8001154:	f009 fa8e 	bl	800a674 <aci_gap_set_auth_requirement>
 8001158:	4603      	mov	r3, r0
 800115a:	617b      	str	r3, [r7, #20]
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret) {
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d004      	beq.n	800116c <MX_BlueNRG_MS_Init+0x14c>
    PRINTF("aci_gap_set_authentication_requirement failed.\n");
 8001162:	482e      	ldr	r0, [pc, #184]	@ (800121c <MX_BlueNRG_MS_Init+0x1fc>)
 8001164:	f00e fdc4 	bl	800fcf0 <puts>
    while(1);
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <MX_BlueNRG_MS_Init+0x148>
  }

  PRINTF("BLE Stack Initialized\n");
 800116c:	482c      	ldr	r0, [pc, #176]	@ (8001220 <MX_BlueNRG_MS_Init+0x200>)
 800116e:	f00e fdbf 	bl	800fcf0 <puts>

  ret = Add_HWServW2ST_Service();
 8001172:	f000 fa5d 	bl	8001630 <Add_HWServW2ST_Service>
 8001176:	4603      	mov	r3, r0
 8001178:	617b      	str	r3, [r7, #20]
  if(ret == BLE_STATUS_SUCCESS) {
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d10a      	bne.n	8001196 <MX_BlueNRG_MS_Init+0x176>
    PRINTF("BlueMS HW service added successfully.\n");
 8001180:	4828      	ldr	r0, [pc, #160]	@ (8001224 <MX_BlueNRG_MS_Init+0x204>)
 8001182:	f00e fdb5 	bl	800fcf0 <puts>
  } else {
    PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
    while(1);
  }

  ret = Add_SWServW2ST_Service();
 8001186:	f000 fb25 	bl	80017d4 <Add_SWServW2ST_Service>
 800118a:	4603      	mov	r3, r0
 800118c:	617b      	str	r3, [r7, #20]
  if(ret == BLE_STATUS_SUCCESS) {
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d117      	bne.n	80011c4 <MX_BlueNRG_MS_Init+0x1a4>
 8001194:	e005      	b.n	80011a2 <MX_BlueNRG_MS_Init+0x182>
    PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
 8001196:	6979      	ldr	r1, [r7, #20]
 8001198:	4823      	ldr	r0, [pc, #140]	@ (8001228 <MX_BlueNRG_MS_Init+0x208>)
 800119a:	f00e fd41 	bl	800fc20 <iprintf>
    while(1);
 800119e:	bf00      	nop
 80011a0:	e7fd      	b.n	800119e <MX_BlueNRG_MS_Init+0x17e>
     PRINTF("BlueMS SW service added successfully.\n");
 80011a2:	4822      	ldr	r0, [pc, #136]	@ (800122c <MX_BlueNRG_MS_Init+0x20c>)
 80011a4:	f00e fda4 	bl	800fcf0 <puts>
     PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
     while(1);
  }

  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 80011a8:	2104      	movs	r1, #4
 80011aa:	2001      	movs	r0, #1
 80011ac:	f009 fd93 	bl	800acd6 <aci_hal_set_tx_power_level>
 80011b0:	4603      	mov	r3, r0
 80011b2:	617b      	str	r3, [r7, #20]

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */
  ret = Add_Custom_Service();
 80011b4:	f000 f8ce 	bl	8001354 <Add_Custom_Service>
 80011b8:	4603      	mov	r3, r0
 80011ba:	617b      	str	r3, [r7, #20]
  if (ret == BLE_STATUS_SUCCESS) {
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d10a      	bne.n	80011d8 <MX_BlueNRG_MS_Init+0x1b8>
 80011c2:	e005      	b.n	80011d0 <MX_BlueNRG_MS_Init+0x1b0>
     PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
 80011c4:	6979      	ldr	r1, [r7, #20]
 80011c6:	4818      	ldr	r0, [pc, #96]	@ (8001228 <MX_BlueNRG_MS_Init+0x208>)
 80011c8:	f00e fd2a 	bl	800fc20 <iprintf>
     while(1);
 80011cc:	bf00      	nop
 80011ce:	e7fd      	b.n	80011cc <MX_BlueNRG_MS_Init+0x1ac>
      PRINTF("Custom service added successfully.\n");
 80011d0:	4817      	ldr	r0, [pc, #92]	@ (8001230 <MX_BlueNRG_MS_Init+0x210>)
 80011d2:	f00e fd8d 	bl	800fcf0 <puts>
      PRINTF("Error adding custom service: 0x%02X\n", ret);
      while(1);
  }

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 80011d6:	e005      	b.n	80011e4 <MX_BlueNRG_MS_Init+0x1c4>
      PRINTF("Error adding custom service: 0x%02X\n", ret);
 80011d8:	6979      	ldr	r1, [r7, #20]
 80011da:	4816      	ldr	r0, [pc, #88]	@ (8001234 <MX_BlueNRG_MS_Init+0x214>)
 80011dc:	f00e fd20 	bl	800fc20 <iprintf>
      while(1);
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <MX_BlueNRG_MS_Init+0x1c0>
}
 80011e4:	3718      	adds	r7, #24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bdb0      	pop	{r4, r5, r7, pc}
 80011ea:	bf00      	nop
 80011ec:	080138d8 	.word	0x080138d8
 80011f0:	20000000 	.word	0x20000000
 80011f4:	08001d71 	.word	0x08001d71
 80011f8:	080138e0 	.word	0x080138e0
 80011fc:	200002e0 	.word	0x200002e0
 8001200:	200002e4 	.word	0x200002e4
 8001204:	080138f4 	.word	0x080138f4
 8001208:	08013918 	.word	0x08013918
 800120c:	08013940 	.word	0x08013940
 8001210:	08013954 	.word	0x08013954
 8001214:	08013968 	.word	0x08013968
 8001218:	0001e240 	.word	0x0001e240
 800121c:	0801398c 	.word	0x0801398c
 8001220:	080139bc 	.word	0x080139bc
 8001224:	080139d4 	.word	0x080139d4
 8001228:	080139fc 	.word	0x080139fc
 800122c:	08013a2c 	.word	0x08013a2c
 8001230:	08013a54 	.word	0x08013a54
 8001234:	08013a78 	.word	0x08013a78

08001238 <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

  /* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process();
 800123c:	f000 f812 	bl	8001264 <User_Process>
  hci_user_evt_proc();
 8001240:	f00a f880 	bl	800b344 <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 8001244:	bf00      	nop
 8001246:	bd80      	pop	{r7, pc}

08001248 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 800124c:	2101      	movs	r1, #1
 800124e:	2000      	movs	r0, #0
 8001250:	f002 fc4a 	bl	8003ae8 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8001254:	2000      	movs	r0, #0
 8001256:	f002 fbdf 	bl	8003a18 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 800125a:	2000      	movs	r0, #0
 800125c:	f002 fcf6 	bl	8003c4c <BSP_COM_Init>
}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}

08001264 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
  float data_t;
  float data_p;
  static uint32_t counter = 0;

  if (set_connectable)
 800126a:	4b2c      	ldr	r3, [pc, #176]	@ (800131c <User_Process+0xb8>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	b2db      	uxtb	r3, r3
 8001270:	2b00      	cmp	r3, #0
 8001272:	d004      	beq.n	800127e <User_Process+0x1a>
  {
    Set_DeviceConnectable();
 8001274:	f000 fcf0 	bl	8001c58 <Set_DeviceConnectable>
    set_connectable = FALSE;
 8001278:	4b28      	ldr	r3, [pc, #160]	@ (800131c <User_Process+0xb8>)
 800127a:	2200      	movs	r2, #0
 800127c:	701a      	strb	r2, [r3, #0]
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);

    /* Debouncing */
    HAL_Delay(50);
#endif
    BSP_LED_Toggle(LED2);
 800127e:	2000      	movs	r0, #0
 8001280:	f002 fbdc 	bl	8003a3c <BSP_LED_Toggle>

    if (connected)
 8001284:	4b26      	ldr	r3, [pc, #152]	@ (8001320 <User_Process+0xbc>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d042      	beq.n	8001312 <User_Process+0xae>
    {
      /* Set a random seed */
    	if (door_state_global != last_state)
 800128c:	4b25      	ldr	r3, [pc, #148]	@ (8001324 <User_Process+0xc0>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	b2da      	uxtb	r2, r3
 8001292:	4b25      	ldr	r3, [pc, #148]	@ (8001328 <User_Process+0xc4>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	429a      	cmp	r2, r3
 8001298:	d011      	beq.n	80012be <User_Process+0x5a>
    	          	    {
    	          	        last_state = door_state_global;
 800129a:	4b22      	ldr	r3, [pc, #136]	@ (8001324 <User_Process+0xc0>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	b2da      	uxtb	r2, r3
 80012a0:	4b21      	ldr	r3, [pc, #132]	@ (8001328 <User_Process+0xc4>)
 80012a2:	701a      	strb	r2, [r3, #0]

    	          	        float notify_value = (float)door_state_global;
 80012a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001324 <User_Process+0xc0>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	ee07 3a90 	vmov	s15, r3
 80012ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012b2:	edc7 7a03 	vstr	s15, [r7, #12]

    	          	        //  characteristic
    	          	        Update_Char1(notify_value);
 80012b6:	ed97 0a03 	vldr	s0, [r7, #12]
 80012ba:	f000 f971 	bl	80015a0 <Update_Char1>

    	          	    }
    	              if(event_knock_detected){
 80012be:	4b1b      	ldr	r3, [pc, #108]	@ (800132c <User_Process+0xc8>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d00d      	beq.n	80012e4 <User_Process+0x80>
    	              	float notify_value2 = 0x01;
 80012c8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80012cc:	60bb      	str	r3, [r7, #8]
    	              Update_Char2(notify_value2);
 80012ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80012d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012d6:	ee17 0a90 	vmov	r0, s15
 80012da:	f000 f979 	bl	80015d0 <Update_Char2>
    	              event_knock_detected = 0;
 80012de:	4b13      	ldr	r3, [pc, #76]	@ (800132c <User_Process+0xc8>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	701a      	strb	r2, [r3, #0]

    	              }
    	              if(event_handle_twist){
 80012e4:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <User_Process+0xcc>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d00d      	beq.n	800130a <User_Process+0xa6>
    	                      	float notify_value3 = 0x01;
 80012ee:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80012f2:	607b      	str	r3, [r7, #4]
    	                      Update_Char3(notify_value3);
 80012f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012fc:	ee17 0a90 	vmov	r0, s15
 8001300:	f000 f97e 	bl	8001600 <Update_Char3>
    	                      event_handle_twist = 0;
 8001304:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <User_Process+0xcc>)
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]

    	                      }
#if !USE_BUTTON
      HAL_Delay(1000); /* wait 1 sec before sending new data */
 800130a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800130e:	f003 fc55 	bl	8004bbc <HAL_Delay>
#if USE_BUTTON
    /* Reset the User Button flag */
    user_button_pressed = 0;
  }
#endif
}
 8001312:	bf00      	nop
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000002 	.word	0x20000002
 8001320:	20000324 	.word	0x20000324
 8001324:	20000ae0 	.word	0x20000ae0
 8001328:	20000001 	.word	0x20000001
 800132c:	20000ae1 	.word	0x20000ae1
 8001330:	20000ae2 	.word	0x20000ae2

08001334 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 800133e:	4b04      	ldr	r3, [pc, #16]	@ (8001350 <BSP_PB_Callback+0x1c>)
 8001340:	2201      	movs	r2, #1
 8001342:	701a      	strb	r2, [r3, #0]
}
 8001344:	bf00      	nop
 8001346:	370c      	adds	r7, #12
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	200002ea 	.word	0x200002ea

08001354 <Add_Custom_Service>:

extern uint16_t connection_handle;
extern uint32_t start_time;

tBleStatus Add_Custom_Service(void)
{
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b08d      	sub	sp, #52	@ 0x34
 8001358:	af06      	add	r7, sp, #24
    tBleStatus ret;
    uint8_t uuid[16];

    // ========= 1. Add Service =========
    COPY_CUSTOM_SERVICE_UUID(uuid);
 800135a:	2301      	movs	r3, #1
 800135c:	713b      	strb	r3, [r7, #4]
 800135e:	2300      	movs	r3, #0
 8001360:	717b      	strb	r3, [r7, #5]
 8001362:	2300      	movs	r3, #0
 8001364:	71bb      	strb	r3, [r7, #6]
 8001366:	2300      	movs	r3, #0
 8001368:	71fb      	strb	r3, [r7, #7]
 800136a:	2366      	movs	r3, #102	@ 0x66
 800136c:	723b      	strb	r3, [r7, #8]
 800136e:	2355      	movs	r3, #85	@ 0x55
 8001370:	727b      	strb	r3, [r7, #9]
 8001372:	2344      	movs	r3, #68	@ 0x44
 8001374:	72bb      	strb	r3, [r7, #10]
 8001376:	2333      	movs	r3, #51	@ 0x33
 8001378:	72fb      	strb	r3, [r7, #11]
 800137a:	2322      	movs	r3, #34	@ 0x22
 800137c:	733b      	strb	r3, [r7, #12]
 800137e:	2311      	movs	r3, #17
 8001380:	737b      	strb	r3, [r7, #13]
 8001382:	23ff      	movs	r3, #255	@ 0xff
 8001384:	73bb      	strb	r3, [r7, #14]
 8001386:	23ee      	movs	r3, #238	@ 0xee
 8001388:	73fb      	strb	r3, [r7, #15]
 800138a:	23dd      	movs	r3, #221	@ 0xdd
 800138c:	743b      	strb	r3, [r7, #16]
 800138e:	23cc      	movs	r3, #204	@ 0xcc
 8001390:	747b      	strb	r3, [r7, #17]
 8001392:	23bb      	movs	r3, #187	@ 0xbb
 8001394:	74bb      	strb	r3, [r7, #18]
 8001396:	23aa      	movs	r3, #170	@ 0xaa
 8001398:	74fb      	strb	r3, [r7, #19]
    BLUENRG_memcpy(service_uuid.Service_UUID_128, uuid, 16);
 800139a:	4b77      	ldr	r3, [pc, #476]	@ (8001578 <Add_Custom_Service+0x224>)
 800139c:	461c      	mov	r4, r3
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    ret = aci_gatt_add_serv(UUID_TYPE_128,
 80013a6:	4b75      	ldr	r3, [pc, #468]	@ (800157c <Add_Custom_Service+0x228>)
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	230a      	movs	r3, #10
 80013ac:	2201      	movs	r2, #1
 80013ae:	4972      	ldr	r1, [pc, #456]	@ (8001578 <Add_Custom_Service+0x224>)
 80013b0:	2002      	movs	r0, #2
 80013b2:	f009 fa2a 	bl	800a80a <aci_gatt_add_serv>
 80013b6:	4603      	mov	r3, r0
 80013b8:	75fb      	strb	r3, [r7, #23]
                            service_uuid.Service_UUID_128,
                            PRIMARY_SERVICE,
                            1 + 3*3,      // service + 3 characteristics(each 3 attrs)
                            &CustomServiceHandle);
    PRINTF("Add Service ret=0x%02X\r\n", ret);
 80013ba:	7dfb      	ldrb	r3, [r7, #23]
 80013bc:	4619      	mov	r1, r3
 80013be:	4870      	ldr	r0, [pc, #448]	@ (8001580 <Add_Custom_Service+0x22c>)
 80013c0:	f00e fc2e 	bl	800fc20 <iprintf>
    if (ret != BLE_STATUS_SUCCESS) return ret;
 80013c4:	7dfb      	ldrb	r3, [r7, #23]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <Add_Custom_Service+0x7a>
 80013ca:	7dfb      	ldrb	r3, [r7, #23]
 80013cc:	e0cf      	b.n	800156e <Add_Custom_Service+0x21a>

    // ========= 2. Char1 =========
    COPY_CHAR1_UUID(uuid);
 80013ce:	2302      	movs	r3, #2
 80013d0:	713b      	strb	r3, [r7, #4]
 80013d2:	2300      	movs	r3, #0
 80013d4:	717b      	strb	r3, [r7, #5]
 80013d6:	2300      	movs	r3, #0
 80013d8:	71bb      	strb	r3, [r7, #6]
 80013da:	2300      	movs	r3, #0
 80013dc:	71fb      	strb	r3, [r7, #7]
 80013de:	2366      	movs	r3, #102	@ 0x66
 80013e0:	723b      	strb	r3, [r7, #8]
 80013e2:	2355      	movs	r3, #85	@ 0x55
 80013e4:	727b      	strb	r3, [r7, #9]
 80013e6:	2344      	movs	r3, #68	@ 0x44
 80013e8:	72bb      	strb	r3, [r7, #10]
 80013ea:	2333      	movs	r3, #51	@ 0x33
 80013ec:	72fb      	strb	r3, [r7, #11]
 80013ee:	2322      	movs	r3, #34	@ 0x22
 80013f0:	733b      	strb	r3, [r7, #12]
 80013f2:	2311      	movs	r3, #17
 80013f4:	737b      	strb	r3, [r7, #13]
 80013f6:	23ff      	movs	r3, #255	@ 0xff
 80013f8:	73bb      	strb	r3, [r7, #14]
 80013fa:	23ee      	movs	r3, #238	@ 0xee
 80013fc:	73fb      	strb	r3, [r7, #15]
 80013fe:	23dd      	movs	r3, #221	@ 0xdd
 8001400:	743b      	strb	r3, [r7, #16]
 8001402:	23cc      	movs	r3, #204	@ 0xcc
 8001404:	747b      	strb	r3, [r7, #17]
 8001406:	23bb      	movs	r3, #187	@ 0xbb
 8001408:	74bb      	strb	r3, [r7, #18]
 800140a:	23aa      	movs	r3, #170	@ 0xaa
 800140c:	74fb      	strb	r3, [r7, #19]
    BLUENRG_memcpy(char_uuid.Char_UUID_128, uuid, 16);
 800140e:	4b5d      	ldr	r3, [pc, #372]	@ (8001584 <Add_Custom_Service+0x230>)
 8001410:	461c      	mov	r4, r3
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001416:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    ret = aci_gatt_add_char(CustomServiceHandle, UUID_TYPE_128,
 800141a:	4b58      	ldr	r3, [pc, #352]	@ (800157c <Add_Custom_Service+0x228>)
 800141c:	8818      	ldrh	r0, [r3, #0]
 800141e:	4b5a      	ldr	r3, [pc, #360]	@ (8001588 <Add_Custom_Service+0x234>)
 8001420:	9305      	str	r3, [sp, #20]
 8001422:	2300      	movs	r3, #0
 8001424:	9304      	str	r3, [sp, #16]
 8001426:	2310      	movs	r3, #16
 8001428:	9303      	str	r3, [sp, #12]
 800142a:	2304      	movs	r3, #4
 800142c:	9302      	str	r3, [sp, #8]
 800142e:	2300      	movs	r3, #0
 8001430:	9301      	str	r3, [sp, #4]
 8001432:	2310      	movs	r3, #16
 8001434:	9300      	str	r3, [sp, #0]
 8001436:	2304      	movs	r3, #4
 8001438:	4a52      	ldr	r2, [pc, #328]	@ (8001584 <Add_Custom_Service+0x230>)
 800143a:	2102      	movs	r1, #2
 800143c:	f009 fa6e 	bl	800a91c <aci_gatt_add_char>
 8001440:	4603      	mov	r3, r0
 8001442:	75fb      	strb	r3, [r7, #23]
                            ATTR_PERMISSION_NONE,
                            GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                            16,
                            0,
                            &Char1Handle);
    PRINTF("Add Char1 ret=0x%02X\r\n", ret);
 8001444:	7dfb      	ldrb	r3, [r7, #23]
 8001446:	4619      	mov	r1, r3
 8001448:	4850      	ldr	r0, [pc, #320]	@ (800158c <Add_Custom_Service+0x238>)
 800144a:	f00e fbe9 	bl	800fc20 <iprintf>
    if (ret != BLE_STATUS_SUCCESS) return ret;
 800144e:	7dfb      	ldrb	r3, [r7, #23]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <Add_Custom_Service+0x104>
 8001454:	7dfb      	ldrb	r3, [r7, #23]
 8001456:	e08a      	b.n	800156e <Add_Custom_Service+0x21a>

    // ========= 3. Char2 =========
    COPY_CHAR2_UUID(uuid);
 8001458:	2303      	movs	r3, #3
 800145a:	713b      	strb	r3, [r7, #4]
 800145c:	2300      	movs	r3, #0
 800145e:	717b      	strb	r3, [r7, #5]
 8001460:	2300      	movs	r3, #0
 8001462:	71bb      	strb	r3, [r7, #6]
 8001464:	2300      	movs	r3, #0
 8001466:	71fb      	strb	r3, [r7, #7]
 8001468:	2366      	movs	r3, #102	@ 0x66
 800146a:	723b      	strb	r3, [r7, #8]
 800146c:	2355      	movs	r3, #85	@ 0x55
 800146e:	727b      	strb	r3, [r7, #9]
 8001470:	2344      	movs	r3, #68	@ 0x44
 8001472:	72bb      	strb	r3, [r7, #10]
 8001474:	2333      	movs	r3, #51	@ 0x33
 8001476:	72fb      	strb	r3, [r7, #11]
 8001478:	2322      	movs	r3, #34	@ 0x22
 800147a:	733b      	strb	r3, [r7, #12]
 800147c:	2311      	movs	r3, #17
 800147e:	737b      	strb	r3, [r7, #13]
 8001480:	23ff      	movs	r3, #255	@ 0xff
 8001482:	73bb      	strb	r3, [r7, #14]
 8001484:	23ee      	movs	r3, #238	@ 0xee
 8001486:	73fb      	strb	r3, [r7, #15]
 8001488:	23dd      	movs	r3, #221	@ 0xdd
 800148a:	743b      	strb	r3, [r7, #16]
 800148c:	23cc      	movs	r3, #204	@ 0xcc
 800148e:	747b      	strb	r3, [r7, #17]
 8001490:	23bb      	movs	r3, #187	@ 0xbb
 8001492:	74bb      	strb	r3, [r7, #18]
 8001494:	23aa      	movs	r3, #170	@ 0xaa
 8001496:	74fb      	strb	r3, [r7, #19]
    BLUENRG_memcpy(char_uuid.Char_UUID_128, uuid, 16);
 8001498:	4b3a      	ldr	r3, [pc, #232]	@ (8001584 <Add_Custom_Service+0x230>)
 800149a:	461c      	mov	r4, r3
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    ret = aci_gatt_add_char(CustomServiceHandle, UUID_TYPE_128,
 80014a4:	4b35      	ldr	r3, [pc, #212]	@ (800157c <Add_Custom_Service+0x228>)
 80014a6:	8818      	ldrh	r0, [r3, #0]
 80014a8:	4b39      	ldr	r3, [pc, #228]	@ (8001590 <Add_Custom_Service+0x23c>)
 80014aa:	9305      	str	r3, [sp, #20]
 80014ac:	2300      	movs	r3, #0
 80014ae:	9304      	str	r3, [sp, #16]
 80014b0:	2310      	movs	r3, #16
 80014b2:	9303      	str	r3, [sp, #12]
 80014b4:	2304      	movs	r3, #4
 80014b6:	9302      	str	r3, [sp, #8]
 80014b8:	2300      	movs	r3, #0
 80014ba:	9301      	str	r3, [sp, #4]
 80014bc:	2310      	movs	r3, #16
 80014be:	9300      	str	r3, [sp, #0]
 80014c0:	2304      	movs	r3, #4
 80014c2:	4a30      	ldr	r2, [pc, #192]	@ (8001584 <Add_Custom_Service+0x230>)
 80014c4:	2102      	movs	r1, #2
 80014c6:	f009 fa29 	bl	800a91c <aci_gatt_add_char>
 80014ca:	4603      	mov	r3, r0
 80014cc:	75fb      	strb	r3, [r7, #23]
                            CHAR_PROP_NOTIFY,
                            ATTR_PERMISSION_NONE,
                            GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                            16, 0,
                            &Char2Handle);
    PRINTF("Add Char2 ret=0x%02X\r\n", ret);
 80014ce:	7dfb      	ldrb	r3, [r7, #23]
 80014d0:	4619      	mov	r1, r3
 80014d2:	4830      	ldr	r0, [pc, #192]	@ (8001594 <Add_Custom_Service+0x240>)
 80014d4:	f00e fba4 	bl	800fc20 <iprintf>
    if (ret != BLE_STATUS_SUCCESS) return ret;
 80014d8:	7dfb      	ldrb	r3, [r7, #23]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <Add_Custom_Service+0x18e>
 80014de:	7dfb      	ldrb	r3, [r7, #23]
 80014e0:	e045      	b.n	800156e <Add_Custom_Service+0x21a>

    // ========= 4. Char3 =========
    COPY_CHAR3_UUID(uuid);
 80014e2:	2304      	movs	r3, #4
 80014e4:	713b      	strb	r3, [r7, #4]
 80014e6:	2300      	movs	r3, #0
 80014e8:	717b      	strb	r3, [r7, #5]
 80014ea:	2300      	movs	r3, #0
 80014ec:	71bb      	strb	r3, [r7, #6]
 80014ee:	2300      	movs	r3, #0
 80014f0:	71fb      	strb	r3, [r7, #7]
 80014f2:	2366      	movs	r3, #102	@ 0x66
 80014f4:	723b      	strb	r3, [r7, #8]
 80014f6:	2355      	movs	r3, #85	@ 0x55
 80014f8:	727b      	strb	r3, [r7, #9]
 80014fa:	2344      	movs	r3, #68	@ 0x44
 80014fc:	72bb      	strb	r3, [r7, #10]
 80014fe:	2333      	movs	r3, #51	@ 0x33
 8001500:	72fb      	strb	r3, [r7, #11]
 8001502:	2322      	movs	r3, #34	@ 0x22
 8001504:	733b      	strb	r3, [r7, #12]
 8001506:	2311      	movs	r3, #17
 8001508:	737b      	strb	r3, [r7, #13]
 800150a:	23ff      	movs	r3, #255	@ 0xff
 800150c:	73bb      	strb	r3, [r7, #14]
 800150e:	23ee      	movs	r3, #238	@ 0xee
 8001510:	73fb      	strb	r3, [r7, #15]
 8001512:	23dd      	movs	r3, #221	@ 0xdd
 8001514:	743b      	strb	r3, [r7, #16]
 8001516:	23cc      	movs	r3, #204	@ 0xcc
 8001518:	747b      	strb	r3, [r7, #17]
 800151a:	23bb      	movs	r3, #187	@ 0xbb
 800151c:	74bb      	strb	r3, [r7, #18]
 800151e:	23aa      	movs	r3, #170	@ 0xaa
 8001520:	74fb      	strb	r3, [r7, #19]
    BLUENRG_memcpy(char_uuid.Char_UUID_128, uuid, 16);
 8001522:	4b18      	ldr	r3, [pc, #96]	@ (8001584 <Add_Custom_Service+0x230>)
 8001524:	461c      	mov	r4, r3
 8001526:	1d3b      	adds	r3, r7, #4
 8001528:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800152a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    ret = aci_gatt_add_char(CustomServiceHandle, UUID_TYPE_128,
 800152e:	4b13      	ldr	r3, [pc, #76]	@ (800157c <Add_Custom_Service+0x228>)
 8001530:	8818      	ldrh	r0, [r3, #0]
 8001532:	4b19      	ldr	r3, [pc, #100]	@ (8001598 <Add_Custom_Service+0x244>)
 8001534:	9305      	str	r3, [sp, #20]
 8001536:	2300      	movs	r3, #0
 8001538:	9304      	str	r3, [sp, #16]
 800153a:	2310      	movs	r3, #16
 800153c:	9303      	str	r3, [sp, #12]
 800153e:	2304      	movs	r3, #4
 8001540:	9302      	str	r3, [sp, #8]
 8001542:	2300      	movs	r3, #0
 8001544:	9301      	str	r3, [sp, #4]
 8001546:	2310      	movs	r3, #16
 8001548:	9300      	str	r3, [sp, #0]
 800154a:	2304      	movs	r3, #4
 800154c:	4a0d      	ldr	r2, [pc, #52]	@ (8001584 <Add_Custom_Service+0x230>)
 800154e:	2102      	movs	r1, #2
 8001550:	f009 f9e4 	bl	800a91c <aci_gatt_add_char>
 8001554:	4603      	mov	r3, r0
 8001556:	75fb      	strb	r3, [r7, #23]
                            CHAR_PROP_NOTIFY,
                            ATTR_PERMISSION_NONE,
                            GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                            16, 0,
                            &Char3Handle);
    PRINTF("Add Char3 ret=0x%02X\r\n", ret);
 8001558:	7dfb      	ldrb	r3, [r7, #23]
 800155a:	4619      	mov	r1, r3
 800155c:	480f      	ldr	r0, [pc, #60]	@ (800159c <Add_Custom_Service+0x248>)
 800155e:	f00e fb5f 	bl	800fc20 <iprintf>
    if (ret != BLE_STATUS_SUCCESS) return ret;
 8001562:	7dfb      	ldrb	r3, [r7, #23]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <Add_Custom_Service+0x218>
 8001568:	7dfb      	ldrb	r3, [r7, #23]
 800156a:	e000      	b.n	800156e <Add_Custom_Service+0x21a>

    return BLE_STATUS_SUCCESS;
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	371c      	adds	r7, #28
 8001572:	46bd      	mov	sp, r7
 8001574:	bd90      	pop	{r4, r7, pc}
 8001576:	bf00      	nop
 8001578:	20000300 	.word	0x20000300
 800157c:	200002ec 	.word	0x200002ec
 8001580:	08013aa0 	.word	0x08013aa0
 8001584:	20000310 	.word	0x20000310
 8001588:	200002ee 	.word	0x200002ee
 800158c:	08013abc 	.word	0x08013abc
 8001590:	200002f0 	.word	0x200002f0
 8001594:	08013ad4 	.word	0x08013ad4
 8001598:	200002f2 	.word	0x200002f2
 800159c:	08013aec 	.word	0x08013aec

080015a0 <Update_Char1>:


tBleStatus Update_Char1(float value)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af02      	add	r7, sp, #8
 80015a6:	ed87 0a01 	vstr	s0, [r7, #4]
    return aci_gatt_update_char_value(CustomServiceHandle, Char1Handle,
 80015aa:	4b07      	ldr	r3, [pc, #28]	@ (80015c8 <Update_Char1+0x28>)
 80015ac:	8818      	ldrh	r0, [r3, #0]
 80015ae:	4b07      	ldr	r3, [pc, #28]	@ (80015cc <Update_Char1+0x2c>)
 80015b0:	8819      	ldrh	r1, [r3, #0]
 80015b2:	1d3b      	adds	r3, r7, #4
 80015b4:	9300      	str	r3, [sp, #0]
 80015b6:	2304      	movs	r3, #4
 80015b8:	2200      	movs	r2, #0
 80015ba:	f009 fa7a 	bl	800aab2 <aci_gatt_update_char_value>
 80015be:	4603      	mov	r3, r0
                                      0, 4, (uint8_t*)&value);
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	200002ec 	.word	0x200002ec
 80015cc:	200002ee 	.word	0x200002ee

080015d0 <Update_Char2>:
tBleStatus Update_Char2(int32_t value)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af02      	add	r7, sp, #8
 80015d6:	6078      	str	r0, [r7, #4]
    return aci_gatt_update_char_value(CustomServiceHandle, Char2Handle,
 80015d8:	4b07      	ldr	r3, [pc, #28]	@ (80015f8 <Update_Char2+0x28>)
 80015da:	8818      	ldrh	r0, [r3, #0]
 80015dc:	4b07      	ldr	r3, [pc, #28]	@ (80015fc <Update_Char2+0x2c>)
 80015de:	8819      	ldrh	r1, [r3, #0]
 80015e0:	1d3b      	adds	r3, r7, #4
 80015e2:	9300      	str	r3, [sp, #0]
 80015e4:	2304      	movs	r3, #4
 80015e6:	2200      	movs	r2, #0
 80015e8:	f009 fa63 	bl	800aab2 <aci_gatt_update_char_value>
 80015ec:	4603      	mov	r3, r0
                                      0, 4, (uint8_t*)&value);
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	200002ec 	.word	0x200002ec
 80015fc:	200002f0 	.word	0x200002f0

08001600 <Update_Char3>:
tBleStatus Update_Char3(uint32_t value)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af02      	add	r7, sp, #8
 8001606:	6078      	str	r0, [r7, #4]
    return aci_gatt_update_char_value(CustomServiceHandle, Char3Handle,
 8001608:	4b07      	ldr	r3, [pc, #28]	@ (8001628 <Update_Char3+0x28>)
 800160a:	8818      	ldrh	r0, [r3, #0]
 800160c:	4b07      	ldr	r3, [pc, #28]	@ (800162c <Update_Char3+0x2c>)
 800160e:	8819      	ldrh	r1, [r3, #0]
 8001610:	1d3b      	adds	r3, r7, #4
 8001612:	9300      	str	r3, [sp, #0]
 8001614:	2304      	movs	r3, #4
 8001616:	2200      	movs	r2, #0
 8001618:	f009 fa4b 	bl	800aab2 <aci_gatt_update_char_value>
 800161c:	4603      	mov	r3, r0
                                      0, 4, (uint8_t*)&value);
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200002ec 	.word	0x200002ec
 800162c:	200002f2 	.word	0x200002f2

08001630 <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 8001630:	b590      	push	{r4, r7, lr}
 8001632:	b08d      	sub	sp, #52	@ 0x34
 8001634:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];

  /* Add_HWServW2ST_Service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 8001636:	231b      	movs	r3, #27
 8001638:	713b      	strb	r3, [r7, #4]
 800163a:	23c5      	movs	r3, #197	@ 0xc5
 800163c:	717b      	strb	r3, [r7, #5]
 800163e:	23d5      	movs	r3, #213	@ 0xd5
 8001640:	71bb      	strb	r3, [r7, #6]
 8001642:	23a5      	movs	r3, #165	@ 0xa5
 8001644:	71fb      	strb	r3, [r7, #7]
 8001646:	2302      	movs	r3, #2
 8001648:	723b      	strb	r3, [r7, #8]
 800164a:	2300      	movs	r3, #0
 800164c:	727b      	strb	r3, [r7, #9]
 800164e:	23b4      	movs	r3, #180	@ 0xb4
 8001650:	72bb      	strb	r3, [r7, #10]
 8001652:	239a      	movs	r3, #154	@ 0x9a
 8001654:	72fb      	strb	r3, [r7, #11]
 8001656:	23e1      	movs	r3, #225	@ 0xe1
 8001658:	733b      	strb	r3, [r7, #12]
 800165a:	2311      	movs	r3, #17
 800165c:	737b      	strb	r3, [r7, #13]
 800165e:	2301      	movs	r3, #1
 8001660:	73bb      	strb	r3, [r7, #14]
 8001662:	2300      	movs	r3, #0
 8001664:	73fb      	strb	r3, [r7, #15]
 8001666:	2300      	movs	r3, #0
 8001668:	743b      	strb	r3, [r7, #16]
 800166a:	2300      	movs	r3, #0
 800166c:	747b      	strb	r3, [r7, #17]
 800166e:	2300      	movs	r3, #0
 8001670:	74bb      	strb	r3, [r7, #18]
 8001672:	2300      	movs	r3, #0
 8001674:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8001676:	4b52      	ldr	r3, [pc, #328]	@ (80017c0 <Add_HWServW2ST_Service+0x190>)
 8001678:	461c      	mov	r4, r3
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800167e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 8001682:	4b50      	ldr	r3, [pc, #320]	@ (80017c4 <Add_HWServW2ST_Service+0x194>)
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2310      	movs	r3, #16
 8001688:	2201      	movs	r2, #1
 800168a:	494d      	ldr	r1, [pc, #308]	@ (80017c0 <Add_HWServW2ST_Service+0x190>)
 800168c:	2002      	movs	r0, #2
 800168e:	f009 f8bc 	bl	800a80a <aci_gatt_add_serv>
 8001692:	4603      	mov	r3, r0
 8001694:	75fb      	strb	r3, [r7, #23]
                          1+3*5, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8001696:	7dfb      	ldrb	r3, [r7, #23]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <Add_HWServW2ST_Service+0x70>
    return BLE_STATUS_ERROR;
 800169c:	2347      	movs	r3, #71	@ 0x47
 800169e:	e08a      	b.n	80017b6 <Add_HWServW2ST_Service+0x186>

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 80016a0:	231b      	movs	r3, #27
 80016a2:	713b      	strb	r3, [r7, #4]
 80016a4:	23c5      	movs	r3, #197	@ 0xc5
 80016a6:	717b      	strb	r3, [r7, #5]
 80016a8:	23d5      	movs	r3, #213	@ 0xd5
 80016aa:	71bb      	strb	r3, [r7, #6]
 80016ac:	23a5      	movs	r3, #165	@ 0xa5
 80016ae:	71fb      	strb	r3, [r7, #7]
 80016b0:	2302      	movs	r3, #2
 80016b2:	723b      	strb	r3, [r7, #8]
 80016b4:	2300      	movs	r3, #0
 80016b6:	727b      	strb	r3, [r7, #9]
 80016b8:	2336      	movs	r3, #54	@ 0x36
 80016ba:	72bb      	strb	r3, [r7, #10]
 80016bc:	23ac      	movs	r3, #172	@ 0xac
 80016be:	72fb      	strb	r3, [r7, #11]
 80016c0:	23e1      	movs	r3, #225	@ 0xe1
 80016c2:	733b      	strb	r3, [r7, #12]
 80016c4:	2311      	movs	r3, #17
 80016c6:	737b      	strb	r3, [r7, #13]
 80016c8:	2301      	movs	r3, #1
 80016ca:	73bb      	strb	r3, [r7, #14]
 80016cc:	2300      	movs	r3, #0
 80016ce:	73fb      	strb	r3, [r7, #15]
 80016d0:	2300      	movs	r3, #0
 80016d2:	743b      	strb	r3, [r7, #16]
 80016d4:	2300      	movs	r3, #0
 80016d6:	747b      	strb	r3, [r7, #17]
 80016d8:	2300      	movs	r3, #0
 80016da:	74bb      	strb	r3, [r7, #18]
 80016dc:	2300      	movs	r3, #0
 80016de:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/
 80016e0:	7cbb      	ldrb	r3, [r7, #18]
 80016e2:	f043 0304 	orr.w	r3, r3, #4
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	74bb      	strb	r3, [r7, #18]
  uuid[14] |= 0x10; /* Pressure value*/
 80016ea:	7cbb      	ldrb	r3, [r7, #18]
 80016ec:	f043 0310 	orr.w	r3, r3, #16
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	74bb      	strb	r3, [r7, #18]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80016f4:	4b34      	ldr	r3, [pc, #208]	@ (80017c8 <Add_HWServW2ST_Service+0x198>)
 80016f6:	461c      	mov	r4, r3
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8001700:	4b30      	ldr	r3, [pc, #192]	@ (80017c4 <Add_HWServW2ST_Service+0x194>)
 8001702:	8818      	ldrh	r0, [r3, #0]
 8001704:	4b31      	ldr	r3, [pc, #196]	@ (80017cc <Add_HWServW2ST_Service+0x19c>)
 8001706:	9305      	str	r3, [sp, #20]
 8001708:	2300      	movs	r3, #0
 800170a:	9304      	str	r3, [sp, #16]
 800170c:	2310      	movs	r3, #16
 800170e:	9303      	str	r3, [sp, #12]
 8001710:	2304      	movs	r3, #4
 8001712:	9302      	str	r3, [sp, #8]
 8001714:	2300      	movs	r3, #0
 8001716:	9301      	str	r3, [sp, #4]
 8001718:	2312      	movs	r3, #18
 800171a:	9300      	str	r3, [sp, #0]
 800171c:	2308      	movs	r3, #8
 800171e:	4a2a      	ldr	r2, [pc, #168]	@ (80017c8 <Add_HWServW2ST_Service+0x198>)
 8001720:	2102      	movs	r1, #2
 8001722:	f009 f8fb 	bl	800a91c <aci_gatt_add_char>
 8001726:	4603      	mov	r3, r0
 8001728:	75fb      	strb	r3, [r7, #23]
                           2+2+4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800172a:	7dfb      	ldrb	r3, [r7, #23]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <Add_HWServW2ST_Service+0x104>
    return BLE_STATUS_ERROR;
 8001730:	2347      	movs	r3, #71	@ 0x47
 8001732:	e040      	b.n	80017b6 <Add_HWServW2ST_Service+0x186>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 8001734:	231b      	movs	r3, #27
 8001736:	713b      	strb	r3, [r7, #4]
 8001738:	23c5      	movs	r3, #197	@ 0xc5
 800173a:	717b      	strb	r3, [r7, #5]
 800173c:	23d5      	movs	r3, #213	@ 0xd5
 800173e:	71bb      	strb	r3, [r7, #6]
 8001740:	23a5      	movs	r3, #165	@ 0xa5
 8001742:	71fb      	strb	r3, [r7, #7]
 8001744:	2302      	movs	r3, #2
 8001746:	723b      	strb	r3, [r7, #8]
 8001748:	2300      	movs	r3, #0
 800174a:	727b      	strb	r3, [r7, #9]
 800174c:	2336      	movs	r3, #54	@ 0x36
 800174e:	72bb      	strb	r3, [r7, #10]
 8001750:	23ac      	movs	r3, #172	@ 0xac
 8001752:	72fb      	strb	r3, [r7, #11]
 8001754:	23e1      	movs	r3, #225	@ 0xe1
 8001756:	733b      	strb	r3, [r7, #12]
 8001758:	2311      	movs	r3, #17
 800175a:	737b      	strb	r3, [r7, #13]
 800175c:	2301      	movs	r3, #1
 800175e:	73bb      	strb	r3, [r7, #14]
 8001760:	2300      	movs	r3, #0
 8001762:	73fb      	strb	r3, [r7, #15]
 8001764:	2300      	movs	r3, #0
 8001766:	743b      	strb	r3, [r7, #16]
 8001768:	2300      	movs	r3, #0
 800176a:	747b      	strb	r3, [r7, #17]
 800176c:	23e0      	movs	r3, #224	@ 0xe0
 800176e:	74bb      	strb	r3, [r7, #18]
 8001770:	2300      	movs	r3, #0
 8001772:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8001774:	4b14      	ldr	r3, [pc, #80]	@ (80017c8 <Add_HWServW2ST_Service+0x198>)
 8001776:	461c      	mov	r4, r3
 8001778:	1d3b      	adds	r3, r7, #4
 800177a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800177c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8001780:	4b10      	ldr	r3, [pc, #64]	@ (80017c4 <Add_HWServW2ST_Service+0x194>)
 8001782:	8818      	ldrh	r0, [r3, #0]
 8001784:	4b12      	ldr	r3, [pc, #72]	@ (80017d0 <Add_HWServW2ST_Service+0x1a0>)
 8001786:	9305      	str	r3, [sp, #20]
 8001788:	2300      	movs	r3, #0
 800178a:	9304      	str	r3, [sp, #16]
 800178c:	2310      	movs	r3, #16
 800178e:	9303      	str	r3, [sp, #12]
 8001790:	2304      	movs	r3, #4
 8001792:	9302      	str	r3, [sp, #8]
 8001794:	2300      	movs	r3, #0
 8001796:	9301      	str	r3, [sp, #4]
 8001798:	2310      	movs	r3, #16
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2314      	movs	r3, #20
 800179e:	4a0a      	ldr	r2, [pc, #40]	@ (80017c8 <Add_HWServW2ST_Service+0x198>)
 80017a0:	2102      	movs	r1, #2
 80017a2:	f009 f8bb 	bl	800a91c <aci_gatt_add_char>
 80017a6:	4603      	mov	r3, r0
 80017a8:	75fb      	strb	r3, [r7, #23]
                           2+3*3*2,
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80017aa:	7dfb      	ldrb	r3, [r7, #23]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <Add_HWServW2ST_Service+0x184>
    return BLE_STATUS_ERROR;
 80017b0:	2347      	movs	r3, #71	@ 0x47
 80017b2:	e000      	b.n	80017b6 <Add_HWServW2ST_Service+0x186>

  return BLE_STATUS_SUCCESS;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	371c      	adds	r7, #28
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd90      	pop	{r4, r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000300 	.word	0x20000300
 80017c4:	200002f4 	.word	0x200002f4
 80017c8:	20000310 	.word	0x20000310
 80017cc:	200002f6 	.word	0x200002f6
 80017d0:	200002f8 	.word	0x200002f8

080017d4 <Add_SWServW2ST_Service>:
 * @brief  Add the SW Feature service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_SWServW2ST_Service(void)
{
 80017d4:	b590      	push	{r4, r7, lr}
 80017d6:	b08d      	sub	sp, #52	@ 0x34
 80017d8:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberOfRecords=1;
 80017da:	2301      	movs	r3, #1
 80017dc:	617b      	str	r3, [r7, #20]
  uint8_t uuid[16];

  COPY_SW_SENS_W2ST_SERVICE_UUID(uuid);
 80017de:	231b      	movs	r3, #27
 80017e0:	703b      	strb	r3, [r7, #0]
 80017e2:	23c5      	movs	r3, #197	@ 0xc5
 80017e4:	707b      	strb	r3, [r7, #1]
 80017e6:	23d5      	movs	r3, #213	@ 0xd5
 80017e8:	70bb      	strb	r3, [r7, #2]
 80017ea:	23a5      	movs	r3, #165	@ 0xa5
 80017ec:	70fb      	strb	r3, [r7, #3]
 80017ee:	2302      	movs	r3, #2
 80017f0:	713b      	strb	r3, [r7, #4]
 80017f2:	2300      	movs	r3, #0
 80017f4:	717b      	strb	r3, [r7, #5]
 80017f6:	23b4      	movs	r3, #180	@ 0xb4
 80017f8:	71bb      	strb	r3, [r7, #6]
 80017fa:	239a      	movs	r3, #154	@ 0x9a
 80017fc:	71fb      	strb	r3, [r7, #7]
 80017fe:	23e1      	movs	r3, #225	@ 0xe1
 8001800:	723b      	strb	r3, [r7, #8]
 8001802:	2311      	movs	r3, #17
 8001804:	727b      	strb	r3, [r7, #9]
 8001806:	2302      	movs	r3, #2
 8001808:	72bb      	strb	r3, [r7, #10]
 800180a:	2300      	movs	r3, #0
 800180c:	72fb      	strb	r3, [r7, #11]
 800180e:	2300      	movs	r3, #0
 8001810:	733b      	strb	r3, [r7, #12]
 8001812:	2300      	movs	r3, #0
 8001814:	737b      	strb	r3, [r7, #13]
 8001816:	2300      	movs	r3, #0
 8001818:	73bb      	strb	r3, [r7, #14]
 800181a:	2300      	movs	r3, #0
 800181c:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 800181e:	4b31      	ldr	r3, [pc, #196]	@ (80018e4 <Add_SWServW2ST_Service+0x110>)
 8001820:	461c      	mov	r4, r3
 8001822:	463b      	mov	r3, r7
 8001824:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001826:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	b2db      	uxtb	r3, r3
 800182e:	461a      	mov	r2, r3
 8001830:	0052      	lsls	r2, r2, #1
 8001832:	4413      	add	r3, r2
 8001834:	b2db      	uxtb	r3, r3
 8001836:	3301      	adds	r3, #1
 8001838:	b2db      	uxtb	r3, r3
 800183a:	4a2b      	ldr	r2, [pc, #172]	@ (80018e8 <Add_SWServW2ST_Service+0x114>)
 800183c:	9200      	str	r2, [sp, #0]
 800183e:	2201      	movs	r2, #1
 8001840:	4928      	ldr	r1, [pc, #160]	@ (80018e4 <Add_SWServW2ST_Service+0x110>)
 8001842:	2002      	movs	r0, #2
 8001844:	f008 ffe1 	bl	800a80a <aci_gatt_add_serv>
 8001848:	4603      	mov	r3, r0
 800184a:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberOfRecords, &SWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 800184c:	7cfb      	ldrb	r3, [r7, #19]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d13f      	bne.n	80018d2 <Add_SWServW2ST_Service+0xfe>
    goto fail;
  }

  COPY_QUATERNIONS_W2ST_CHAR_UUID(uuid);
 8001852:	231b      	movs	r3, #27
 8001854:	703b      	strb	r3, [r7, #0]
 8001856:	23c5      	movs	r3, #197	@ 0xc5
 8001858:	707b      	strb	r3, [r7, #1]
 800185a:	23d5      	movs	r3, #213	@ 0xd5
 800185c:	70bb      	strb	r3, [r7, #2]
 800185e:	23a5      	movs	r3, #165	@ 0xa5
 8001860:	70fb      	strb	r3, [r7, #3]
 8001862:	2302      	movs	r3, #2
 8001864:	713b      	strb	r3, [r7, #4]
 8001866:	2300      	movs	r3, #0
 8001868:	717b      	strb	r3, [r7, #5]
 800186a:	2336      	movs	r3, #54	@ 0x36
 800186c:	71bb      	strb	r3, [r7, #6]
 800186e:	23ac      	movs	r3, #172	@ 0xac
 8001870:	71fb      	strb	r3, [r7, #7]
 8001872:	23e1      	movs	r3, #225	@ 0xe1
 8001874:	723b      	strb	r3, [r7, #8]
 8001876:	2311      	movs	r3, #17
 8001878:	727b      	strb	r3, [r7, #9]
 800187a:	2301      	movs	r3, #1
 800187c:	72bb      	strb	r3, [r7, #10]
 800187e:	2300      	movs	r3, #0
 8001880:	72fb      	strb	r3, [r7, #11]
 8001882:	2300      	movs	r3, #0
 8001884:	733b      	strb	r3, [r7, #12]
 8001886:	2301      	movs	r3, #1
 8001888:	737b      	strb	r3, [r7, #13]
 800188a:	2300      	movs	r3, #0
 800188c:	73bb      	strb	r3, [r7, #14]
 800188e:	2300      	movs	r3, #0
 8001890:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8001892:	4b16      	ldr	r3, [pc, #88]	@ (80018ec <Add_SWServW2ST_Service+0x118>)
 8001894:	461c      	mov	r4, r3
 8001896:	463b      	mov	r3, r7
 8001898:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800189a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(SWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 800189e:	4b12      	ldr	r3, [pc, #72]	@ (80018e8 <Add_SWServW2ST_Service+0x114>)
 80018a0:	8818      	ldrh	r0, [r3, #0]
 80018a2:	4b13      	ldr	r3, [pc, #76]	@ (80018f0 <Add_SWServW2ST_Service+0x11c>)
 80018a4:	9305      	str	r3, [sp, #20]
 80018a6:	2300      	movs	r3, #0
 80018a8:	9304      	str	r3, [sp, #16]
 80018aa:	2310      	movs	r3, #16
 80018ac:	9303      	str	r3, [sp, #12]
 80018ae:	2304      	movs	r3, #4
 80018b0:	9302      	str	r3, [sp, #8]
 80018b2:	2300      	movs	r3, #0
 80018b4:	9301      	str	r3, [sp, #4]
 80018b6:	2310      	movs	r3, #16
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	2308      	movs	r3, #8
 80018bc:	4a0b      	ldr	r2, [pc, #44]	@ (80018ec <Add_SWServW2ST_Service+0x118>)
 80018be:	2102      	movs	r1, #2
 80018c0:	f009 f82c 	bl	800a91c <aci_gatt_add_char>
 80018c4:	4603      	mov	r3, r0
 80018c6:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &QuaternionsCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 80018c8:	7cfb      	ldrb	r3, [r7, #19]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d103      	bne.n	80018d6 <Add_SWServW2ST_Service+0x102>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 80018ce:	2300      	movs	r3, #0
 80018d0:	e003      	b.n	80018da <Add_SWServW2ST_Service+0x106>
    goto fail;
 80018d2:	bf00      	nop
 80018d4:	e000      	b.n	80018d8 <Add_SWServW2ST_Service+0x104>
    goto fail;
 80018d6:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 80018d8:	2347      	movs	r3, #71	@ 0x47
}
 80018da:	4618      	mov	r0, r3
 80018dc:	371c      	adds	r7, #28
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd90      	pop	{r4, r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000300 	.word	0x20000300
 80018e8:	200002fa 	.word	0x200002fa
 80018ec:	20000310 	.word	0x20000310
 80018f0:	200002fc 	.word	0x200002fc

080018f4 <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08c      	sub	sp, #48	@ 0x30
 80018f8:	af02      	add	r7, sp, #8
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8001900:	f003 f950 	bl	8004ba4 <HAL_GetTick>
 8001904:	4603      	mov	r3, r0
 8001906:	08db      	lsrs	r3, r3, #3
 8001908:	b2db      	uxtb	r3, r3
 800190a:	743b      	strb	r3, [r7, #16]
 800190c:	f003 f94a 	bl	8004ba4 <HAL_GetTick>
 8001910:	4603      	mov	r3, r0
 8001912:	0adb      	lsrs	r3, r3, #11
 8001914:	b2db      	uxtb	r3, r3
 8001916:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2,-x_axes->AXIS_Y);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	b2db      	uxtb	r3, r3
 800191e:	425b      	negs	r3, r3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	74bb      	strb	r3, [r7, #18]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	425b      	negs	r3, r3
 800192a:	121b      	asrs	r3, r3, #8
 800192c:	b2db      	uxtb	r3, r3
 800192e:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4, x_axes->AXIS_X);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	b2db      	uxtb	r3, r3
 8001936:	753b      	strb	r3, [r7, #20]
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	121b      	asrs	r3, r3, #8
 800193e:	b2db      	uxtb	r3, r3
 8001940:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6,-x_axes->AXIS_Z);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	425b      	negs	r3, r3
 800194a:	b2db      	uxtb	r3, r3
 800194c:	75bb      	strb	r3, [r7, #22]
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	425b      	negs	r3, r3
 8001954:	121b      	asrs	r3, r3, #8
 8001956:	b2db      	uxtb	r3, r3
 8001958:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,g_axes->AXIS_Y);
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	b2db      	uxtb	r3, r3
 8001960:	763b      	strb	r3, [r7, #24]
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	121b      	asrs	r3, r3, #8
 8001968:	b2db      	uxtb	r3, r3
 800196a:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10,g_axes->AXIS_X);
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	76bb      	strb	r3, [r7, #26]
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	121b      	asrs	r3, r3, #8
 800197a:	b2db      	uxtb	r3, r3
 800197c:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12,g_axes->AXIS_Z);
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	b2db      	uxtb	r3, r3
 8001984:	773b      	strb	r3, [r7, #28]
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	121b      	asrs	r3, r3, #8
 800198c:	b2db      	uxtb	r3, r3
 800198e:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14,m_axes->AXIS_Y);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	77bb      	strb	r3, [r7, #30]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	121b      	asrs	r3, r3, #8
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16,m_axes->AXIS_X);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	f887 3020 	strb.w	r3, [r7, #32]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	121b      	asrs	r3, r3, #8
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  HOST_TO_LE_16(buff+18,m_axes->AXIS_Z);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	121b      	asrs	r3, r3, #8
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 80019ce:	4b0f      	ldr	r3, [pc, #60]	@ (8001a0c <Acc_Update+0x118>)
 80019d0:	8818      	ldrh	r0, [r3, #0]
 80019d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a10 <Acc_Update+0x11c>)
 80019d4:	8819      	ldrh	r1, [r3, #0]
 80019d6:	f107 0310 	add.w	r3, r7, #16
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	2314      	movs	r3, #20
 80019de:	2200      	movs	r2, #0
 80019e0:	f009 f867 	bl	800aab2 <aci_gatt_update_char_value>
 80019e4:	4603      	mov	r3, r0
 80019e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 80019ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d007      	beq.n	8001a02 <Acc_Update+0x10e>
    PRINTF("Error while updating Acceleration characteristic: 0x%02X\n",ret) ;
 80019f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80019f6:	4619      	mov	r1, r3
 80019f8:	4806      	ldr	r0, [pc, #24]	@ (8001a14 <Acc_Update+0x120>)
 80019fa:	f00e f911 	bl	800fc20 <iprintf>
    return BLE_STATUS_ERROR ;
 80019fe:	2347      	movs	r3, #71	@ 0x47
 8001a00:	e000      	b.n	8001a04 <Acc_Update+0x110>
  }

  return BLE_STATUS_SUCCESS;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3728      	adds	r7, #40	@ 0x28
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	200002f4 	.word	0x200002f4
 8001a10:	200002f8 	.word	0x200002f8
 8001a14:	08013b04 	.word	0x08013b04

08001a18 <Read_Request_CB>:
* Description    : Update the sensor values.
* Input          : Handle of the characteristic to update.
* Return         : None.
*******************************************************************************/
void Read_Request_CB(uint16_t handle)
{
 8001a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a1c:	b08e      	sub	sp, #56	@ 0x38
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	4603      	mov	r3, r0
 8001a22:	84fb      	strh	r3, [r7, #38]	@ 0x26
  tBleStatus ret;

  if(handle == AccGyroMagCharHandle + 1)
 8001a24:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001a26:	4b5c      	ldr	r3, [pc, #368]	@ (8001b98 <Read_Request_CB+0x180>)
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d105      	bne.n	8001a3c <Read_Request_CB+0x24>
  {
    Acc_Update(&x_axes, &g_axes, &m_axes);
 8001a30:	4a5a      	ldr	r2, [pc, #360]	@ (8001b9c <Read_Request_CB+0x184>)
 8001a32:	495b      	ldr	r1, [pc, #364]	@ (8001ba0 <Read_Request_CB+0x188>)
 8001a34:	485b      	ldr	r0, [pc, #364]	@ (8001ba4 <Read_Request_CB+0x18c>)
 8001a36:	f7ff ff5d 	bl	80018f4 <Acc_Update>
 8001a3a:	e091      	b.n	8001b60 <Read_Request_CB+0x148>
  }
  else if (handle == EnvironmentalCharHandle + 1)
 8001a3c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001a3e:	4b5a      	ldr	r3, [pc, #360]	@ (8001ba8 <Read_Request_CB+0x190>)
 8001a40:	881b      	ldrh	r3, [r3, #0]
 8001a42:	3301      	adds	r3, #1
 8001a44:	429a      	cmp	r2, r3
 8001a46:	f040 808b 	bne.w	8001b60 <Read_Request_CB+0x148>
  {
    float data_t, data_p;
    data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX; //T sensor emulation
 8001a4a:	f00d f985 	bl	800ed58 <rand>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	17da      	asrs	r2, r3, #31
 8001a52:	61bb      	str	r3, [r7, #24]
 8001a54:	61fa      	str	r2, [r7, #28]
 8001a56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a5a:	f04f 0000 	mov.w	r0, #0
 8001a5e:	f04f 0100 	mov.w	r1, #0
 8001a62:	0099      	lsls	r1, r3, #2
 8001a64:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001a68:	0090      	lsls	r0, r2, #2
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	69b9      	ldr	r1, [r7, #24]
 8001a70:	1851      	adds	r1, r2, r1
 8001a72:	6139      	str	r1, [r7, #16]
 8001a74:	69f9      	ldr	r1, [r7, #28]
 8001a76:	eb43 0101 	adc.w	r1, r3, r1
 8001a7a:	6179      	str	r1, [r7, #20]
 8001a7c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001a80:	f04f 0300 	mov.w	r3, #0
 8001a84:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a88:	f7ff f8fe 	bl	8000c88 <__aeabi_uldivmod>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	f7fe fd7a 	bl	800058c <__aeabi_ul2d>
 8001a98:	f04f 0200 	mov.w	r2, #0
 8001a9c:	4b43      	ldr	r3, [pc, #268]	@ (8001bac <Read_Request_CB+0x194>)
 8001a9e:	f7fe fbf5 	bl	800028c <__adddf3>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	4610      	mov	r0, r2
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	f7ff f89d 	bl	8000be8 <__aeabi_d2f>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	637b      	str	r3, [r7, #52]	@ 0x34
    data_p = 1000.0 + ((uint64_t)rand()*100)/RAND_MAX; //P sensor emulation
 8001ab2:	f00d f951 	bl	800ed58 <rand>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	17da      	asrs	r2, r3, #31
 8001aba:	4698      	mov	r8, r3
 8001abc:	4691      	mov	r9, r2
 8001abe:	4642      	mov	r2, r8
 8001ac0:	464b      	mov	r3, r9
 8001ac2:	1891      	adds	r1, r2, r2
 8001ac4:	6039      	str	r1, [r7, #0]
 8001ac6:	415b      	adcs	r3, r3
 8001ac8:	607b      	str	r3, [r7, #4]
 8001aca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ace:	eb12 0408 	adds.w	r4, r2, r8
 8001ad2:	eb43 0509 	adc.w	r5, r3, r9
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	f04f 0300 	mov.w	r3, #0
 8001ade:	016b      	lsls	r3, r5, #5
 8001ae0:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001ae4:	0162      	lsls	r2, r4, #5
 8001ae6:	eb14 0a02 	adds.w	sl, r4, r2
 8001aea:	eb45 0b03 	adc.w	fp, r5, r3
 8001aee:	eb1a 0308 	adds.w	r3, sl, r8
 8001af2:	60bb      	str	r3, [r7, #8]
 8001af4:	eb4b 0309 	adc.w	r3, fp, r9
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001afe:	f04f 0300 	mov.w	r3, #0
 8001b02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b06:	f7ff f8bf 	bl	8000c88 <__aeabi_uldivmod>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4610      	mov	r0, r2
 8001b10:	4619      	mov	r1, r3
 8001b12:	f7fe fd3b 	bl	800058c <__aeabi_ul2d>
 8001b16:	f04f 0200 	mov.w	r2, #0
 8001b1a:	4b25      	ldr	r3, [pc, #148]	@ (8001bb0 <Read_Request_CB+0x198>)
 8001b1c:	f7fe fbb6 	bl	800028c <__adddf3>
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	4610      	mov	r0, r2
 8001b26:	4619      	mov	r1, r3
 8001b28:	f7ff f85e 	bl	8000be8 <__aeabi_d2f>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	633b      	str	r3, [r7, #48]	@ 0x30
    BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8001b30:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001b34:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001bb4 <Read_Request_CB+0x19c>
 8001b38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b3c:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001b40:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001b44:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b50:	ee17 3a90 	vmov	r3, s15
 8001b54:	b21b      	sxth	r3, r3
 8001b56:	4619      	mov	r1, r3
 8001b58:	ee16 0a90 	vmov	r0, s13
 8001b5c:	f000 f830 	bl	8001bc0 <BlueMS_Environmental_Update>
  }

  if(connection_handle !=0)
 8001b60:	4b15      	ldr	r3, [pc, #84]	@ (8001bb8 <Read_Request_CB+0x1a0>)
 8001b62:	881b      	ldrh	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d011      	beq.n	8001b8c <Read_Request_CB+0x174>
  {
    ret = aci_gatt_allow_read(connection_handle);
 8001b68:	4b13      	ldr	r3, [pc, #76]	@ (8001bb8 <Read_Request_CB+0x1a0>)
 8001b6a:	881b      	ldrh	r3, [r3, #0]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f009 f830 	bl	800abd2 <aci_gatt_allow_read>
 8001b72:	4603      	mov	r3, r0
 8001b74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (ret != BLE_STATUS_SUCCESS)
 8001b78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d005      	beq.n	8001b8c <Read_Request_CB+0x174>
    {
      PRINTF("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
 8001b80:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b84:	4619      	mov	r1, r3
 8001b86:	480d      	ldr	r0, [pc, #52]	@ (8001bbc <Read_Request_CB+0x1a4>)
 8001b88:	f00e f84a 	bl	800fc20 <iprintf>
    }
  }
}
 8001b8c:	bf00      	nop
 8001b8e:	3738      	adds	r7, #56	@ 0x38
 8001b90:	46bd      	mov	sp, r7
 8001b92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b96:	bf00      	nop
 8001b98:	200002f8 	.word	0x200002f8
 8001b9c:	20000340 	.word	0x20000340
 8001ba0:	20000334 	.word	0x20000334
 8001ba4:	20000328 	.word	0x20000328
 8001ba8:	200002f6 	.word	0x200002f6
 8001bac:	403b0000 	.word	0x403b0000
 8001bb0:	408f4000 	.word	0x408f4000
 8001bb4:	42c80000 	.word	0x42c80000
 8001bb8:	20000320 	.word	0x20000320
 8001bbc:	08013b7c 	.word	0x08013b7c

08001bc0 <BlueMS_Environmental_Update>:

tBleStatus BlueMS_Environmental_Update(int32_t press, int16_t temp)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b088      	sub	sp, #32
 8001bc4:	af02      	add	r7, sp, #8
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	460b      	mov	r3, r1
 8001bca:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 8001bcc:	f002 ffea 	bl	8004ba4 <HAL_GetTick>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	08db      	lsrs	r3, r3, #3
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	733b      	strb	r3, [r7, #12]
 8001bd8:	f002 ffe4 	bl	8004ba4 <HAL_GetTick>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	0adb      	lsrs	r3, r3, #11
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	73bb      	strb	r3, [r7, #14]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	121b      	asrs	r3, r3, #8
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	73fb      	strb	r3, [r7, #15]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	141b      	asrs	r3, r3, #16
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	743b      	strb	r3, [r7, #16]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	161b      	asrs	r3, r3, #24
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 8001c02:	887b      	ldrh	r3, [r7, #2]
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	74bb      	strb	r3, [r7, #18]
 8001c08:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c0c:	121b      	asrs	r3, r3, #8
 8001c0e:	b21b      	sxth	r3, r3
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8001c14:	4b0d      	ldr	r3, [pc, #52]	@ (8001c4c <BlueMS_Environmental_Update+0x8c>)
 8001c16:	8818      	ldrh	r0, [r3, #0]
 8001c18:	4b0d      	ldr	r3, [pc, #52]	@ (8001c50 <BlueMS_Environmental_Update+0x90>)
 8001c1a:	8819      	ldrh	r1, [r3, #0]
 8001c1c:	f107 030c 	add.w	r3, r7, #12
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	2308      	movs	r3, #8
 8001c24:	2200      	movs	r2, #0
 8001c26:	f008 ff44 	bl	800aab2 <aci_gatt_update_char_value>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 8001c2e:	7dfb      	ldrb	r3, [r7, #23]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d006      	beq.n	8001c42 <BlueMS_Environmental_Update+0x82>
    PRINTF("Error while updating TEMP characteristic: 0x%04X\n",ret) ;
 8001c34:	7dfb      	ldrb	r3, [r7, #23]
 8001c36:	4619      	mov	r1, r3
 8001c38:	4806      	ldr	r0, [pc, #24]	@ (8001c54 <BlueMS_Environmental_Update+0x94>)
 8001c3a:	f00d fff1 	bl	800fc20 <iprintf>
    return BLE_STATUS_ERROR ;
 8001c3e:	2347      	movs	r3, #71	@ 0x47
 8001c40:	e000      	b.n	8001c44 <BlueMS_Environmental_Update+0x84>
  }

  return BLE_STATUS_SUCCESS;
 8001c42:	2300      	movs	r3, #0
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3718      	adds	r7, #24
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	200002f4 	.word	0x200002f4
 8001c50:	200002f6 	.word	0x200002f6
 8001c54:	08013ba4 	.word	0x08013ba4

08001c58 <Set_DeviceConnectable>:
 * Input          : None.
 * Output         : None.
 * Return         : None.
 *******************************************************************************/
void Set_DeviceConnectable(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b092      	sub	sp, #72	@ 0x48
 8001c5c:	af08      	add	r7, sp, #32
  uint8_t ret;
  const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 8001c5e:	4a3f      	ldr	r2, [pc, #252]	@ (8001d5c <Set_DeviceConnectable+0x104>)
 8001c60:	f107 031c 	add.w	r3, r7, #28
 8001c64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c68:	e883 0003 	stmia.w	r3, {r0, r1}

  uint8_t manuf_data[26] = {
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	703b      	strb	r3, [r7, #0]
 8001c70:	230a      	movs	r3, #10
 8001c72:	707b      	strb	r3, [r7, #1]
 8001c74:	2300      	movs	r3, #0
 8001c76:	70bb      	strb	r3, [r7, #2]
 8001c78:	2308      	movs	r3, #8
 8001c7a:	70fb      	strb	r3, [r7, #3]
 8001c7c:	2309      	movs	r3, #9
 8001c7e:	713b      	strb	r3, [r7, #4]
 8001c80:	2342      	movs	r3, #66	@ 0x42
 8001c82:	717b      	strb	r3, [r7, #5]
 8001c84:	236c      	movs	r3, #108	@ 0x6c
 8001c86:	71bb      	strb	r3, [r7, #6]
 8001c88:	2375      	movs	r3, #117	@ 0x75
 8001c8a:	71fb      	strb	r3, [r7, #7]
 8001c8c:	2365      	movs	r3, #101	@ 0x65
 8001c8e:	723b      	strb	r3, [r7, #8]
 8001c90:	234e      	movs	r3, #78	@ 0x4e
 8001c92:	727b      	strb	r3, [r7, #9]
 8001c94:	2352      	movs	r3, #82	@ 0x52
 8001c96:	72bb      	strb	r3, [r7, #10]
 8001c98:	2347      	movs	r3, #71	@ 0x47
 8001c9a:	72fb      	strb	r3, [r7, #11]
 8001c9c:	230d      	movs	r3, #13
 8001c9e:	733b      	strb	r3, [r7, #12]
 8001ca0:	23ff      	movs	r3, #255	@ 0xff
 8001ca2:	737b      	strb	r3, [r7, #13]
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	73bb      	strb	r3, [r7, #14]
 8001ca8:	2380      	movs	r3, #128	@ 0x80
 8001caa:	73fb      	strb	r3, [r7, #15]
 8001cac:	2300      	movs	r3, #0
 8001cae:	743b      	strb	r3, [r7, #16]
 8001cb0:	23f4      	movs	r3, #244	@ 0xf4
 8001cb2:	747b      	strb	r3, [r7, #17]
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	74bb      	strb	r3, [r7, #18]
 8001cb8:	2300      	movs	r3, #0
 8001cba:	74fb      	strb	r3, [r7, #19]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 8001cbc:	4b28      	ldr	r3, [pc, #160]	@ (8001d60 <Set_DeviceConnectable+0x108>)
 8001cbe:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 8001cc0:	753b      	strb	r3, [r7, #20]
    bdaddr[4],
 8001cc2:	4b27      	ldr	r3, [pc, #156]	@ (8001d60 <Set_DeviceConnectable+0x108>)
 8001cc4:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 8001cc6:	757b      	strb	r3, [r7, #21]
    bdaddr[3],
 8001cc8:	4b25      	ldr	r3, [pc, #148]	@ (8001d60 <Set_DeviceConnectable+0x108>)
 8001cca:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 8001ccc:	75bb      	strb	r3, [r7, #22]
    bdaddr[2],
 8001cce:	4b24      	ldr	r3, [pc, #144]	@ (8001d60 <Set_DeviceConnectable+0x108>)
 8001cd0:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 8001cd2:	75fb      	strb	r3, [r7, #23]
    bdaddr[1],
 8001cd4:	4b22      	ldr	r3, [pc, #136]	@ (8001d60 <Set_DeviceConnectable+0x108>)
 8001cd6:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 8001cd8:	763b      	strb	r3, [r7, #24]
    bdaddr[0]  /* BLE MAC stop */
 8001cda:	4b21      	ldr	r3, [pc, #132]	@ (8001d60 <Set_DeviceConnectable+0x108>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 8001cde:	767b      	strb	r3, [r7, #25]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 8001ce0:	7cbb      	ldrb	r3, [r7, #18]
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	74bb      	strb	r3, [r7, #18]

  hci_le_set_scan_resp_data(0, NULL);
 8001cea:	2100      	movs	r1, #0
 8001cec:	2000      	movs	r0, #0
 8001cee:	f009 f8d1 	bl	800ae94 <hci_le_set_scan_resp_data>

  PRINTF("Set General Discoverable Mode.\n");
 8001cf2:	481c      	ldr	r0, [pc, #112]	@ (8001d64 <Set_DeviceConnectable+0x10c>)
 8001cf4:	f00d fffc 	bl	800fcf0 <puts>

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	9306      	str	r3, [sp, #24]
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	9305      	str	r3, [sp, #20]
 8001d00:	2300      	movs	r3, #0
 8001d02:	9304      	str	r3, [sp, #16]
 8001d04:	2300      	movs	r3, #0
 8001d06:	9303      	str	r3, [sp, #12]
 8001d08:	f107 031c 	add.w	r3, r7, #28
 8001d0c:	9302      	str	r3, [sp, #8]
 8001d0e:	2308      	movs	r3, #8
 8001d10:	9301      	str	r3, [sp, #4]
 8001d12:	2300      	movs	r3, #0
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	2301      	movs	r3, #1
 8001d18:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 8001d1c:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8001d20:	2000      	movs	r0, #0
 8001d22:	f008 fbbd 	bl	800a4a0 <aci_gap_set_discoverable>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                (ADV_INTERVAL_MIN_MS*1000)/625,(ADV_INTERVAL_MAX_MS*1000)/625,
                                 STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	4619      	mov	r1, r3
 8001d30:	201a      	movs	r0, #26
 8001d32:	f008 fcf6 	bl	800a722 <aci_gap_update_adv_data>

  if(ret != BLE_STATUS_SUCCESS)
 8001d36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d006      	beq.n	8001d4c <Set_DeviceConnectable+0xf4>
  {
    PRINTF("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
 8001d3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d42:	4619      	mov	r1, r3
 8001d44:	4808      	ldr	r0, [pc, #32]	@ (8001d68 <Set_DeviceConnectable+0x110>)
 8001d46:	f00d ff6b 	bl	800fc20 <iprintf>
  }
  else
    PRINTF("aci_gap_set_discoverable() --> SUCCESS\r\n");
}
 8001d4a:	e002      	b.n	8001d52 <Set_DeviceConnectable+0xfa>
    PRINTF("aci_gap_set_discoverable() --> SUCCESS\r\n");
 8001d4c:	4807      	ldr	r0, [pc, #28]	@ (8001d6c <Set_DeviceConnectable+0x114>)
 8001d4e:	f00d ffcf 	bl	800fcf0 <puts>
}
 8001d52:	bf00      	nop
 8001d54:	3728      	adds	r7, #40	@ 0x28
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	08013c4c 	.word	0x08013c4c
 8001d60:	200002e4 	.word	0x200002e4
 8001d64:	08013bd8 	.word	0x08013bd8
 8001d68:	08013bf8 	.word	0x08013bf8
 8001d6c:	08013c24 	.word	0x08013c24

08001d70 <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	61fb      	str	r3, [r7, #28]
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type != HCI_EVENT_PKT)
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	d139      	bne.n	8001dfe <user_notify+0x8e>
    return;

  switch(event_pckt->evt){
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	2bff      	cmp	r3, #255	@ 0xff
 8001d90:	d01f      	beq.n	8001dd2 <user_notify+0x62>
 8001d92:	2bff      	cmp	r3, #255	@ 0xff
 8001d94:	dc38      	bgt.n	8001e08 <user_notify+0x98>
 8001d96:	2b05      	cmp	r3, #5
 8001d98:	d002      	beq.n	8001da0 <user_notify+0x30>
 8001d9a:	2b3e      	cmp	r3, #62	@ 0x3e
 8001d9c:	d003      	beq.n	8001da6 <user_notify+0x36>
 8001d9e:	e033      	b.n	8001e08 <user_notify+0x98>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8001da0:	f000 f836 	bl	8001e10 <GAP_DisconnectionComplete_CB>
    }
    break;
 8001da4:	e030      	b.n	8001e08 <user_notify+0x98>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	3302      	adds	r3, #2
 8001daa:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent){
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d126      	bne.n	8001e02 <user_notify+0x92>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	3301      	adds	r3, #1
 8001db8:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	1d5a      	adds	r2, r3, #5
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4610      	mov	r0, r2
 8001dca:	f000 f839 	bl	8001e40 <GAP_ConnectionComplete_CB>
        }
        break;
 8001dce:	bf00      	nop
      }
    }
    break;
 8001dd0:	e017      	b.n	8001e02 <user_notify+0x92>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	3302      	adds	r3, #2
 8001dd6:	617b      	str	r3, [r7, #20]
      switch(blue_evt->ecode){
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	881b      	ldrh	r3, [r3, #0]
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	461a      	mov	r2, r3
 8001de0:	f640 4314 	movw	r3, #3092	@ 0xc14
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d10e      	bne.n	8001e06 <user_notify+0x96>

      case EVT_BLUE_GATT_READ_PERMIT_REQ:
        {
          evt_gatt_read_permit_req *pr = (void*)blue_evt->data;
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	3302      	adds	r3, #2
 8001dec:	613b      	str	r3, [r7, #16]
          Read_Request_CB(pr->attr_handle);
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	885b      	ldrh	r3, [r3, #2]
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fe0f 	bl	8001a18 <Read_Request_CB>
        }
        break;
 8001dfa:	bf00      	nop
      }

    }
    break;
 8001dfc:	e003      	b.n	8001e06 <user_notify+0x96>
    return;
 8001dfe:	bf00      	nop
 8001e00:	e002      	b.n	8001e08 <user_notify+0x98>
    break;
 8001e02:	bf00      	nop
 8001e04:	e000      	b.n	8001e08 <user_notify+0x98>
    break;
 8001e06:	bf00      	nop
  }
}
 8001e08:	3720      	adds	r7, #32
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
	...

08001e10 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device gets disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  connected = FALSE;
 8001e14:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <GAP_DisconnectionComplete_CB+0x20>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	601a      	str	r2, [r3, #0]
  PRINTF("Disconnected\n");
 8001e1a:	4806      	ldr	r0, [pc, #24]	@ (8001e34 <GAP_DisconnectionComplete_CB+0x24>)
 8001e1c:	f00d ff68 	bl	800fcf0 <puts>
  /* Make the device connectable again. */
  set_connectable = TRUE;
 8001e20:	4b05      	ldr	r3, [pc, #20]	@ (8001e38 <GAP_DisconnectionComplete_CB+0x28>)
 8001e22:	2201      	movs	r2, #1
 8001e24:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8001e26:	4b05      	ldr	r3, [pc, #20]	@ (8001e3c <GAP_DisconnectionComplete_CB+0x2c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	701a      	strb	r2, [r3, #0]
}
 8001e2c:	bf00      	nop
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	20000324 	.word	0x20000324
 8001e34:	08013c54 	.word	0x08013c54
 8001e38:	20000002 	.word	0x20000002
 8001e3c:	20000322 	.word	0x20000322

08001e40 <GAP_ConnectionComplete_CB>:
 * @param  uint8_t Address of peer device
 * @param  uint16_t Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	460b      	mov	r3, r1
 8001e4a:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8001e4c:	4b11      	ldr	r3, [pc, #68]	@ (8001e94 <GAP_ConnectionComplete_CB+0x54>)
 8001e4e:	2201      	movs	r2, #1
 8001e50:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 8001e52:	4a11      	ldr	r2, [pc, #68]	@ (8001e98 <GAP_ConnectionComplete_CB+0x58>)
 8001e54:	887b      	ldrh	r3, [r7, #2]
 8001e56:	8013      	strh	r3, [r2, #0]

  PRINTF("Connected to device:");
 8001e58:	4810      	ldr	r0, [pc, #64]	@ (8001e9c <GAP_ConnectionComplete_CB+0x5c>)
 8001e5a:	f00d fee1 	bl	800fc20 <iprintf>
  for(uint32_t i = 5; i > 0; i--){
 8001e5e:	2305      	movs	r3, #5
 8001e60:	60fb      	str	r3, [r7, #12]
 8001e62:	e00a      	b.n	8001e7a <GAP_ConnectionComplete_CB+0x3a>
    PRINTF("%02X-", addr[i]);
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	4413      	add	r3, r2
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	480c      	ldr	r0, [pc, #48]	@ (8001ea0 <GAP_ConnectionComplete_CB+0x60>)
 8001e70:	f00d fed6 	bl	800fc20 <iprintf>
  for(uint32_t i = 5; i > 0; i--){
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	3b01      	subs	r3, #1
 8001e78:	60fb      	str	r3, [r7, #12]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d1f1      	bne.n	8001e64 <GAP_ConnectionComplete_CB+0x24>
  }
  PRINTF("%02X\n", addr[0]);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	4619      	mov	r1, r3
 8001e86:	4807      	ldr	r0, [pc, #28]	@ (8001ea4 <GAP_ConnectionComplete_CB+0x64>)
 8001e88:	f00d feca 	bl	800fc20 <iprintf>
}
 8001e8c:	bf00      	nop
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000324 	.word	0x20000324
 8001e98:	20000320 	.word	0x20000320
 8001e9c:	08013c64 	.word	0x08013c64
 8001ea0:	08013c7c 	.word	0x08013c7c
 8001ea4:	08013c84 	.word	0x08013c84

08001ea8 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f30 <HCI_TL_SPI_Init+0x88>)
 8001eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8001f30 <HCI_TL_SPI_Init+0x88>)
 8001eb6:	f043 0301 	orr.w	r3, r3, #1
 8001eba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ebc:	4b1c      	ldr	r3, [pc, #112]	@ (8001f30 <HCI_TL_SPI_Init+0x88>)
 8001ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	60bb      	str	r3, [r7, #8]
 8001ec6:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8001ec8:	2340      	movs	r3, #64	@ 0x40
 8001eca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ecc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ed0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8001ed6:	f107 030c 	add.w	r3, r7, #12
 8001eda:	4619      	mov	r1, r3
 8001edc:	4815      	ldr	r0, [pc, #84]	@ (8001f34 <HCI_TL_SPI_Init+0x8c>)
 8001ede:	f003 f90d 	bl	80050fc <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8001ee2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ee6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8001ef4:	f107 030c 	add.w	r3, r7, #12
 8001ef8:	4619      	mov	r1, r3
 8001efa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001efe:	f003 f8fd 	bl	80050fc <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8001f02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f10:	2300      	movs	r3, #0
 8001f12:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8001f14:	f107 030c 	add.w	r3, r7, #12
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4807      	ldr	r0, [pc, #28]	@ (8001f38 <HCI_TL_SPI_Init+0x90>)
 8001f1c:	f003 f8ee 	bl	80050fc <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 8001f20:	f002 f8d0 	bl	80040c4 <BSP_SPI3_Init>
 8001f24:	4603      	mov	r3, r0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3720      	adds	r7, #32
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40021000 	.word	0x40021000
 8001f34:	48001000 	.word	0x48001000
 8001f38:	48000c00 	.word	0x48000c00

08001f3c <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8001f40:	2140      	movs	r1, #64	@ 0x40
 8001f42:	4808      	ldr	r0, [pc, #32]	@ (8001f64 <HCI_TL_SPI_DeInit+0x28>)
 8001f44:	f003 fa84 	bl	8005450 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8001f48:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f4c:	4806      	ldr	r0, [pc, #24]	@ (8001f68 <HCI_TL_SPI_DeInit+0x2c>)
 8001f4e:	f003 fa7f 	bl	8005450 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8001f52:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f5a:	f003 fa79 	bl	8005450 <HAL_GPIO_DeInit>
  return 0;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	48001000 	.word	0x48001000
 8001f68:	48000c00 	.word	0x48000c00

08001f6c <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001f70:	2201      	movs	r2, #1
 8001f72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f76:	480d      	ldr	r0, [pc, #52]	@ (8001fac <HCI_TL_SPI_Reset+0x40>)
 8001f78:	f003 fb76 	bl	8005668 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f86:	f003 fb6f 	bl	8005668 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001f8a:	2005      	movs	r0, #5
 8001f8c:	f002 fe16 	bl	8004bbc <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8001f90:	2201      	movs	r2, #1
 8001f92:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f9a:	f003 fb65 	bl	8005668 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001f9e:	2005      	movs	r0, #5
 8001fa0:	f002 fe0c 	bl	8004bbc <HAL_Delay>
  return 0;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	48000c00 	.word	0x48000c00

08001fb0 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b088      	sub	sp, #32
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	460b      	mov	r3, r1
 8001fba:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 8001fc0:	23ff      	movs	r3, #255	@ 0xff
 8001fc2:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8001fc4:	230b      	movs	r3, #11
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	2300      	movs	r3, #0
 8001fca:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fd2:	4822      	ldr	r0, [pc, #136]	@ (800205c <HCI_TL_SPI_Receive+0xac>)
 8001fd4:	f003 fb48 	bl	8005668 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001fd8:	f107 010c 	add.w	r1, r7, #12
 8001fdc:	f107 0314 	add.w	r3, r7, #20
 8001fe0:	2205      	movs	r2, #5
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f002 f89e 	bl	8004124 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 8001fe8:	7b3b      	ldrb	r3, [r7, #12]
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d12a      	bne.n	8002044 <HCI_TL_SPI_Receive+0x94>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8001fee:	7c3b      	ldrb	r3, [r7, #16]
 8001ff0:	b21b      	sxth	r3, r3
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	b21a      	sxth	r2, r3
 8001ff6:	7bfb      	ldrb	r3, [r7, #15]
 8001ff8:	b21b      	sxth	r3, r3
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	b21b      	sxth	r3, r3
 8001ffe:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 8002000:	8bfb      	ldrh	r3, [r7, #30]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d01e      	beq.n	8002044 <HCI_TL_SPI_Receive+0x94>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8002006:	8bfa      	ldrh	r2, [r7, #30]
 8002008:	887b      	ldrh	r3, [r7, #2]
 800200a:	429a      	cmp	r2, r3
 800200c:	d901      	bls.n	8002012 <HCI_TL_SPI_Receive+0x62>
        byte_count = size;
 800200e:	887b      	ldrh	r3, [r7, #2]
 8002010:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 8002012:	2300      	movs	r3, #0
 8002014:	777b      	strb	r3, [r7, #29]
 8002016:	e010      	b.n	800203a <HCI_TL_SPI_Receive+0x8a>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 8002018:	f107 011b 	add.w	r1, r7, #27
 800201c:	f107 031c 	add.w	r3, r7, #28
 8002020:	2201      	movs	r2, #1
 8002022:	4618      	mov	r0, r3
 8002024:	f002 f87e 	bl	8004124 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 8002028:	7f7b      	ldrb	r3, [r7, #29]
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	4413      	add	r3, r2
 800202e:	7efa      	ldrb	r2, [r7, #27]
 8002030:	b2d2      	uxtb	r2, r2
 8002032:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8002034:	7f7b      	ldrb	r3, [r7, #29]
 8002036:	3301      	adds	r3, #1
 8002038:	777b      	strb	r3, [r7, #29]
 800203a:	7f7b      	ldrb	r3, [r7, #29]
 800203c:	b29b      	uxth	r3, r3
 800203e:	8bfa      	ldrh	r2, [r7, #30]
 8002040:	429a      	cmp	r2, r3
 8002042:	d8e9      	bhi.n	8002018 <HCI_TL_SPI_Receive+0x68>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8002044:	2201      	movs	r2, #1
 8002046:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800204a:	4804      	ldr	r0, [pc, #16]	@ (800205c <HCI_TL_SPI_Receive+0xac>)
 800204c:	f003 fb0c 	bl	8005668 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8002050:	7f7b      	ldrb	r3, [r7, #29]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3720      	adds	r7, #32
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	48000c00 	.word	0x48000c00

08002060 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b088      	sub	sp, #32
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	460b      	mov	r3, r1
 800206a:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 800206c:	230a      	movs	r3, #10
 800206e:	613b      	str	r3, [r7, #16]
 8002070:	2300      	movs	r3, #0
 8002072:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8002074:	f002 fd96 	bl	8004ba4 <HAL_GetTick>
 8002078:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 800207a:	2300      	movs	r3, #0
 800207c:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800207e:	2200      	movs	r2, #0
 8002080:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002084:	481c      	ldr	r0, [pc, #112]	@ (80020f8 <HCI_TL_SPI_Send+0x98>)
 8002086:	f003 faef 	bl	8005668 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 800208a:	f107 0108 	add.w	r1, r7, #8
 800208e:	f107 0310 	add.w	r3, r7, #16
 8002092:	2205      	movs	r2, #5
 8002094:	4618      	mov	r0, r3
 8002096:	f002 f845 	bl	8004124 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 800209a:	7a3b      	ldrb	r3, [r7, #8]
 800209c:	2b02      	cmp	r3, #2
 800209e:	d10f      	bne.n	80020c0 <HCI_TL_SPI_Send+0x60>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 80020a0:	7a7b      	ldrb	r3, [r7, #9]
 80020a2:	461a      	mov	r2, r3
 80020a4:	887b      	ldrh	r3, [r7, #2]
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d806      	bhi.n	80020b8 <HCI_TL_SPI_Send+0x58>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 80020aa:	887b      	ldrh	r3, [r7, #2]
 80020ac:	461a      	mov	r2, r3
 80020ae:	4913      	ldr	r1, [pc, #76]	@ (80020fc <HCI_TL_SPI_Send+0x9c>)
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f002 f837 	bl	8004124 <BSP_SPI3_SendRecv>
 80020b6:	e006      	b.n	80020c6 <HCI_TL_SPI_Send+0x66>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 80020b8:	f06f 0301 	mvn.w	r3, #1
 80020bc:	61fb      	str	r3, [r7, #28]
 80020be:	e002      	b.n	80020c6 <HCI_TL_SPI_Send+0x66>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 80020c0:	f04f 33ff 	mov.w	r3, #4294967295
 80020c4:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80020c6:	2201      	movs	r2, #1
 80020c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020cc:	480a      	ldr	r0, [pc, #40]	@ (80020f8 <HCI_TL_SPI_Send+0x98>)
 80020ce:	f003 facb 	bl	8005668 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80020d2:	f002 fd67 	bl	8004ba4 <HAL_GetTick>
 80020d6:	4602      	mov	r2, r0
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	2b0f      	cmp	r3, #15
 80020de:	d903      	bls.n	80020e8 <HCI_TL_SPI_Send+0x88>
    {
      result = -3;
 80020e0:	f06f 0302 	mvn.w	r3, #2
 80020e4:	61fb      	str	r3, [r7, #28]
      break;
 80020e6:	e002      	b.n	80020ee <HCI_TL_SPI_Send+0x8e>
    }
  } while(result < 0);
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	dbc5      	blt.n	800207a <HCI_TL_SPI_Send+0x1a>

  return result;
 80020ee:	69fb      	ldr	r3, [r7, #28]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3720      	adds	r7, #32
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	48000c00 	.word	0x48000c00
 80020fc:	20000354 	.word	0x20000354

08002100 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8002104:	2140      	movs	r1, #64	@ 0x40
 8002106:	4805      	ldr	r0, [pc, #20]	@ (800211c <IsDataAvailable+0x1c>)
 8002108:	f003 fa96 	bl	8005638 <HAL_GPIO_ReadPin>
 800210c:	4603      	mov	r3, r0
 800210e:	2b01      	cmp	r3, #1
 8002110:	bf0c      	ite	eq
 8002112:	2301      	moveq	r3, #1
 8002114:	2300      	movne	r3, #0
 8002116:	b2db      	uxtb	r3, r3
}
 8002118:	4618      	mov	r0, r3
 800211a:	bd80      	pop	{r7, pc}
 800211c:	48001000 	.word	0x48001000

08002120 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b088      	sub	sp, #32
 8002124:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8002126:	4b12      	ldr	r3, [pc, #72]	@ (8002170 <hci_tl_lowlevel_init+0x50>)
 8002128:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800212a:	4b12      	ldr	r3, [pc, #72]	@ (8002174 <hci_tl_lowlevel_init+0x54>)
 800212c:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 800212e:	4b12      	ldr	r3, [pc, #72]	@ (8002178 <hci_tl_lowlevel_init+0x58>)
 8002130:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8002132:	4b12      	ldr	r3, [pc, #72]	@ (800217c <hci_tl_lowlevel_init+0x5c>)
 8002134:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8002136:	4b12      	ldr	r3, [pc, #72]	@ (8002180 <hci_tl_lowlevel_init+0x60>)
 8002138:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800213a:	4b12      	ldr	r3, [pc, #72]	@ (8002184 <hci_tl_lowlevel_init+0x64>)
 800213c:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 800213e:	1d3b      	adds	r3, r7, #4
 8002140:	4618      	mov	r0, r3
 8002142:	f008 ffc7 	bl	800b0d4 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 8002146:	4910      	ldr	r1, [pc, #64]	@ (8002188 <hci_tl_lowlevel_init+0x68>)
 8002148:	4810      	ldr	r0, [pc, #64]	@ (800218c <hci_tl_lowlevel_init+0x6c>)
 800214a:	f002 ff93 	bl	8005074 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 800214e:	4a10      	ldr	r2, [pc, #64]	@ (8002190 <hci_tl_lowlevel_init+0x70>)
 8002150:	2100      	movs	r1, #0
 8002152:	480e      	ldr	r0, [pc, #56]	@ (800218c <hci_tl_lowlevel_init+0x6c>)
 8002154:	f002 ff74 	bl	8005040 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002158:	2200      	movs	r2, #0
 800215a:	2100      	movs	r1, #0
 800215c:	2017      	movs	r0, #23
 800215e:	f002 fe2c 	bl	8004dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002162:	2017      	movs	r0, #23
 8002164:	f002 fe45 	bl	8004df2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8002168:	bf00      	nop
 800216a:	3720      	adds	r7, #32
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	08001ea9 	.word	0x08001ea9
 8002174:	08001f3d 	.word	0x08001f3d
 8002178:	08002061 	.word	0x08002061
 800217c:	08001fb1 	.word	0x08001fb1
 8002180:	08001f6d 	.word	0x08001f6d
 8002184:	08004165 	.word	0x08004165
 8002188:	16000006 	.word	0x16000006
 800218c:	2000034c 	.word	0x2000034c
 8002190:	08002195 	.word	0x08002195

08002194 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8002198:	e005      	b.n	80021a6 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800219a:	2000      	movs	r0, #0
 800219c:	f009 f8fe 	bl	800b39c <hci_notify_asynch_evt>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d105      	bne.n	80021b2 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 80021a6:	f7ff ffab 	bl	8002100 <IsDataAvailable>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d1f4      	bne.n	800219a <hci_tl_lowlevel_isr+0x6>
 80021b0:	e000      	b.n	80021b4 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 80021b2:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <arm_fir_f32>:
void arm_fir_f32(
  const arm_fir_instance_f32 * S,
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b08f      	sub	sp, #60	@ 0x3c
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	60f8      	str	r0, [r7, #12]
 80021be:	60b9      	str	r1, [r7, #8]
 80021c0:	607a      	str	r2, [r7, #4]
 80021c2:	603b      	str	r3, [r7, #0]
        float32_t *pState = S->pState;                 /* State pointer */
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	637b      	str	r3, [r7, #52]	@ 0x34
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	617b      	str	r3, [r7, #20]
        float32_t *pStateCurnt;                        /* Points to the current sample of the state */
        float32_t *px;                                 /* Temporary pointer for state buffer */
  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
        float32_t acc0;                                /* Accumulator */
        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	613b      	str	r3, [r7, #16]
        float32_t c0;                                           /* Temporary variable to hold coefficient value */
#endif

  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
  /* pStateCurnt points to the location where the new input data should be written */
  pStateCurnt = &(S->pState[(numTaps - 1U)]);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	685a      	ldr	r2, [r3, #4]
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80021e0:	3b01      	subs	r3, #1
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4413      	add	r3, r2
 80021e6:	633b      	str	r3, [r7, #48]	@ 0x30
  blkCnt = blockSize % 0x8U;

#else

  /* Initialize blkCnt with number of taps */
  blkCnt = blockSize;
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 80021ec:	e033      	b.n	8002256 <arm_fir_f32+0xa0>
  {
    /* Copy one sample at a time into state buffer */
    *pStateCurnt++ = *pSrc++;
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	1d13      	adds	r3, r2, #4
 80021f2:	60bb      	str	r3, [r7, #8]
 80021f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021f6:	1d19      	adds	r1, r3, #4
 80021f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80021fa:	6812      	ldr	r2, [r2, #0]
 80021fc:	601a      	str	r2, [r3, #0]

    /* Set the accumulator to zero */
    acc0 = 0.0f;
 80021fe:	f04f 0300 	mov.w	r3, #0
 8002202:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Initialize state pointer */
    px = pState;
 8002204:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002206:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Initialize Coefficient pointer */
    pb = pCoeffs;
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	62bb      	str	r3, [r7, #40]	@ 0x28

    i = numTaps;
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	623b      	str	r3, [r7, #32]

    /* Perform the multiply-accumulates */
    do
    {
      /* acc =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0] */
      acc0 += *px++ * *pb++;
 8002210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002212:	1d1a      	adds	r2, r3, #4
 8002214:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002216:	ed93 7a00 	vldr	s14, [r3]
 800221a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800221c:	1d1a      	adds	r2, r3, #4
 800221e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002220:	edd3 7a00 	vldr	s15, [r3]
 8002224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002228:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800222c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002230:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

      i--;
 8002234:	6a3b      	ldr	r3, [r7, #32]
 8002236:	3b01      	subs	r3, #1
 8002238:	623b      	str	r3, [r7, #32]
    } while (i > 0U);
 800223a:	6a3b      	ldr	r3, [r7, #32]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1e7      	bne.n	8002210 <arm_fir_f32+0x5a>

    /* Store result in destination buffer. */
    *pDst++ = acc0;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	1d1a      	adds	r2, r3, #4
 8002244:	607a      	str	r2, [r7, #4]
 8002246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002248:	601a      	str	r2, [r3, #0]

    /* Advance state pointer by 1 for the next sample */
    pState = pState + 1U;
 800224a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800224c:	3304      	adds	r3, #4
 800224e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Decrement loop counter */
    blkCnt--;
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	3b01      	subs	r3, #1
 8002254:	61bb      	str	r3, [r7, #24]
  while (blkCnt > 0U)
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d1c8      	bne.n	80021ee <arm_fir_f32+0x38>
  /* Processing is complete.
     Now copy the last numTaps - 1 samples to the start of the state buffer.
     This prepares the state buffer for the next function call. */

  /* Points to the start of the state buffer */
  pStateCurnt = S->pState;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	633b      	str	r3, [r7, #48]	@ 0x30
  tapCnt = (numTaps - 1U) % 0x4U;

#else

  /* Initialize tapCnt with number of taps */
  tapCnt = (numTaps - 1U);
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	3b01      	subs	r3, #1
 8002266:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  /* Copy remaining data */
  while (tapCnt > 0U)
 8002268:	e00a      	b.n	8002280 <arm_fir_f32+0xca>
  {
    *pStateCurnt++ = *pState++;
 800226a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800226c:	1d13      	adds	r3, r2, #4
 800226e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002272:	1d19      	adds	r1, r3, #4
 8002274:	6339      	str	r1, [r7, #48]	@ 0x30
 8002276:	6812      	ldr	r2, [r2, #0]
 8002278:	601a      	str	r2, [r3, #0]

    /* Decrement loop counter */
    tapCnt--;
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	3b01      	subs	r3, #1
 800227e:	61fb      	str	r3, [r7, #28]
  while (tapCnt > 0U)
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f1      	bne.n	800226a <arm_fir_f32+0xb4>
  }

}
 8002286:	bf00      	nop
 8002288:	bf00      	nop
 800228a:	373c      	adds	r7, #60	@ 0x3c
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <arm_fir_init_f32>:
        arm_fir_instance_f32 * S,
        uint16_t numTaps,
  const float32_t * pCoeffs,
        float32_t * pState,
        uint32_t blockSize)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	607a      	str	r2, [r7, #4]
 800229e:	603b      	str	r3, [r7, #0]
 80022a0:	460b      	mov	r3, r1
 80022a2:	817b      	strh	r3, [r7, #10]
  /* Assign filter taps */
  S->numTaps = numTaps;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	897a      	ldrh	r2, [r7, #10]
 80022a8:	801a      	strh	r2, [r3, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	609a      	str	r2, [r3, #8]

  /* Clear state buffer. The size is always (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80022b0:	897a      	ldrh	r2, [r7, #10]
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	4413      	add	r3, r2
 80022b6:	3b01      	subs	r3, #1
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	461a      	mov	r2, r3
 80022bc:	2100      	movs	r1, #0
 80022be:	6838      	ldr	r0, [r7, #0]
 80022c0:	f00d fe18 	bl	800fef4 <memset>

  /* Assign state pointer */
  S->pState = pState;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	605a      	str	r2, [r3, #4]
}
 80022ca:	bf00      	nop
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
	...

080022d4 <init_fir_filters>:
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
	return ch;

}*/
void init_fir_filters(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af02      	add	r7, sp, #8
    for (int axis = 0; axis < 3; axis++)
 80022da:	2300      	movs	r3, #0
 80022dc:	607b      	str	r3, [r7, #4]
 80022de:	e02a      	b.n	8002336 <init_fir_filters+0x62>
    {
        arm_fir_init_f32(&acc_fir[axis], ACC_TAPS, acc_fir_coeffs, acc_state[axis], 1);
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	4613      	mov	r3, r2
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	4413      	add	r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4a17      	ldr	r2, [pc, #92]	@ (8002348 <init_fir_filters+0x74>)
 80022ec:	1898      	adds	r0, r3, r2
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	4613      	mov	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4413      	add	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	4a14      	ldr	r2, [pc, #80]	@ (800234c <init_fir_filters+0x78>)
 80022fa:	4413      	add	r3, r2
 80022fc:	2201      	movs	r2, #1
 80022fe:	9200      	str	r2, [sp, #0]
 8002300:	4a13      	ldr	r2, [pc, #76]	@ (8002350 <init_fir_filters+0x7c>)
 8002302:	2105      	movs	r1, #5
 8002304:	f7ff ffc6 	bl	8002294 <arm_fir_init_f32>
        arm_fir_init_f32(&gyro_fir[axis], GYRO_TAPS, gyro_fir_coeffs, gyro_state[axis], 1);
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	4613      	mov	r3, r2
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	4413      	add	r3, r2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	4a10      	ldr	r2, [pc, #64]	@ (8002354 <init_fir_filters+0x80>)
 8002314:	1898      	adds	r0, r3, r2
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	4613      	mov	r3, r2
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	1a9b      	subs	r3, r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	4a0d      	ldr	r2, [pc, #52]	@ (8002358 <init_fir_filters+0x84>)
 8002322:	4413      	add	r3, r2
 8002324:	2201      	movs	r2, #1
 8002326:	9200      	str	r2, [sp, #0]
 8002328:	4a0c      	ldr	r2, [pc, #48]	@ (800235c <init_fir_filters+0x88>)
 800232a:	2107      	movs	r1, #7
 800232c:	f7ff ffb2 	bl	8002294 <arm_fir_init_f32>
    for (int axis = 0; axis < 3; axis++)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	3301      	adds	r3, #1
 8002334:	607b      	str	r3, [r7, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2b02      	cmp	r3, #2
 800233a:	ddd1      	ble.n	80022e0 <init_fir_filters+0xc>
    }
}
 800233c:	bf00      	nop
 800233e:	bf00      	nop
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	20000b04 	.word	0x20000b04
 800234c:	20000b4c 	.word	0x20000b4c
 8002350:	20000004 	.word	0x20000004
 8002354:	20000b28 	.word	0x20000b28
 8002358:	20000b88 	.word	0x20000b88
 800235c:	20000018 	.word	0x20000018

08002360 <calibrate_bias>:

void calibrate_bias(int samples)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b090      	sub	sp, #64	@ 0x40
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
    float acc_sum[3] = {0};
 8002368:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
    float gyro_sum[3] = {0};
 8002374:	f107 0320 	add.w	r3, r7, #32
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	605a      	str	r2, [r3, #4]
 800237e:	609a      	str	r2, [r3, #8]

    for (int n = 0; n < samples; n++)
 8002380:	2300      	movs	r3, #0
 8002382:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002384:	e04b      	b.n	800241e <calibrate_bias+0xbe>
    {
        int16_t xyz[3];
        float gxyz[3];

		 BSP_ACCELERO_AccGetXYZ(xyz);
 8002386:	f107 0318 	add.w	r3, r7, #24
 800238a:	4618      	mov	r0, r3
 800238c:	f001 ffcc 	bl	8004328 <BSP_ACCELERO_AccGetXYZ>
		 BSP_GYRO_GetXYZ(gxyz);
 8002390:	f107 030c 	add.w	r3, r7, #12
 8002394:	4618      	mov	r0, r3
 8002396:	f002 f823 	bl	80043e0 <BSP_GYRO_GetXYZ>


        acc_sum[0] += xyz[0];
 800239a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800239e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80023a2:	ee07 3a90 	vmov	s15, r3
 80023a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ae:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        acc_sum[1] += xyz[1];
 80023b2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80023b6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80023ba:	ee07 3a90 	vmov	s15, r3
 80023be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023c6:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        acc_sum[2] += xyz[2];
 80023ca:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80023ce:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80023d2:	ee07 3a90 	vmov	s15, r3
 80023d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023de:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

        gyro_sum[0] += gxyz[0];
 80023e2:	ed97 7a08 	vldr	s14, [r7, #32]
 80023e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80023ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ee:	edc7 7a08 	vstr	s15, [r7, #32]
        gyro_sum[1] += gxyz[1];
 80023f2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80023f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80023fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023fe:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        gyro_sum[2] += gxyz[2];
 8002402:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002406:	edd7 7a05 	vldr	s15, [r7, #20]
 800240a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800240e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

        HAL_Delay(5);
 8002412:	2005      	movs	r0, #5
 8002414:	f002 fbd2 	bl	8004bbc <HAL_Delay>
    for (int n = 0; n < samples; n++)
 8002418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800241a:	3301      	adds	r3, #1
 800241c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800241e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	429a      	cmp	r2, r3
 8002424:	dbaf      	blt.n	8002386 <calibrate_bias+0x26>
    }

    for (int i = 0; i < 3; i++) {
 8002426:	2300      	movs	r3, #0
 8002428:	63bb      	str	r3, [r7, #56]	@ 0x38
 800242a:	e02a      	b.n	8002482 <calibrate_bias+0x122>
        acc_bias[i]  = acc_sum[i]  / samples;
 800242c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	3340      	adds	r3, #64	@ 0x40
 8002432:	443b      	add	r3, r7
 8002434:	3b14      	subs	r3, #20
 8002436:	edd3 6a00 	vldr	s13, [r3]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	ee07 3a90 	vmov	s15, r3
 8002440:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002444:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002448:	4a12      	ldr	r2, [pc, #72]	@ (8002494 <calibrate_bias+0x134>)
 800244a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	edc3 7a00 	vstr	s15, [r3]
        gyro_bias[i] = gyro_sum[i] / samples;
 8002454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	3340      	adds	r3, #64	@ 0x40
 800245a:	443b      	add	r3, r7
 800245c:	3b20      	subs	r3, #32
 800245e:	edd3 6a00 	vldr	s13, [r3]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	ee07 3a90 	vmov	s15, r3
 8002468:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800246c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002470:	4a09      	ldr	r2, [pc, #36]	@ (8002498 <calibrate_bias+0x138>)
 8002472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	4413      	add	r3, r2
 8002478:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 800247c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800247e:	3301      	adds	r3, #1
 8002480:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002484:	2b02      	cmp	r3, #2
 8002486:	ddd1      	ble.n	800242c <calibrate_bias+0xcc>
    }
}
 8002488:	bf00      	nop
 800248a:	bf00      	nop
 800248c:	3740      	adds	r7, #64	@ 0x40
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000aec 	.word	0x20000aec
 8002498:	20000af8 	.word	0x20000af8

0800249c <remove_bias>:
void remove_bias(float ax, float ay, float az,
                 float gx, float gy, float gz)
{
 800249c:	b480      	push	{r7}
 800249e:	b087      	sub	sp, #28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	ed87 0a05 	vstr	s0, [r7, #20]
 80024a6:	edc7 0a04 	vstr	s1, [r7, #16]
 80024aa:	ed87 1a03 	vstr	s2, [r7, #12]
 80024ae:	edc7 1a02 	vstr	s3, [r7, #8]
 80024b2:	ed87 2a01 	vstr	s4, [r7, #4]
 80024b6:	edc7 2a00 	vstr	s5, [r7]
    acc_corr[0] = ax - acc_bias[0];
 80024ba:	4b21      	ldr	r3, [pc, #132]	@ (8002540 <remove_bias+0xa4>)
 80024bc:	edd3 7a00 	vldr	s15, [r3]
 80024c0:	ed97 7a05 	vldr	s14, [r7, #20]
 80024c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002544 <remove_bias+0xa8>)
 80024ca:	edc3 7a00 	vstr	s15, [r3]
    acc_corr[1] = ay - acc_bias[1];
 80024ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002540 <remove_bias+0xa4>)
 80024d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80024d4:	ed97 7a04 	vldr	s14, [r7, #16]
 80024d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024dc:	4b19      	ldr	r3, [pc, #100]	@ (8002544 <remove_bias+0xa8>)
 80024de:	edc3 7a01 	vstr	s15, [r3, #4]
    acc_corr[2] = az - acc_bias[2];
 80024e2:	4b17      	ldr	r3, [pc, #92]	@ (8002540 <remove_bias+0xa4>)
 80024e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80024e8:	ed97 7a03 	vldr	s14, [r7, #12]
 80024ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024f0:	4b14      	ldr	r3, [pc, #80]	@ (8002544 <remove_bias+0xa8>)
 80024f2:	edc3 7a02 	vstr	s15, [r3, #8]

    gyro_corr[0] = gx - gyro_bias[0];
 80024f6:	4b14      	ldr	r3, [pc, #80]	@ (8002548 <remove_bias+0xac>)
 80024f8:	edd3 7a00 	vldr	s15, [r3]
 80024fc:	ed97 7a02 	vldr	s14, [r7, #8]
 8002500:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002504:	4b11      	ldr	r3, [pc, #68]	@ (800254c <remove_bias+0xb0>)
 8002506:	edc3 7a00 	vstr	s15, [r3]
    gyro_corr[1] = gy - gyro_bias[1];
 800250a:	4b0f      	ldr	r3, [pc, #60]	@ (8002548 <remove_bias+0xac>)
 800250c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002510:	ed97 7a01 	vldr	s14, [r7, #4]
 8002514:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002518:	4b0c      	ldr	r3, [pc, #48]	@ (800254c <remove_bias+0xb0>)
 800251a:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_corr[2] = gz - gyro_bias[2];
 800251e:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <remove_bias+0xac>)
 8002520:	edd3 7a02 	vldr	s15, [r3, #8]
 8002524:	ed97 7a00 	vldr	s14, [r7]
 8002528:	ee77 7a67 	vsub.f32	s15, s14, s15
 800252c:	4b07      	ldr	r3, [pc, #28]	@ (800254c <remove_bias+0xb0>)
 800252e:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002532:	bf00      	nop
 8002534:	371c      	adds	r7, #28
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	20000aec 	.word	0x20000aec
 8002544:	20000bdc 	.word	0x20000bdc
 8002548:	20000af8 	.word	0x20000af8
 800254c:	20000bf4 	.word	0x20000bf4

08002550 <compute_acc_magnitude>:

void compute_acc_magnitude(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
    acc_mag = sqrtf(acc_filt[0]*acc_filt[0] +
 8002554:	4b13      	ldr	r3, [pc, #76]	@ (80025a4 <compute_acc_magnitude+0x54>)
 8002556:	ed93 7a00 	vldr	s14, [r3]
 800255a:	4b12      	ldr	r3, [pc, #72]	@ (80025a4 <compute_acc_magnitude+0x54>)
 800255c:	edd3 7a00 	vldr	s15, [r3]
 8002560:	ee27 7a27 	vmul.f32	s14, s14, s15
                    acc_filt[1]*acc_filt[1] +
 8002564:	4b0f      	ldr	r3, [pc, #60]	@ (80025a4 <compute_acc_magnitude+0x54>)
 8002566:	edd3 6a01 	vldr	s13, [r3, #4]
 800256a:	4b0e      	ldr	r3, [pc, #56]	@ (80025a4 <compute_acc_magnitude+0x54>)
 800256c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002570:	ee66 7aa7 	vmul.f32	s15, s13, s15
    acc_mag = sqrtf(acc_filt[0]*acc_filt[0] +
 8002574:	ee37 7a27 	vadd.f32	s14, s14, s15
                    acc_filt[2]*acc_filt[2]);
 8002578:	4b0a      	ldr	r3, [pc, #40]	@ (80025a4 <compute_acc_magnitude+0x54>)
 800257a:	edd3 6a02 	vldr	s13, [r3, #8]
 800257e:	4b09      	ldr	r3, [pc, #36]	@ (80025a4 <compute_acc_magnitude+0x54>)
 8002580:	edd3 7a02 	vldr	s15, [r3, #8]
 8002584:	ee66 7aa7 	vmul.f32	s15, s13, s15
    acc_mag = sqrtf(acc_filt[0]*acc_filt[0] +
 8002588:	ee77 7a27 	vadd.f32	s15, s14, s15
 800258c:	eeb0 0a67 	vmov.f32	s0, s15
 8002590:	f010 fff8 	bl	8013584 <sqrtf>
 8002594:	eef0 7a40 	vmov.f32	s15, s0
 8002598:	4b03      	ldr	r3, [pc, #12]	@ (80025a8 <compute_acc_magnitude+0x58>)
 800259a:	edc3 7a00 	vstr	s15, [r3]
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000be8 	.word	0x20000be8
 80025a8:	20000c0c 	.word	0x20000c0c

080025ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025b2:	f002 fa8f 	bl	8004ad4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b6:	f000 f85b 	bl	8002670 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025ba:	f000 fa03 	bl	80029c4 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 80025be:	f000 f8b9 	bl	8002734 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80025c2:	f000 f8ef 	bl	80027a4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80025c6:	f000 f92b 	bl	8002820 <MX_QUADSPI_Init>
  MX_USART3_UART_Init();
 80025ca:	f000 f99d 	bl	8002908 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80025ce:	f000 f9cb 	bl	8002968 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 80025d2:	f000 f94b 	bl	800286c <MX_TIM2_Init>
  MX_BlueNRG_MS_Init();
 80025d6:	f7fe fd23 	bl	8001020 <MX_BlueNRG_MS_Init>
  /* USER CODE BEGIN 2 */
  BSP_ACCELERO_Init();
 80025da:	f001 fe65 	bl	80042a8 <BSP_ACCELERO_Init>
  BSP_GYRO_Init();
 80025de:	f001 febb 	bl	8004358 <BSP_GYRO_Init>
  BSP_MAGNETO_Init();
 80025e2:	f001 ff15 	bl	8004410 <BSP_MAGNETO_Init>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);      //  PWM
 80025e6:	2100      	movs	r1, #0
 80025e8:	481b      	ldr	r0, [pc, #108]	@ (8002658 <main+0xac>)
 80025ea:	f006 f91d 	bl	8008828 <HAL_TIM_PWM_Start>
 // printf("PWM 10Hz started\r\n");

  HAL_TIM_Base_Start_IT(&htim2);
 80025ee:	481a      	ldr	r0, [pc, #104]	@ (8002658 <main+0xac>)
 80025f0:	f006 f8aa 	bl	8008748 <HAL_TIM_Base_Start_IT>
  init_fir_filters();
 80025f4:	f7ff fe6e 	bl	80022d4 <init_fir_filters>
  calibrate_bias(200);   //  1 
 80025f8:	20c8      	movs	r0, #200	@ 0xc8
 80025fa:	f7ff feb1 	bl	8002360 <calibrate_bias>
  for (int i=0; i<5; i++) {
 80025fe:	2300      	movs	r3, #0
 8002600:	607b      	str	r3, [r7, #4]
 8002602:	e007      	b.n	8002614 <main+0x68>
      MX_BlueNRG_MS_Process();   //  stack
 8002604:	f7fe fe18 	bl	8001238 <MX_BlueNRG_MS_Process>
      HAL_Delay(10);
 8002608:	200a      	movs	r0, #10
 800260a:	f002 fad7 	bl	8004bbc <HAL_Delay>
  for (int i=0; i<5; i++) {
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3301      	adds	r3, #1
 8002612:	607b      	str	r3, [r7, #4]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2b04      	cmp	r3, #4
 8002618:	ddf4      	ble.n	8002604 <main+0x58>
  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800261a:	f009 f857 	bl	800b6cc <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  accelSemHandle =  osSemaphoreNew( 1, 1, NULL);
 800261e:	2200      	movs	r2, #0
 8002620:	2101      	movs	r1, #1
 8002622:	2001      	movs	r0, #1
 8002624:	f009 f949 	bl	800b8ba <osSemaphoreNew>
 8002628:	4603      	mov	r3, r0
 800262a:	4a0c      	ldr	r2, [pc, #48]	@ (800265c <main+0xb0>)
 800262c:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  accelQueueHandle = osMessageQueueNew(16, sizeof(accelData_t), NULL);
 800262e:	2200      	movs	r2, #0
 8002630:	2106      	movs	r1, #6
 8002632:	2010      	movs	r0, #16
 8002634:	f009 fa60 	bl	800baf8 <osMessageQueueNew>
 8002638:	4603      	mov	r3, r0
 800263a:	4a09      	ldr	r2, [pc, #36]	@ (8002660 <main+0xb4>)
 800263c:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800263e:	4a09      	ldr	r2, [pc, #36]	@ (8002664 <main+0xb8>)
 8002640:	2100      	movs	r1, #0
 8002642:	4809      	ldr	r0, [pc, #36]	@ (8002668 <main+0xbc>)
 8002644:	f009 f88c 	bl	800b760 <osThreadNew>
 8002648:	4603      	mov	r3, r0
 800264a:	4a08      	ldr	r2, [pc, #32]	@ (800266c <main+0xc0>)
 800264c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800264e:	f009 f861 	bl	800b714 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002652:	bf00      	nop
 8002654:	e7fd      	b.n	8002652 <main+0xa6>
 8002656:	bf00      	nop
 8002658:	20000524 	.word	0x20000524
 800265c:	20000ae4 	.word	0x20000ae4
 8002660:	20000ae8 	.word	0x20000ae8
 8002664:	08013cb0 	.word	0x08013cb0
 8002668:	08002d81 	.word	0x08002d81
 800266c:	20000adc 	.word	0x20000adc

08002670 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b096      	sub	sp, #88	@ 0x58
 8002674:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002676:	f107 0314 	add.w	r3, r7, #20
 800267a:	2244      	movs	r2, #68	@ 0x44
 800267c:	2100      	movs	r1, #0
 800267e:	4618      	mov	r0, r3
 8002680:	f00d fc38 	bl	800fef4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002684:	463b      	mov	r3, r7
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	605a      	str	r2, [r3, #4]
 800268c:	609a      	str	r2, [r3, #8]
 800268e:	60da      	str	r2, [r3, #12]
 8002690:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002692:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002696:	f003 ffd3 	bl	8006640 <HAL_PWREx_ControlVoltageScaling>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80026a0:	f000 fdc0 	bl	8003224 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80026a4:	f003 ffae 	bl	8006604 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80026a8:	4b21      	ldr	r3, [pc, #132]	@ (8002730 <SystemClock_Config+0xc0>)
 80026aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ae:	4a20      	ldr	r2, [pc, #128]	@ (8002730 <SystemClock_Config+0xc0>)
 80026b0:	f023 0318 	bic.w	r3, r3, #24
 80026b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80026b8:	2314      	movs	r3, #20
 80026ba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80026bc:	2301      	movs	r3, #1
 80026be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80026c0:	2301      	movs	r3, #1
 80026c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80026c4:	2300      	movs	r3, #0
 80026c6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80026c8:	2360      	movs	r3, #96	@ 0x60
 80026ca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026cc:	2302      	movs	r3, #2
 80026ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80026d0:	2301      	movs	r3, #1
 80026d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80026d4:	2301      	movs	r3, #1
 80026d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80026d8:	2328      	movs	r3, #40	@ 0x28
 80026da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80026dc:	2307      	movs	r3, #7
 80026de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80026e0:	2302      	movs	r3, #2
 80026e2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80026e4:	2302      	movs	r3, #2
 80026e6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026e8:	f107 0314 	add.w	r3, r7, #20
 80026ec:	4618      	mov	r0, r3
 80026ee:	f004 f8c9 	bl	8006884 <HAL_RCC_OscConfig>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80026f8:	f000 fd94 	bl	8003224 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026fc:	230f      	movs	r3, #15
 80026fe:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002700:	2303      	movs	r3, #3
 8002702:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002704:	2300      	movs	r3, #0
 8002706:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002708:	2300      	movs	r3, #0
 800270a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800270c:	2300      	movs	r3, #0
 800270e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002710:	463b      	mov	r3, r7
 8002712:	2104      	movs	r1, #4
 8002714:	4618      	mov	r0, r3
 8002716:	f004 fc91 	bl	800703c <HAL_RCC_ClockConfig>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002720:	f000 fd80 	bl	8003224 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002724:	f005 f998 	bl	8007a58 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002728:	bf00      	nop
 800272a:	3758      	adds	r7, #88	@ 0x58
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	40021000 	.word	0x40021000

08002734 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8002738:	4b18      	ldr	r3, [pc, #96]	@ (800279c <MX_DFSDM1_Init+0x68>)
 800273a:	4a19      	ldr	r2, [pc, #100]	@ (80027a0 <MX_DFSDM1_Init+0x6c>)
 800273c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800273e:	4b17      	ldr	r3, [pc, #92]	@ (800279c <MX_DFSDM1_Init+0x68>)
 8002740:	2201      	movs	r2, #1
 8002742:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8002744:	4b15      	ldr	r3, [pc, #84]	@ (800279c <MX_DFSDM1_Init+0x68>)
 8002746:	2200      	movs	r2, #0
 8002748:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800274a:	4b14      	ldr	r3, [pc, #80]	@ (800279c <MX_DFSDM1_Init+0x68>)
 800274c:	2202      	movs	r2, #2
 800274e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8002750:	4b12      	ldr	r3, [pc, #72]	@ (800279c <MX_DFSDM1_Init+0x68>)
 8002752:	2200      	movs	r2, #0
 8002754:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8002756:	4b11      	ldr	r3, [pc, #68]	@ (800279c <MX_DFSDM1_Init+0x68>)
 8002758:	2200      	movs	r2, #0
 800275a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 800275c:	4b0f      	ldr	r3, [pc, #60]	@ (800279c <MX_DFSDM1_Init+0x68>)
 800275e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002762:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8002764:	4b0d      	ldr	r3, [pc, #52]	@ (800279c <MX_DFSDM1_Init+0x68>)
 8002766:	2200      	movs	r2, #0
 8002768:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800276a:	4b0c      	ldr	r3, [pc, #48]	@ (800279c <MX_DFSDM1_Init+0x68>)
 800276c:	2204      	movs	r2, #4
 800276e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8002770:	4b0a      	ldr	r3, [pc, #40]	@ (800279c <MX_DFSDM1_Init+0x68>)
 8002772:	2200      	movs	r2, #0
 8002774:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8002776:	4b09      	ldr	r3, [pc, #36]	@ (800279c <MX_DFSDM1_Init+0x68>)
 8002778:	2201      	movs	r2, #1
 800277a:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 800277c:	4b07      	ldr	r3, [pc, #28]	@ (800279c <MX_DFSDM1_Init+0x68>)
 800277e:	2200      	movs	r2, #0
 8002780:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8002782:	4b06      	ldr	r3, [pc, #24]	@ (800279c <MX_DFSDM1_Init+0x68>)
 8002784:	2200      	movs	r2, #0
 8002786:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8002788:	4804      	ldr	r0, [pc, #16]	@ (800279c <MX_DFSDM1_Init+0x68>)
 800278a:	f002 fb4d 	bl	8004e28 <HAL_DFSDM_ChannelInit>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8002794:	f000 fd46 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8002798:	bf00      	nop
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20000454 	.word	0x20000454
 80027a0:	40016020 	.word	0x40016020

080027a4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80027a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002818 <MX_I2C2_Init+0x74>)
 80027aa:	4a1c      	ldr	r2, [pc, #112]	@ (800281c <MX_I2C2_Init+0x78>)
 80027ac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 80027ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002818 <MX_I2C2_Init+0x74>)
 80027b0:	f640 6214 	movw	r2, #3604	@ 0xe14
 80027b4:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80027b6:	4b18      	ldr	r3, [pc, #96]	@ (8002818 <MX_I2C2_Init+0x74>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027bc:	4b16      	ldr	r3, [pc, #88]	@ (8002818 <MX_I2C2_Init+0x74>)
 80027be:	2201      	movs	r2, #1
 80027c0:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027c2:	4b15      	ldr	r3, [pc, #84]	@ (8002818 <MX_I2C2_Init+0x74>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80027c8:	4b13      	ldr	r3, [pc, #76]	@ (8002818 <MX_I2C2_Init+0x74>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80027ce:	4b12      	ldr	r3, [pc, #72]	@ (8002818 <MX_I2C2_Init+0x74>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027d4:	4b10      	ldr	r3, [pc, #64]	@ (8002818 <MX_I2C2_Init+0x74>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027da:	4b0f      	ldr	r3, [pc, #60]	@ (8002818 <MX_I2C2_Init+0x74>)
 80027dc:	2200      	movs	r2, #0
 80027de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80027e0:	480d      	ldr	r0, [pc, #52]	@ (8002818 <MX_I2C2_Init+0x74>)
 80027e2:	f002 ff8b 	bl	80056fc <HAL_I2C_Init>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80027ec:	f000 fd1a 	bl	8003224 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80027f0:	2100      	movs	r1, #0
 80027f2:	4809      	ldr	r0, [pc, #36]	@ (8002818 <MX_I2C2_Init+0x74>)
 80027f4:	f003 fd3c 	bl	8006270 <HAL_I2CEx_ConfigAnalogFilter>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80027fe:	f000 fd11 	bl	8003224 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002802:	2100      	movs	r1, #0
 8002804:	4804      	ldr	r0, [pc, #16]	@ (8002818 <MX_I2C2_Init+0x74>)
 8002806:	f003 fd7e 	bl	8006306 <HAL_I2CEx_ConfigDigitalFilter>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d001      	beq.n	8002814 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8002810:	f000 fd08 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002814:	bf00      	nop
 8002816:	bd80      	pop	{r7, pc}
 8002818:	2000048c 	.word	0x2000048c
 800281c:	40005800 	.word	0x40005800

08002820 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8002824:	4b0f      	ldr	r3, [pc, #60]	@ (8002864 <MX_QUADSPI_Init+0x44>)
 8002826:	4a10      	ldr	r2, [pc, #64]	@ (8002868 <MX_QUADSPI_Init+0x48>)
 8002828:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800282a:	4b0e      	ldr	r3, [pc, #56]	@ (8002864 <MX_QUADSPI_Init+0x44>)
 800282c:	2202      	movs	r2, #2
 800282e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8002830:	4b0c      	ldr	r3, [pc, #48]	@ (8002864 <MX_QUADSPI_Init+0x44>)
 8002832:	2204      	movs	r2, #4
 8002834:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8002836:	4b0b      	ldr	r3, [pc, #44]	@ (8002864 <MX_QUADSPI_Init+0x44>)
 8002838:	2210      	movs	r2, #16
 800283a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 800283c:	4b09      	ldr	r3, [pc, #36]	@ (8002864 <MX_QUADSPI_Init+0x44>)
 800283e:	2217      	movs	r2, #23
 8002840:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002842:	4b08      	ldr	r3, [pc, #32]	@ (8002864 <MX_QUADSPI_Init+0x44>)
 8002844:	2200      	movs	r2, #0
 8002846:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002848:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <MX_QUADSPI_Init+0x44>)
 800284a:	2200      	movs	r2, #0
 800284c:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800284e:	4805      	ldr	r0, [pc, #20]	@ (8002864 <MX_QUADSPI_Init+0x44>)
 8002850:	f003 ff5c 	bl	800670c <HAL_QSPI_Init>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 800285a:	f000 fce3 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	200004e0 	.word	0x200004e0
 8002868:	a0001000 	.word	0xa0001000

0800286c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b088      	sub	sp, #32
 8002870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002872:	f107 0310 	add.w	r3, r7, #16
 8002876:	2200      	movs	r2, #0
 8002878:	601a      	str	r2, [r3, #0]
 800287a:	605a      	str	r2, [r3, #4]
 800287c:	609a      	str	r2, [r3, #8]
 800287e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002880:	1d3b      	adds	r3, r7, #4
 8002882:	2200      	movs	r2, #0
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
 8002888:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800288a:	4b1e      	ldr	r3, [pc, #120]	@ (8002904 <MX_TIM2_Init+0x98>)
 800288c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002890:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8002892:	4b1c      	ldr	r3, [pc, #112]	@ (8002904 <MX_TIM2_Init+0x98>)
 8002894:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002898:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800289a:	4b1a      	ldr	r3, [pc, #104]	@ (8002904 <MX_TIM2_Init+0x98>)
 800289c:	2200      	movs	r2, #0
 800289e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80028a0:	4b18      	ldr	r3, [pc, #96]	@ (8002904 <MX_TIM2_Init+0x98>)
 80028a2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80028a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028a8:	4b16      	ldr	r3, [pc, #88]	@ (8002904 <MX_TIM2_Init+0x98>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ae:	4b15      	ldr	r3, [pc, #84]	@ (8002904 <MX_TIM2_Init+0x98>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80028b4:	4813      	ldr	r0, [pc, #76]	@ (8002904 <MX_TIM2_Init+0x98>)
 80028b6:	f005 feef 	bl	8008698 <HAL_TIM_Base_Init>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80028c0:	f000 fcb0 	bl	8003224 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80028ca:	f107 0310 	add.w	r3, r7, #16
 80028ce:	4619      	mov	r1, r3
 80028d0:	480c      	ldr	r0, [pc, #48]	@ (8002904 <MX_TIM2_Init+0x98>)
 80028d2:	f006 f9b6 	bl	8008c42 <HAL_TIM_ConfigClockSource>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80028dc:	f000 fca2 	bl	8003224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028e0:	2300      	movs	r3, #0
 80028e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028e8:	1d3b      	adds	r3, r7, #4
 80028ea:	4619      	mov	r1, r3
 80028ec:	4805      	ldr	r0, [pc, #20]	@ (8002904 <MX_TIM2_Init+0x98>)
 80028ee:	f006 fc2f 	bl	8009150 <HAL_TIMEx_MasterConfigSynchronization>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80028f8:	f000 fc94 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80028fc:	bf00      	nop
 80028fe:	3720      	adds	r7, #32
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	20000524 	.word	0x20000524

08002908 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800290c:	4b14      	ldr	r3, [pc, #80]	@ (8002960 <MX_USART3_UART_Init+0x58>)
 800290e:	4a15      	ldr	r2, [pc, #84]	@ (8002964 <MX_USART3_UART_Init+0x5c>)
 8002910:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002912:	4b13      	ldr	r3, [pc, #76]	@ (8002960 <MX_USART3_UART_Init+0x58>)
 8002914:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002918:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800291a:	4b11      	ldr	r3, [pc, #68]	@ (8002960 <MX_USART3_UART_Init+0x58>)
 800291c:	2200      	movs	r2, #0
 800291e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002920:	4b0f      	ldr	r3, [pc, #60]	@ (8002960 <MX_USART3_UART_Init+0x58>)
 8002922:	2200      	movs	r2, #0
 8002924:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002926:	4b0e      	ldr	r3, [pc, #56]	@ (8002960 <MX_USART3_UART_Init+0x58>)
 8002928:	2200      	movs	r2, #0
 800292a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800292c:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <MX_USART3_UART_Init+0x58>)
 800292e:	220c      	movs	r2, #12
 8002930:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002932:	4b0b      	ldr	r3, [pc, #44]	@ (8002960 <MX_USART3_UART_Init+0x58>)
 8002934:	2200      	movs	r2, #0
 8002936:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002938:	4b09      	ldr	r3, [pc, #36]	@ (8002960 <MX_USART3_UART_Init+0x58>)
 800293a:	2200      	movs	r2, #0
 800293c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800293e:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <MX_USART3_UART_Init+0x58>)
 8002940:	2200      	movs	r2, #0
 8002942:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002944:	4b06      	ldr	r3, [pc, #24]	@ (8002960 <MX_USART3_UART_Init+0x58>)
 8002946:	2200      	movs	r2, #0
 8002948:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800294a:	4805      	ldr	r0, [pc, #20]	@ (8002960 <MX_USART3_UART_Init+0x58>)
 800294c:	f006 fca6 	bl	800929c <HAL_UART_Init>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002956:	f000 fc65 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800295a:	bf00      	nop
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20000570 	.word	0x20000570
 8002964:	40004800 	.word	0x40004800

08002968 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800296c:	4b14      	ldr	r3, [pc, #80]	@ (80029c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800296e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002972:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002974:	4b12      	ldr	r3, [pc, #72]	@ (80029c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002976:	2206      	movs	r2, #6
 8002978:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800297a:	4b11      	ldr	r3, [pc, #68]	@ (80029c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800297c:	2202      	movs	r2, #2
 800297e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002980:	4b0f      	ldr	r3, [pc, #60]	@ (80029c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002982:	2202      	movs	r2, #2
 8002984:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8002986:	4b0e      	ldr	r3, [pc, #56]	@ (80029c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002988:	2200      	movs	r2, #0
 800298a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800298c:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800298e:	2200      	movs	r2, #0
 8002990:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002992:	4b0b      	ldr	r3, [pc, #44]	@ (80029c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002994:	2200      	movs	r2, #0
 8002996:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8002998:	4b09      	ldr	r3, [pc, #36]	@ (80029c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800299a:	2200      	movs	r2, #0
 800299c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800299e:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80029a4:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80029aa:	4805      	ldr	r0, [pc, #20]	@ (80029c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80029ac:	f003 fcf7 	bl	800639e <HAL_PCD_Init>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80029b6:	f000 fc35 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	200005f8 	.word	0x200005f8

080029c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b08a      	sub	sp, #40	@ 0x28
 80029c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ca:	f107 0314 	add.w	r3, r7, #20
 80029ce:	2200      	movs	r2, #0
 80029d0:	601a      	str	r2, [r3, #0]
 80029d2:	605a      	str	r2, [r3, #4]
 80029d4:	609a      	str	r2, [r3, #8]
 80029d6:	60da      	str	r2, [r3, #12]
 80029d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80029da:	4bbd      	ldr	r3, [pc, #756]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 80029dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029de:	4abc      	ldr	r2, [pc, #752]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 80029e0:	f043 0310 	orr.w	r3, r3, #16
 80029e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029e6:	4bba      	ldr	r3, [pc, #744]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 80029e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ea:	f003 0310 	and.w	r3, r3, #16
 80029ee:	613b      	str	r3, [r7, #16]
 80029f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029f2:	4bb7      	ldr	r3, [pc, #732]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 80029f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029f6:	4ab6      	ldr	r2, [pc, #728]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 80029f8:	f043 0304 	orr.w	r3, r3, #4
 80029fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029fe:	4bb4      	ldr	r3, [pc, #720]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 8002a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a02:	f003 0304 	and.w	r3, r3, #4
 8002a06:	60fb      	str	r3, [r7, #12]
 8002a08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a0a:	4bb1      	ldr	r3, [pc, #708]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 8002a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a0e:	4ab0      	ldr	r2, [pc, #704]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 8002a10:	f043 0301 	orr.w	r3, r3, #1
 8002a14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a16:	4bae      	ldr	r3, [pc, #696]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 8002a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a22:	4bab      	ldr	r3, [pc, #684]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 8002a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a26:	4aaa      	ldr	r2, [pc, #680]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 8002a28:	f043 0302 	orr.w	r3, r3, #2
 8002a2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a2e:	4ba8      	ldr	r3, [pc, #672]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 8002a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a32:	f003 0302 	and.w	r3, r3, #2
 8002a36:	607b      	str	r3, [r7, #4]
 8002a38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a3a:	4ba5      	ldr	r3, [pc, #660]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 8002a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a3e:	4aa4      	ldr	r2, [pc, #656]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 8002a40:	f043 0308 	orr.w	r3, r3, #8
 8002a44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a46:	4ba2      	ldr	r3, [pc, #648]	@ (8002cd0 <MX_GPIO_Init+0x30c>)
 8002a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a4a:	f003 0308 	and.w	r3, r3, #8
 8002a4e:	603b      	str	r3, [r7, #0]
 8002a50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8002a52:	2200      	movs	r2, #0
 8002a54:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8002a58:	489e      	ldr	r0, [pc, #632]	@ (8002cd4 <MX_GPIO_Init+0x310>)
 8002a5a:	f002 fe05 	bl	8005668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f248 1104 	movw	r1, #33028	@ 0x8104
 8002a64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a68:	f002 fdfe 	bl	8005668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f24b 0114 	movw	r1, #45076	@ 0xb014
 8002a72:	4899      	ldr	r0, [pc, #612]	@ (8002cd8 <MX_GPIO_Init+0x314>)
 8002a74:	f002 fdf8 	bl	8005668 <HAL_GPIO_WritePin>
                          |ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f241 0181 	movw	r1, #4225	@ 0x1081
 8002a7e:	4897      	ldr	r0, [pc, #604]	@ (8002cdc <MX_GPIO_Init+0x318>)
 8002a80:	f002 fdf2 	bl	8005668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8002a84:	2201      	movs	r2, #1
 8002a86:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002a8a:	4894      	ldr	r0, [pc, #592]	@ (8002cdc <MX_GPIO_Init+0x318>)
 8002a8c:	f002 fdec 	bl	8005668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8002a90:	2200      	movs	r2, #0
 8002a92:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8002a96:	4892      	ldr	r0, [pc, #584]	@ (8002ce0 <MX_GPIO_Init+0x31c>)
 8002a98:	f002 fde6 	bl	8005668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	2120      	movs	r1, #32
 8002aa0:	488d      	ldr	r0, [pc, #564]	@ (8002cd8 <MX_GPIO_Init+0x314>)
 8002aa2:	f002 fde1 	bl	8005668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	488a      	ldr	r0, [pc, #552]	@ (8002cd4 <MX_GPIO_Init+0x310>)
 8002aac:	f002 fddc 	bl	8005668 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8002ab0:	f240 1315 	movw	r3, #277	@ 0x115
 8002ab4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ac2:	f107 0314 	add.w	r3, r7, #20
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4882      	ldr	r0, [pc, #520]	@ (8002cd4 <MX_GPIO_Init+0x310>)
 8002aca:	f002 fb17 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8002ace:	236a      	movs	r3, #106	@ 0x6a
 8002ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ad2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002ad6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002adc:	f107 0314 	add.w	r3, r7, #20
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	487c      	ldr	r0, [pc, #496]	@ (8002cd4 <MX_GPIO_Init+0x310>)
 8002ae4:	f002 fb0a 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8002ae8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002aec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002aee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af4:	2300      	movs	r3, #0
 8002af6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8002af8:	f107 0314 	add.w	r3, r7, #20
 8002afc:	4619      	mov	r1, r3
 8002afe:	4878      	ldr	r0, [pc, #480]	@ (8002ce0 <MX_GPIO_Init+0x31c>)
 8002b00:	f002 fafc 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8002b04:	233f      	movs	r3, #63	@ 0x3f
 8002b06:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002b08:	230b      	movs	r3, #11
 8002b0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b10:	f107 0314 	add.w	r3, r7, #20
 8002b14:	4619      	mov	r1, r3
 8002b16:	4872      	ldr	r0, [pc, #456]	@ (8002ce0 <MX_GPIO_Init+0x31c>)
 8002b18:	f002 faf0 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b20:	2302      	movs	r3, #2
 8002b22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002b2c:	2308      	movs	r3, #8
 8002b2e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b30:	f107 0314 	add.w	r3, r7, #20
 8002b34:	4619      	mov	r1, r3
 8002b36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b3a:	f002 fadf 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8002b3e:	f248 1304 	movw	r3, #33028	@ 0x8104
 8002b42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b44:	2301      	movs	r3, #1
 8002b46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b50:	f107 0314 	add.w	r3, r7, #20
 8002b54:	4619      	mov	r1, r3
 8002b56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b5a:	f002 facf 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8002b5e:	2310      	movs	r3, #16
 8002b60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002b62:	230b      	movs	r3, #11
 8002b64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b66:	2300      	movs	r3, #0
 8002b68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8002b6a:	f107 0314 	add.w	r3, r7, #20
 8002b6e:	4619      	mov	r1, r3
 8002b70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b74:	f002 fac2 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8002b78:	23e0      	movs	r3, #224	@ 0xe0
 8002b7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b84:	2303      	movs	r3, #3
 8002b86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b88:	2305      	movs	r3, #5
 8002b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b8c:	f107 0314 	add.w	r3, r7, #20
 8002b90:	4619      	mov	r1, r3
 8002b92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b96:	f002 fab1 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b9e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002ba2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8002ba8:	f107 0314 	add.w	r3, r7, #20
 8002bac:	4619      	mov	r1, r3
 8002bae:	484a      	ldr	r0, [pc, #296]	@ (8002cd8 <MX_GPIO_Init+0x314>)
 8002bb0:	f002 faa4 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002bb8:	230b      	movs	r3, #11
 8002bba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8002bc0:	f107 0314 	add.w	r3, r7, #20
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4844      	ldr	r0, [pc, #272]	@ (8002cd8 <MX_GPIO_Init+0x314>)
 8002bc8:	f002 fa98 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8002bcc:	f24b 0334 	movw	r3, #45108	@ 0xb034
 8002bd0:	617b      	str	r3, [r7, #20]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bde:	f107 0314 	add.w	r3, r7, #20
 8002be2:	4619      	mov	r1, r3
 8002be4:	483c      	ldr	r0, [pc, #240]	@ (8002cd8 <MX_GPIO_Init+0x314>)
 8002be6:	f002 fa89 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8002bea:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8002bee:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002bf0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002bf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bfa:	f107 0314 	add.w	r3, r7, #20
 8002bfe:	4619      	mov	r1, r3
 8002c00:	4836      	ldr	r0, [pc, #216]	@ (8002cdc <MX_GPIO_Init+0x318>)
 8002c02:	f002 fa7b 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8002c06:	f243 0381 	movw	r3, #12417	@ 0x3081
 8002c0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c10:	2300      	movs	r3, #0
 8002c12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c14:	2300      	movs	r3, #0
 8002c16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c18:	f107 0314 	add.w	r3, r7, #20
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	482f      	ldr	r0, [pc, #188]	@ (8002cdc <MX_GPIO_Init+0x318>)
 8002c20:	f002 fa6c 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8002c24:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002c28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c32:	2300      	movs	r3, #0
 8002c34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c36:	f107 0314 	add.w	r3, r7, #20
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	4828      	ldr	r0, [pc, #160]	@ (8002ce0 <MX_GPIO_Init+0x31c>)
 8002c3e:	f002 fa5d 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8002c42:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002c46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c48:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002c4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c52:	f107 0314 	add.w	r3, r7, #20
 8002c56:	4619      	mov	r1, r3
 8002c58:	4821      	ldr	r0, [pc, #132]	@ (8002ce0 <MX_GPIO_Init+0x31c>)
 8002c5a:	f002 fa4f 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8002c5e:	2302      	movs	r3, #2
 8002c60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c62:	2302      	movs	r3, #2
 8002c64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c6e:	2305      	movs	r3, #5
 8002c70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8002c72:	f107 0314 	add.w	r3, r7, #20
 8002c76:	4619      	mov	r1, r3
 8002c78:	4818      	ldr	r0, [pc, #96]	@ (8002cdc <MX_GPIO_Init+0x318>)
 8002c7a:	f002 fa3f 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8002c7e:	2378      	movs	r3, #120	@ 0x78
 8002c80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c82:	2302      	movs	r3, #2
 8002c84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c86:	2300      	movs	r3, #0
 8002c88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c8e:	2307      	movs	r3, #7
 8002c90:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c92:	f107 0314 	add.w	r3, r7, #20
 8002c96:	4619      	mov	r1, r3
 8002c98:	4810      	ldr	r0, [pc, #64]	@ (8002cdc <MX_GPIO_Init+0x318>)
 8002c9a:	f002 fa2f 	bl	80050fc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8002c9e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002ca2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ca4:	2312      	movs	r3, #18
 8002ca6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cac:	2303      	movs	r3, #3
 8002cae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cb0:	2304      	movs	r3, #4
 8002cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cb4:	f107 0314 	add.w	r3, r7, #20
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4807      	ldr	r0, [pc, #28]	@ (8002cd8 <MX_GPIO_Init+0x314>)
 8002cbc:	f002 fa1e 	bl	80050fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	2105      	movs	r1, #5
 8002cc4:	2017      	movs	r0, #23
 8002cc6:	f002 f878 	bl	8004dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002cca:	2017      	movs	r0, #23
 8002ccc:	e00a      	b.n	8002ce4 <MX_GPIO_Init+0x320>
 8002cce:	bf00      	nop
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	48001000 	.word	0x48001000
 8002cd8:	48000400 	.word	0x48000400
 8002cdc:	48000c00 	.word	0x48000c00
 8002ce0:	48000800 	.word	0x48000800
 8002ce4:	f002 f885 	bl	8004df2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002ce8:	2200      	movs	r2, #0
 8002cea:	2105      	movs	r1, #5
 8002cec:	2028      	movs	r0, #40	@ 0x28
 8002cee:	f002 f864 	bl	8004dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002cf2:	2028      	movs	r0, #40	@ 0x28
 8002cf4:	f002 f87d 	bl	8004df2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8002cf8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002cfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002cfe:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002d02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d04:	2300      	movs	r3, #0
 8002d06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8002d08:	f107 0314 	add.w	r3, r7, #20
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4807      	ldr	r0, [pc, #28]	@ (8002d2c <MX_GPIO_Init+0x368>)
 8002d10:	f002 f9f4 	bl	80050fc <HAL_GPIO_Init>


  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002d14:	2200      	movs	r2, #0
 8002d16:	2105      	movs	r1, #5
 8002d18:	2028      	movs	r0, #40	@ 0x28
 8002d1a:	f002 f84e 	bl	8004dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002d1e:	2028      	movs	r0, #40	@ 0x28
 8002d20:	f002 f867 	bl	8004df2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002d24:	bf00      	nop
 8002d26:	3728      	adds	r7, #40	@ 0x28
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	48000800 	.word	0x48000800

08002d30 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BUTTON_EXTI13_Pin)
 8002d3a:	88fb      	ldrh	r3, [r7, #6]
 8002d3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d40:	d102      	bne.n	8002d48 <HAL_GPIO_EXTI_Callback+0x18>
    {
        calib_btn_pressed = 1;
 8002d42:	4b04      	ldr	r3, [pc, #16]	@ (8002d54 <HAL_GPIO_EXTI_Callback+0x24>)
 8002d44:	2201      	movs	r2, #1
 8002d46:	701a      	strb	r2, [r3, #0]


    }
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	20000c19 	.word	0x20000c19

08002d58 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d68:	d104      	bne.n	8002d74 <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		osSemaphoreRelease(accelSemHandle);
 8002d6a:	4b04      	ldr	r3, [pc, #16]	@ (8002d7c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f008 fe7e 	bl	800ba70 <osSemaphoreRelease>
	}
}
 8002d74:	bf00      	nop
 8002d76:	3708      	adds	r7, #8
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	20000ae4 	.word	0x20000ae4

08002d80 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b09a      	sub	sp, #104	@ 0x68
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	int16_t xyz[3];
	    float gxyz[3];
	  for(;;)
	  {
		  MX_BlueNRG_MS_Process();
 8002d88:	f7fe fa56 	bl	8001238 <MX_BlueNRG_MS_Process>
		  if(osSemaphoreAcquire(accelSemHandle,osWaitForever) == osOK)
 8002d8c:	4bbc      	ldr	r3, [pc, #752]	@ (8003080 <StartDefaultTask+0x300>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f04f 31ff 	mov.w	r1, #4294967295
 8002d94:	4618      	mov	r0, r3
 8002d96:	f008 fe19 	bl	800b9cc <osSemaphoreAcquire>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f040 8231 	bne.w	8003204 <StartDefaultTask+0x484>
		  				{
		  	    		 	 	 	BSP_ACCELERO_AccGetXYZ(xyz);
 8002da2:	f107 0320 	add.w	r3, r7, #32
 8002da6:	4618      	mov	r0, r3
 8002da8:	f001 fabe 	bl	8004328 <BSP_ACCELERO_AccGetXYZ>
		  	    		            BSP_GYRO_GetXYZ(gxyz);
 8002dac:	f107 0314 	add.w	r3, r7, #20
 8002db0:	4618      	mov	r0, r3
 8002db2:	f001 fb15 	bl	80043e0 <BSP_GYRO_GetXYZ>

		  	    		            float ax = (float)xyz[0];
 8002db6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8002dba:	ee07 3a90 	vmov	s15, r3
 8002dbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dc2:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		  	    		            float ay = (float)xyz[1];
 8002dc6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8002dca:	ee07 3a90 	vmov	s15, r3
 8002dce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dd2:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		  	    		            float az = (float)xyz[2];
 8002dd6:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8002dda:	ee07 3a90 	vmov	s15, r3
 8002dde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002de2:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

		  	    		            float gx = gxyz[0];
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	653b      	str	r3, [r7, #80]	@ 0x50
		  	    		            float gy = gxyz[1];
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	64fb      	str	r3, [r7, #76]	@ 0x4c
		  	    		            float gz = gxyz[2];
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	64bb      	str	r3, [r7, #72]	@ 0x48

		  	    		            // 2.  bias
		  	    		            remove_bias(ax, ay, az, gx, gy, gz);
 8002df2:	edd7 2a12 	vldr	s5, [r7, #72]	@ 0x48
 8002df6:	ed97 2a13 	vldr	s4, [r7, #76]	@ 0x4c
 8002dfa:	edd7 1a14 	vldr	s3, [r7, #80]	@ 0x50
 8002dfe:	ed97 1a15 	vldr	s2, [r7, #84]	@ 0x54
 8002e02:	edd7 0a16 	vldr	s1, [r7, #88]	@ 0x58
 8002e06:	ed97 0a17 	vldr	s0, [r7, #92]	@ 0x5c
 8002e0a:	f7ff fb47 	bl	800249c <remove_bias>

		  	    		            // 3. FIR 
		  	    		            for (int axis = 0; axis < 3; axis++)
 8002e0e:	2300      	movs	r3, #0
 8002e10:	667b      	str	r3, [r7, #100]	@ 0x64
 8002e12:	e026      	b.n	8002e62 <StartDefaultTask+0xe2>
		  	    		            {
		  	    		                arm_fir_f32(&acc_fir[axis],  &acc_corr[axis],  &acc_filt[axis], 1);
 8002e14:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002e16:	4613      	mov	r3, r2
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	4413      	add	r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	4a99      	ldr	r2, [pc, #612]	@ (8003084 <StartDefaultTask+0x304>)
 8002e20:	1898      	adds	r0, r3, r2
 8002e22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	4a98      	ldr	r2, [pc, #608]	@ (8003088 <StartDefaultTask+0x308>)
 8002e28:	1899      	adds	r1, r3, r2
 8002e2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	4a97      	ldr	r2, [pc, #604]	@ (800308c <StartDefaultTask+0x30c>)
 8002e30:	441a      	add	r2, r3
 8002e32:	2301      	movs	r3, #1
 8002e34:	f7ff f9bf 	bl	80021b6 <arm_fir_f32>
		  	    		                arm_fir_f32(&gyro_fir[axis], &gyro_corr[axis], &gyro_filt[axis], 1);
 8002e38:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	4413      	add	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	4a93      	ldr	r2, [pc, #588]	@ (8003090 <StartDefaultTask+0x310>)
 8002e44:	1898      	adds	r0, r3, r2
 8002e46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4a92      	ldr	r2, [pc, #584]	@ (8003094 <StartDefaultTask+0x314>)
 8002e4c:	1899      	adds	r1, r3, r2
 8002e4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	4a91      	ldr	r2, [pc, #580]	@ (8003098 <StartDefaultTask+0x318>)
 8002e54:	441a      	add	r2, r3
 8002e56:	2301      	movs	r3, #1
 8002e58:	f7ff f9ad 	bl	80021b6 <arm_fir_f32>
		  	    		            for (int axis = 0; axis < 3; axis++)
 8002e5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e5e:	3301      	adds	r3, #1
 8002e60:	667b      	str	r3, [r7, #100]	@ 0x64
 8002e62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	ddd5      	ble.n	8002e14 <StartDefaultTask+0x94>
		  	    		            }

		  	    		            // 4. magnitude
		  	    		            compute_acc_magnitude();
 8002e68:	f7ff fb72 	bl	8002550 <compute_acc_magnitude>


		  	    		            acc_mag = acc_mag *ACC_SENS_2G*1000;
 8002e6c:	4b8b      	ldr	r3, [pc, #556]	@ (800309c <StartDefaultTask+0x31c>)
 8002e6e:	edd3 7a00 	vldr	s15, [r3]
 8002e72:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 80030a0 <StartDefaultTask+0x320>
 8002e76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e7a:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 80030a4 <StartDefaultTask+0x324>
 8002e7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e82:	4b86      	ldr	r3, [pc, #536]	@ (800309c <StartDefaultTask+0x31c>)
 8002e84:	edc3 7a00 	vstr	s15, [r3]
		  									} DoorState;

		  									static DoorState state = DOOR_OPEN;

		  									// ====================== Step 1.  ==========================
		  									float gyro_rate = gyro_filt[DOOR_AXIS] * DOOR_SIGN / 1000.0f;   // deg/s
 8002e88:	4b83      	ldr	r3, [pc, #524]	@ (8003098 <StartDefaultTask+0x318>)
 8002e8a:	edd3 7a00 	vldr	s15, [r3]
 8002e8e:	eeb1 7a67 	vneg.f32	s14, s15
 8002e92:	eddf 6a84 	vldr	s13, [pc, #528]	@ 80030a4 <StartDefaultTask+0x324>
 8002e96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e9a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		  									int16_t mxyz[3];
		  									static float heading_ref = 0.0f;   //  heading 
		  									static int ref_set = 0;

		  									// 
		  									BSP_MAGNETO_GetXYZ(mxyz);
 8002e9e:	f107 030c 	add.w	r3, r7, #12
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f001 fae0 	bl	8004468 <BSP_MAGNETO_GetXYZ>

		  									float my = (float)mxyz[1];
 8002ea8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002eac:	ee07 3a90 	vmov	s15, r3
 8002eb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002eb4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		  									float mz = (float)mxyz[2];
 8002eb8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002ebc:	ee07 3a90 	vmov	s15, r3
 8002ec0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ec4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

		  									//  heading atan2
		  									float heading_rad = atan2f(mz, my);
 8002ec8:	edd7 0a10 	vldr	s1, [r7, #64]	@ 0x40
 8002ecc:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8002ed0:	f010 fb56 	bl	8013580 <atan2f>
 8002ed4:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
		  									float heading_deg = heading_rad * 180.0f / M_PI;
 8002ed8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002edc:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 80030a8 <StartDefaultTask+0x328>
 8002ee0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ee4:	ee17 0a90 	vmov	r0, s15
 8002ee8:	f7fd fb2e 	bl	8000548 <__aeabi_f2d>
 8002eec:	a362      	add	r3, pc, #392	@ (adr r3, 8003078 <StartDefaultTask+0x2f8>)
 8002eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef2:	f7fd fcab 	bl	800084c <__aeabi_ddiv>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	460b      	mov	r3, r1
 8002efa:	4610      	mov	r0, r2
 8002efc:	4619      	mov	r1, r3
 8002efe:	f7fd fe73 	bl	8000be8 <__aeabi_d2f>
 8002f02:	4603      	mov	r3, r0
 8002f04:	637b      	str	r3, [r7, #52]	@ 0x34

		  									//  heading  0 
		  									if (!ref_set && calib_step == 0) {
 8002f06:	4b69      	ldr	r3, [pc, #420]	@ (80030ac <StartDefaultTask+0x32c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d10a      	bne.n	8002f24 <StartDefaultTask+0x1a4>
 8002f0e:	4b68      	ldr	r3, [pc, #416]	@ (80030b0 <StartDefaultTask+0x330>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d105      	bne.n	8002f24 <StartDefaultTask+0x1a4>
		  										heading_ref = heading_deg;
 8002f18:	4a66      	ldr	r2, [pc, #408]	@ (80030b4 <StartDefaultTask+0x334>)
 8002f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f1c:	6013      	str	r3, [r2, #0]
		  										ref_set = 1;
 8002f1e:	4b63      	ldr	r3, [pc, #396]	@ (80030ac <StartDefaultTask+0x32c>)
 8002f20:	2201      	movs	r2, #1
 8002f22:	601a      	str	r2, [r3, #0]
		  									}

		  									// 
		  									float door_angle = heading_deg - heading_ref;
 8002f24:	4b63      	ldr	r3, [pc, #396]	@ (80030b4 <StartDefaultTask+0x334>)
 8002f26:	edd3 7a00 	vldr	s15, [r3]
 8002f2a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002f2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f32:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

		  									//  -180 ~ +180 
		  									if (door_angle > 180.0f)  door_angle -= 360.0f;
 8002f36:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002f3a:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 80030a8 <StartDefaultTask+0x328>
 8002f3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f46:	dd07      	ble.n	8002f58 <StartDefaultTask+0x1d8>
 8002f48:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002f4c:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80030b8 <StartDefaultTask+0x338>
 8002f50:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f54:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		  									if (door_angle < -180.0f) door_angle += 360.0f;
 8002f58:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002f5c:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 80030bc <StartDefaultTask+0x33c>
 8002f60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f68:	d507      	bpl.n	8002f7a <StartDefaultTask+0x1fa>
 8002f6a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002f6e:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80030b8 <StartDefaultTask+0x338>
 8002f72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f76:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

		  									if (calib_btn_pressed) {
 8002f7a:	4b51      	ldr	r3, [pc, #324]	@ (80030c0 <StartDefaultTask+0x340>)
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d027      	beq.n	8002fd4 <StartDefaultTask+0x254>
		  									    calib_btn_pressed = 0;   // consume event
 8002f84:	4b4e      	ldr	r3, [pc, #312]	@ (80030c0 <StartDefaultTask+0x340>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	701a      	strb	r2, [r3, #0]

		  									    if (calib_step == 0) {
 8002f8a:	4b49      	ldr	r3, [pc, #292]	@ (80030b0 <StartDefaultTask+0x330>)
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d10d      	bne.n	8002fb0 <StartDefaultTask+0x230>
		  									        angle_open_cal = door_angle - MARGIN;
 8002f94:	4b4b      	ldr	r3, [pc, #300]	@ (80030c4 <StartDefaultTask+0x344>)
 8002f96:	edd3 7a00 	vldr	s15, [r3]
 8002f9a:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8002f9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fa2:	4b49      	ldr	r3, [pc, #292]	@ (80030c8 <StartDefaultTask+0x348>)
 8002fa4:	edc3 7a00 	vstr	s15, [r3]
		  									        calib_step = 1;
 8002fa8:	4b41      	ldr	r3, [pc, #260]	@ (80030b0 <StartDefaultTask+0x330>)
 8002faa:	2201      	movs	r2, #1
 8002fac:	701a      	strb	r2, [r3, #0]
 8002fae:	e011      	b.n	8002fd4 <StartDefaultTask+0x254>
		  									     //   printf("[CALIB] Open raw = %.2f  final = %.2f\n",
		  									             //  door_angle, angle_open_cal);
		  									    }
		  									    else if (calib_step == 1) {
 8002fb0:	4b3f      	ldr	r3, [pc, #252]	@ (80030b0 <StartDefaultTask+0x330>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d10c      	bne.n	8002fd4 <StartDefaultTask+0x254>
		  									        angle_close_cal = door_angle + MARGIN;
 8002fba:	4b42      	ldr	r3, [pc, #264]	@ (80030c4 <StartDefaultTask+0x344>)
 8002fbc:	ed93 7a00 	vldr	s14, [r3]
 8002fc0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002fc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc8:	4b40      	ldr	r3, [pc, #256]	@ (80030cc <StartDefaultTask+0x34c>)
 8002fca:	edc3 7a00 	vstr	s15, [r3]
		  									        calib_step = 2;
 8002fce:	4b38      	ldr	r3, [pc, #224]	@ (80030b0 <StartDefaultTask+0x330>)
 8002fd0:	2202      	movs	r2, #2
 8002fd2:	701a      	strb	r2, [r3, #0]

		  									//printf("MAG: my=%.1f mz=%.1f  door_angle=%.2f deg\r\n", my, mz, door_angle);


		  									// ====================== Step 2.  ==========================
		  									if (calib_step < 2)
 8002fd4:	4b36      	ldr	r3, [pc, #216]	@ (80030b0 <StartDefaultTask+0x330>)
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	f240 8116 	bls.w	800320c <StartDefaultTask+0x48c>
		  									    //   
		  									   // printf("[CALIB] Current angle = %.2f deg\r\n", door_angle);
		  									    continue;   // skip state machine
		  									}

		  									switch(state)
 8002fe0:	4b3b      	ldr	r3, [pc, #236]	@ (80030d0 <StartDefaultTask+0x350>)
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	2b03      	cmp	r3, #3
 8002fe6:	f200 810d 	bhi.w	8003204 <StartDefaultTask+0x484>
 8002fea:	a201      	add	r2, pc, #4	@ (adr r2, 8002ff0 <StartDefaultTask+0x270>)
 8002fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff0:	08003001 	.word	0x08003001
 8002ff4:	080030ed 	.word	0x080030ed
 8002ff8:	08003165 	.word	0x08003165
 8002ffc:	0800318d 	.word	0x0800318d
		  									{
		  									case DOOR_CLOSED:
		  										 const float KNOCK_THR = 300.0f;   //  (mg)
 8003000:	4b34      	ldr	r3, [pc, #208]	@ (80030d4 <StartDefaultTask+0x354>)
 8003002:	633b      	str	r3, [r7, #48]	@ 0x30
		  										    if (acc_mag > KNOCK_THR) {
 8003004:	4b25      	ldr	r3, [pc, #148]	@ (800309c <StartDefaultTask+0x31c>)
 8003006:	edd3 7a00 	vldr	s15, [r3]
 800300a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800300e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003016:	d502      	bpl.n	800301e <StartDefaultTask+0x29e>
		  										        event_knock_detected = 1;
 8003018:	4b2f      	ldr	r3, [pc, #188]	@ (80030d8 <StartDefaultTask+0x358>)
 800301a:	2201      	movs	r2, #1
 800301c:	701a      	strb	r2, [r3, #0]
		  										       //printf("[EVENT] Knock detected! acc_mag=%.1f\r\n", acc_mag);
		  										    }

		  										    const float TWIST_THR = 20.0f;   // deg/s
 800301e:	4b2f      	ldr	r3, [pc, #188]	@ (80030dc <StartDefaultTask+0x35c>)
 8003020:	62fb      	str	r3, [r7, #44]	@ 0x2c
		  										    float gz_dps = gyro_filt[2] / 1000.0f;   //  Z  deg/s 
 8003022:	4b1d      	ldr	r3, [pc, #116]	@ (8003098 <StartDefaultTask+0x318>)
 8003024:	ed93 7a02 	vldr	s14, [r3, #8]
 8003028:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80030a4 <StartDefaultTask+0x324>
 800302c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003030:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		  										    if (fabsf(gz_dps) > TWIST_THR) {
 8003034:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003038:	eef0 7ae7 	vabs.f32	s15, s15
 800303c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003040:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003048:	d502      	bpl.n	8003050 <StartDefaultTask+0x2d0>
		  										        event_handle_twist = 1;
 800304a:	4b25      	ldr	r3, [pc, #148]	@ (80030e0 <StartDefaultTask+0x360>)
 800304c:	2201      	movs	r2, #1
 800304e:	701a      	strb	r2, [r3, #0]
		  										        //printf("[EVENT] Handle twist detected! gz=%.1f dps\r\n", gz_dps);
		  										    }

		  										if (gyro_rate > VEL_OPEN_THR) {
 8003050:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003054:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8003058:	eef4 7ac7 	vcmpe.f32	s15, s14
 800305c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003060:	dc00      	bgt.n	8003064 <StartDefaultTask+0x2e4>
		  											state = DOOR_OPENING;
		  											door_state_global =DOOR_OPENING;
		  											debounce = 0;
		  											//printf("[EVENT] Door opening...\r\n");
		  										}
		  										break;
 8003062:	e0cf      	b.n	8003204 <StartDefaultTask+0x484>
		  											state = DOOR_OPENING;
 8003064:	4b1a      	ldr	r3, [pc, #104]	@ (80030d0 <StartDefaultTask+0x350>)
 8003066:	2201      	movs	r2, #1
 8003068:	701a      	strb	r2, [r3, #0]
		  											door_state_global =DOOR_OPENING;
 800306a:	4b1e      	ldr	r3, [pc, #120]	@ (80030e4 <StartDefaultTask+0x364>)
 800306c:	2201      	movs	r2, #1
 800306e:	701a      	strb	r2, [r3, #0]
		  											debounce = 0;
 8003070:	4b1d      	ldr	r3, [pc, #116]	@ (80030e8 <StartDefaultTask+0x368>)
 8003072:	2200      	movs	r2, #0
 8003074:	601a      	str	r2, [r3, #0]
		  										break;
 8003076:	e0c5      	b.n	8003204 <StartDefaultTask+0x484>
 8003078:	54442d18 	.word	0x54442d18
 800307c:	400921fb 	.word	0x400921fb
 8003080:	20000ae4 	.word	0x20000ae4
 8003084:	20000b04 	.word	0x20000b04
 8003088:	20000bdc 	.word	0x20000bdc
 800308c:	20000be8 	.word	0x20000be8
 8003090:	20000b28 	.word	0x20000b28
 8003094:	20000bf4 	.word	0x20000bf4
 8003098:	20000c00 	.word	0x20000c00
 800309c:	20000c0c 	.word	0x20000c0c
 80030a0:	387fda40 	.word	0x387fda40
 80030a4:	447a0000 	.word	0x447a0000
 80030a8:	43340000 	.word	0x43340000
 80030ac:	20000c1c 	.word	0x20000c1c
 80030b0:	20000c18 	.word	0x20000c18
 80030b4:	20000c20 	.word	0x20000c20
 80030b8:	43b40000 	.word	0x43b40000
 80030bc:	c3340000 	.word	0xc3340000
 80030c0:	20000c19 	.word	0x20000c19
 80030c4:	20000034 	.word	0x20000034
 80030c8:	20000c10 	.word	0x20000c10
 80030cc:	20000c14 	.word	0x20000c14
 80030d0:	20000038 	.word	0x20000038
 80030d4:	43960000 	.word	0x43960000
 80030d8:	20000ae1 	.word	0x20000ae1
 80030dc:	41a00000 	.word	0x41a00000
 80030e0:	20000ae2 	.word	0x20000ae2
 80030e4:	20000ae0 	.word	0x20000ae0
 80030e8:	20000c24 	.word	0x20000c24


		  									case DOOR_OPENING:

		  										if (fabsf(gyro_rate) < VEL_STOP_THR) {
 80030ec:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80030f0:	eef0 7ae7 	vabs.f32	s15, s15
 80030f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80030f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003100:	d519      	bpl.n	8003136 <StartDefaultTask+0x3b6>
		  											debounce++;
 8003102:	4b43      	ldr	r3, [pc, #268]	@ (8003210 <StartDefaultTask+0x490>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	3301      	adds	r3, #1
 8003108:	4a41      	ldr	r2, [pc, #260]	@ (8003210 <StartDefaultTask+0x490>)
 800310a:	6013      	str	r3, [r2, #0]
		  											if (debounce >= DEBOUNCE_COUNT && door_angle > ANGLE_OPEN_THR) {
 800310c:	4b40      	ldr	r3, [pc, #256]	@ (8003210 <StartDefaultTask+0x490>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2b09      	cmp	r3, #9
 8003112:	dd13      	ble.n	800313c <StartDefaultTask+0x3bc>
 8003114:	4b3f      	ldr	r3, [pc, #252]	@ (8003214 <StartDefaultTask+0x494>)
 8003116:	edd3 7a00 	vldr	s15, [r3]
 800311a:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800311e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003126:	dd09      	ble.n	800313c <StartDefaultTask+0x3bc>
		  												state = DOOR_OPEN;
 8003128:	4b3b      	ldr	r3, [pc, #236]	@ (8003218 <StartDefaultTask+0x498>)
 800312a:	2202      	movs	r2, #2
 800312c:	701a      	strb	r2, [r3, #0]
		  												door_state_global =DOOR_OPEN;
 800312e:	4b3b      	ldr	r3, [pc, #236]	@ (800321c <StartDefaultTask+0x49c>)
 8003130:	2202      	movs	r2, #2
 8003132:	701a      	strb	r2, [r3, #0]
 8003134:	e002      	b.n	800313c <StartDefaultTask+0x3bc>
		  												//printf("[EVENT] Door fully open (angle=%.1f)\r\n", door_angle);
		  											}
		  										}
		  										else debounce = 0;
 8003136:	4b36      	ldr	r3, [pc, #216]	@ (8003210 <StartDefaultTask+0x490>)
 8003138:	2200      	movs	r2, #0
 800313a:	601a      	str	r2, [r3, #0]

		  										if (gyro_rate < VEL_CLOSE_THR) {
 800313c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003140:	eeb9 7a08 	vmov.f32	s14, #152	@ 0xc0c00000 -6.0
 8003144:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314c:	d400      	bmi.n	8003150 <StartDefaultTask+0x3d0>
		  											state = DOOR_CLOSING;
		  											door_state_global =DOOR_CLOSING;
		  											debounce = 0;
		  											//printf("[EVENT] Door closing (from mid / open)\r\n");
		  										}
		  										break;
 800314e:	e059      	b.n	8003204 <StartDefaultTask+0x484>
		  											state = DOOR_CLOSING;
 8003150:	4b31      	ldr	r3, [pc, #196]	@ (8003218 <StartDefaultTask+0x498>)
 8003152:	2203      	movs	r2, #3
 8003154:	701a      	strb	r2, [r3, #0]
		  											door_state_global =DOOR_CLOSING;
 8003156:	4b31      	ldr	r3, [pc, #196]	@ (800321c <StartDefaultTask+0x49c>)
 8003158:	2203      	movs	r2, #3
 800315a:	701a      	strb	r2, [r3, #0]
		  											debounce = 0;
 800315c:	4b2c      	ldr	r3, [pc, #176]	@ (8003210 <StartDefaultTask+0x490>)
 800315e:	2200      	movs	r2, #0
 8003160:	601a      	str	r2, [r3, #0]
		  										break;
 8003162:	e04f      	b.n	8003204 <StartDefaultTask+0x484>


		  									case DOOR_OPEN:

		  										if (gyro_rate < VEL_CLOSE_THR) {
 8003164:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003168:	eeb9 7a08 	vmov.f32	s14, #152	@ 0xc0c00000 -6.0
 800316c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003174:	d400      	bmi.n	8003178 <StartDefaultTask+0x3f8>
		  											state = DOOR_CLOSING;
		  											door_state_global =DOOR_CLOSING;
		  											debounce = 0;
		  											//printf("[EVENT] Door closing...\r\n");
		  										}
		  										break;
 8003176:	e045      	b.n	8003204 <StartDefaultTask+0x484>
		  											state = DOOR_CLOSING;
 8003178:	4b27      	ldr	r3, [pc, #156]	@ (8003218 <StartDefaultTask+0x498>)
 800317a:	2203      	movs	r2, #3
 800317c:	701a      	strb	r2, [r3, #0]
		  											door_state_global =DOOR_CLOSING;
 800317e:	4b27      	ldr	r3, [pc, #156]	@ (800321c <StartDefaultTask+0x49c>)
 8003180:	2203      	movs	r2, #3
 8003182:	701a      	strb	r2, [r3, #0]
		  											debounce = 0;
 8003184:	4b22      	ldr	r3, [pc, #136]	@ (8003210 <StartDefaultTask+0x490>)
 8003186:	2200      	movs	r2, #0
 8003188:	601a      	str	r2, [r3, #0]
		  										break;
 800318a:	e03b      	b.n	8003204 <StartDefaultTask+0x484>


		  									case DOOR_CLOSING:

		  										if (fabsf(gyro_rate) < VEL_STOP_THR) {
 800318c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003190:	eef0 7ae7 	vabs.f32	s15, s15
 8003194:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003198:	eef4 7ac7 	vcmpe.f32	s15, s14
 800319c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a0:	d519      	bpl.n	80031d6 <StartDefaultTask+0x456>
		  											debounce++;
 80031a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003210 <StartDefaultTask+0x490>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	3301      	adds	r3, #1
 80031a8:	4a19      	ldr	r2, [pc, #100]	@ (8003210 <StartDefaultTask+0x490>)
 80031aa:	6013      	str	r3, [r2, #0]
		  											if (debounce >= DEBOUNCE_COUNT && door_angle < ANGLE_CLOSE_THR) {
 80031ac:	4b18      	ldr	r3, [pc, #96]	@ (8003210 <StartDefaultTask+0x490>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2b09      	cmp	r3, #9
 80031b2:	dd13      	ble.n	80031dc <StartDefaultTask+0x45c>
 80031b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003220 <StartDefaultTask+0x4a0>)
 80031b6:	edd3 7a00 	vldr	s15, [r3]
 80031ba:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80031be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c6:	d509      	bpl.n	80031dc <StartDefaultTask+0x45c>
		  												state = DOOR_CLOSED;
 80031c8:	4b13      	ldr	r3, [pc, #76]	@ (8003218 <StartDefaultTask+0x498>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	701a      	strb	r2, [r3, #0]
		  												door_state_global =DOOR_CLOSED;
 80031ce:	4b13      	ldr	r3, [pc, #76]	@ (800321c <StartDefaultTask+0x49c>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	701a      	strb	r2, [r3, #0]
 80031d4:	e002      	b.n	80031dc <StartDefaultTask+0x45c>
		  												//printf("[EVENT] Door closed (angle=%.1f)\r\n", door_angle);
		  											}
		  										}
		  										else debounce = 0;
 80031d6:	4b0e      	ldr	r3, [pc, #56]	@ (8003210 <StartDefaultTask+0x490>)
 80031d8:	2200      	movs	r2, #0
 80031da:	601a      	str	r2, [r3, #0]

		  										if (gyro_rate > VEL_OPEN_THR) {
 80031dc:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80031e0:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 80031e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ec:	dc00      	bgt.n	80031f0 <StartDefaultTask+0x470>
		  											state = DOOR_OPENING;
		  											door_state_global =DOOR_OPENING;
		  											debounce = 0;
		  											//printf("[EVENT] Door opening again\r\n");
		  										}
		  										break;
 80031ee:	e008      	b.n	8003202 <StartDefaultTask+0x482>
		  											state = DOOR_OPENING;
 80031f0:	4b09      	ldr	r3, [pc, #36]	@ (8003218 <StartDefaultTask+0x498>)
 80031f2:	2201      	movs	r2, #1
 80031f4:	701a      	strb	r2, [r3, #0]
		  											door_state_global =DOOR_OPENING;
 80031f6:	4b09      	ldr	r3, [pc, #36]	@ (800321c <StartDefaultTask+0x49c>)
 80031f8:	2201      	movs	r2, #1
 80031fa:	701a      	strb	r2, [r3, #0]
		  											debounce = 0;
 80031fc:	4b04      	ldr	r3, [pc, #16]	@ (8003210 <StartDefaultTask+0x490>)
 80031fe:	2200      	movs	r2, #0
 8003200:	601a      	str	r2, [r3, #0]
		  										break;
 8003202:	bf00      	nop

		  	    		          //  printf("gyro=%.2f, angle=%.2f, state=%d\r\n", gyro_rate, door_angle, state);

		  				}

	    osDelay(2);
 8003204:	2002      	movs	r0, #2
 8003206:	f008 fb3d 	bl	800b884 <osDelay>
 800320a:	e5bd      	b.n	8002d88 <StartDefaultTask+0x8>
		  									    continue;   // skip state machine
 800320c:	bf00      	nop
		  MX_BlueNRG_MS_Process();
 800320e:	e5bb      	b.n	8002d88 <StartDefaultTask+0x8>
 8003210:	20000c24 	.word	0x20000c24
 8003214:	20000c10 	.word	0x20000c10
 8003218:	20000038 	.word	0x20000038
 800321c:	20000ae0 	.word	0x20000ae0
 8003220:	20000c14 	.word	0x20000c14

08003224 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003228:	b672      	cpsid	i
}
 800322a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800322c:	bf00      	nop
 800322e:	e7fd      	b.n	800322c <Error_Handler+0x8>

08003230 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003236:	4b11      	ldr	r3, [pc, #68]	@ (800327c <HAL_MspInit+0x4c>)
 8003238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800323a:	4a10      	ldr	r2, [pc, #64]	@ (800327c <HAL_MspInit+0x4c>)
 800323c:	f043 0301 	orr.w	r3, r3, #1
 8003240:	6613      	str	r3, [r2, #96]	@ 0x60
 8003242:	4b0e      	ldr	r3, [pc, #56]	@ (800327c <HAL_MspInit+0x4c>)
 8003244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	607b      	str	r3, [r7, #4]
 800324c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800324e:	4b0b      	ldr	r3, [pc, #44]	@ (800327c <HAL_MspInit+0x4c>)
 8003250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003252:	4a0a      	ldr	r2, [pc, #40]	@ (800327c <HAL_MspInit+0x4c>)
 8003254:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003258:	6593      	str	r3, [r2, #88]	@ 0x58
 800325a:	4b08      	ldr	r3, [pc, #32]	@ (800327c <HAL_MspInit+0x4c>)
 800325c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800325e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003262:	603b      	str	r3, [r7, #0]
 8003264:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003266:	2200      	movs	r2, #0
 8003268:	210f      	movs	r1, #15
 800326a:	f06f 0001 	mvn.w	r0, #1
 800326e:	f001 fda4 	bl	8004dba <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003272:	bf00      	nop
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	40021000 	.word	0x40021000

08003280 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b0ac      	sub	sp, #176	@ 0xb0
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003288:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]
 8003290:	605a      	str	r2, [r3, #4]
 8003292:	609a      	str	r2, [r3, #8]
 8003294:	60da      	str	r2, [r3, #12]
 8003296:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003298:	f107 0314 	add.w	r3, r7, #20
 800329c:	2288      	movs	r2, #136	@ 0x88
 800329e:	2100      	movs	r1, #0
 80032a0:	4618      	mov	r0, r3
 80032a2:	f00c fe27 	bl	800fef4 <memset>
  if(DFSDM1_Init == 0)
 80032a6:	4b25      	ldr	r3, [pc, #148]	@ (800333c <HAL_DFSDM_ChannelMspInit+0xbc>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d142      	bne.n	8003334 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80032ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80032b2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80032b4:	2300      	movs	r3, #0
 80032b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032ba:	f107 0314 	add.w	r3, r7, #20
 80032be:	4618      	mov	r0, r3
 80032c0:	f004 f8e0 	bl	8007484 <HAL_RCCEx_PeriphCLKConfig>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80032ca:	f7ff ffab 	bl	8003224 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80032ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003340 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80032d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032d2:	4a1b      	ldr	r2, [pc, #108]	@ (8003340 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80032d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80032da:	4b19      	ldr	r3, [pc, #100]	@ (8003340 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80032dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032e2:	613b      	str	r3, [r7, #16]
 80032e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80032e6:	4b16      	ldr	r3, [pc, #88]	@ (8003340 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80032e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ea:	4a15      	ldr	r2, [pc, #84]	@ (8003340 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80032ec:	f043 0310 	orr.w	r3, r3, #16
 80032f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032f2:	4b13      	ldr	r3, [pc, #76]	@ (8003340 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80032f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032f6:	f003 0310 	and.w	r3, r3, #16
 80032fa:	60fb      	str	r3, [r7, #12]
 80032fc:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80032fe:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8003302:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003306:	2302      	movs	r3, #2
 8003308:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800330c:	2300      	movs	r3, #0
 800330e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003312:	2300      	movs	r3, #0
 8003314:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003318:	2306      	movs	r3, #6
 800331a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800331e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003322:	4619      	mov	r1, r3
 8003324:	4807      	ldr	r0, [pc, #28]	@ (8003344 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8003326:	f001 fee9 	bl	80050fc <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 800332a:	4b04      	ldr	r3, [pc, #16]	@ (800333c <HAL_DFSDM_ChannelMspInit+0xbc>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	3301      	adds	r3, #1
 8003330:	4a02      	ldr	r2, [pc, #8]	@ (800333c <HAL_DFSDM_ChannelMspInit+0xbc>)
 8003332:	6013      	str	r3, [r2, #0]
  }

}
 8003334:	bf00      	nop
 8003336:	37b0      	adds	r7, #176	@ 0xb0
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	20000c28 	.word	0x20000c28
 8003340:	40021000 	.word	0x40021000
 8003344:	48001000 	.word	0x48001000

08003348 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b0ac      	sub	sp, #176	@ 0xb0
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003350:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	605a      	str	r2, [r3, #4]
 800335a:	609a      	str	r2, [r3, #8]
 800335c:	60da      	str	r2, [r3, #12]
 800335e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003360:	f107 0314 	add.w	r3, r7, #20
 8003364:	2288      	movs	r2, #136	@ 0x88
 8003366:	2100      	movs	r1, #0
 8003368:	4618      	mov	r0, r3
 800336a:	f00c fdc3 	bl	800fef4 <memset>
  if(hi2c->Instance==I2C2)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a21      	ldr	r2, [pc, #132]	@ (80033f8 <HAL_I2C_MspInit+0xb0>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d13b      	bne.n	80033f0 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003378:	2380      	movs	r3, #128	@ 0x80
 800337a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800337c:	2300      	movs	r3, #0
 800337e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003380:	f107 0314 	add.w	r3, r7, #20
 8003384:	4618      	mov	r0, r3
 8003386:	f004 f87d 	bl	8007484 <HAL_RCCEx_PeriphCLKConfig>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003390:	f7ff ff48 	bl	8003224 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003394:	4b19      	ldr	r3, [pc, #100]	@ (80033fc <HAL_I2C_MspInit+0xb4>)
 8003396:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003398:	4a18      	ldr	r2, [pc, #96]	@ (80033fc <HAL_I2C_MspInit+0xb4>)
 800339a:	f043 0302 	orr.w	r3, r3, #2
 800339e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033a0:	4b16      	ldr	r3, [pc, #88]	@ (80033fc <HAL_I2C_MspInit+0xb4>)
 80033a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	613b      	str	r3, [r7, #16]
 80033aa:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80033ac:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80033b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033b4:	2312      	movs	r3, #18
 80033b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033ba:	2301      	movs	r3, #1
 80033bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033c0:	2303      	movs	r3, #3
 80033c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80033c6:	2304      	movs	r3, #4
 80033c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80033d0:	4619      	mov	r1, r3
 80033d2:	480b      	ldr	r0, [pc, #44]	@ (8003400 <HAL_I2C_MspInit+0xb8>)
 80033d4:	f001 fe92 	bl	80050fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80033d8:	4b08      	ldr	r3, [pc, #32]	@ (80033fc <HAL_I2C_MspInit+0xb4>)
 80033da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033dc:	4a07      	ldr	r2, [pc, #28]	@ (80033fc <HAL_I2C_MspInit+0xb4>)
 80033de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80033e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80033e4:	4b05      	ldr	r3, [pc, #20]	@ (80033fc <HAL_I2C_MspInit+0xb4>)
 80033e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80033f0:	bf00      	nop
 80033f2:	37b0      	adds	r7, #176	@ 0xb0
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40005800 	.word	0x40005800
 80033fc:	40021000 	.word	0x40021000
 8003400:	48000400 	.word	0x48000400

08003404 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a0b      	ldr	r2, [pc, #44]	@ (8003440 <HAL_I2C_MspDeInit+0x3c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d10f      	bne.n	8003436 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8003416:	4b0b      	ldr	r3, [pc, #44]	@ (8003444 <HAL_I2C_MspDeInit+0x40>)
 8003418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341a:	4a0a      	ldr	r2, [pc, #40]	@ (8003444 <HAL_I2C_MspDeInit+0x40>)
 800341c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003420:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8003422:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003426:	4808      	ldr	r0, [pc, #32]	@ (8003448 <HAL_I2C_MspDeInit+0x44>)
 8003428:	f002 f812 	bl	8005450 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 800342c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003430:	4805      	ldr	r0, [pc, #20]	@ (8003448 <HAL_I2C_MspDeInit+0x44>)
 8003432:	f002 f80d 	bl	8005450 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8003436:	bf00      	nop
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	40005800 	.word	0x40005800
 8003444:	40021000 	.word	0x40021000
 8003448:	48000400 	.word	0x48000400

0800344c <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b08a      	sub	sp, #40	@ 0x28
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003454:	f107 0314 	add.w	r3, r7, #20
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	605a      	str	r2, [r3, #4]
 800345e:	609a      	str	r2, [r3, #8]
 8003460:	60da      	str	r2, [r3, #12]
 8003462:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a17      	ldr	r2, [pc, #92]	@ (80034c8 <HAL_QSPI_MspInit+0x7c>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d128      	bne.n	80034c0 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800346e:	4b17      	ldr	r3, [pc, #92]	@ (80034cc <HAL_QSPI_MspInit+0x80>)
 8003470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003472:	4a16      	ldr	r2, [pc, #88]	@ (80034cc <HAL_QSPI_MspInit+0x80>)
 8003474:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003478:	6513      	str	r3, [r2, #80]	@ 0x50
 800347a:	4b14      	ldr	r3, [pc, #80]	@ (80034cc <HAL_QSPI_MspInit+0x80>)
 800347c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800347e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003482:	613b      	str	r3, [r7, #16]
 8003484:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003486:	4b11      	ldr	r3, [pc, #68]	@ (80034cc <HAL_QSPI_MspInit+0x80>)
 8003488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800348a:	4a10      	ldr	r2, [pc, #64]	@ (80034cc <HAL_QSPI_MspInit+0x80>)
 800348c:	f043 0310 	orr.w	r3, r3, #16
 8003490:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003492:	4b0e      	ldr	r3, [pc, #56]	@ (80034cc <HAL_QSPI_MspInit+0x80>)
 8003494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003496:	f003 0310 	and.w	r3, r3, #16
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800349e:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80034a2:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034a4:	2302      	movs	r3, #2
 80034a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a8:	2300      	movs	r3, #0
 80034aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034ac:	2303      	movs	r3, #3
 80034ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80034b0:	230a      	movs	r3, #10
 80034b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80034b4:	f107 0314 	add.w	r3, r7, #20
 80034b8:	4619      	mov	r1, r3
 80034ba:	4805      	ldr	r0, [pc, #20]	@ (80034d0 <HAL_QSPI_MspInit+0x84>)
 80034bc:	f001 fe1e 	bl	80050fc <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80034c0:	bf00      	nop
 80034c2:	3728      	adds	r7, #40	@ 0x28
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	a0001000 	.word	0xa0001000
 80034cc:	40021000 	.word	0x40021000
 80034d0:	48001000 	.word	0x48001000

080034d4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08a      	sub	sp, #40	@ 0x28
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034dc:	f107 0314 	add.w	r3, r7, #20
 80034e0:	2200      	movs	r2, #0
 80034e2:	601a      	str	r2, [r3, #0]
 80034e4:	605a      	str	r2, [r3, #4]
 80034e6:	609a      	str	r2, [r3, #8]
 80034e8:	60da      	str	r2, [r3, #12]
 80034ea:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034f4:	d130      	bne.n	8003558 <HAL_TIM_Base_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003560 <HAL_TIM_Base_MspInit+0x8c>)
 80034f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034fa:	4a19      	ldr	r2, [pc, #100]	@ (8003560 <HAL_TIM_Base_MspInit+0x8c>)
 80034fc:	f043 0301 	orr.w	r3, r3, #1
 8003500:	6593      	str	r3, [r2, #88]	@ 0x58
 8003502:	4b17      	ldr	r3, [pc, #92]	@ (8003560 <HAL_TIM_Base_MspInit+0x8c>)
 8003504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	613b      	str	r3, [r7, #16]
 800350c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800350e:	4b14      	ldr	r3, [pc, #80]	@ (8003560 <HAL_TIM_Base_MspInit+0x8c>)
 8003510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003512:	4a13      	ldr	r2, [pc, #76]	@ (8003560 <HAL_TIM_Base_MspInit+0x8c>)
 8003514:	f043 0301 	orr.w	r3, r3, #1
 8003518:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800351a:	4b11      	ldr	r3, [pc, #68]	@ (8003560 <HAL_TIM_Base_MspInit+0x8c>)
 800351c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = ARD_D4_Pin;
 8003526:	2308      	movs	r3, #8
 8003528:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800352a:	2302      	movs	r3, #2
 800352c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352e:	2300      	movs	r3, #0
 8003530:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003532:	2300      	movs	r3, #0
 8003534:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003536:	2301      	movs	r3, #1
 8003538:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 800353a:	f107 0314 	add.w	r3, r7, #20
 800353e:	4619      	mov	r1, r3
 8003540:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003544:	f001 fdda 	bl	80050fc <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003548:	2200      	movs	r2, #0
 800354a:	2105      	movs	r1, #5
 800354c:	201c      	movs	r0, #28
 800354e:	f001 fc34 	bl	8004dba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003552:	201c      	movs	r0, #28
 8003554:	f001 fc4d 	bl	8004df2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003558:	bf00      	nop
 800355a:	3728      	adds	r7, #40	@ 0x28
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	40021000 	.word	0x40021000

08003564 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b0ac      	sub	sp, #176	@ 0xb0
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800356c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003570:	2200      	movs	r2, #0
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	605a      	str	r2, [r3, #4]
 8003576:	609a      	str	r2, [r3, #8]
 8003578:	60da      	str	r2, [r3, #12]
 800357a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800357c:	f107 0314 	add.w	r3, r7, #20
 8003580:	2288      	movs	r2, #136	@ 0x88
 8003582:	2100      	movs	r1, #0
 8003584:	4618      	mov	r0, r3
 8003586:	f00c fcb5 	bl	800fef4 <memset>
  if(huart->Instance==USART3)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a21      	ldr	r2, [pc, #132]	@ (8003614 <HAL_UART_MspInit+0xb0>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d13b      	bne.n	800360c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003594:	2304      	movs	r3, #4
 8003596:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003598:	2300      	movs	r3, #0
 800359a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800359c:	f107 0314 	add.w	r3, r7, #20
 80035a0:	4618      	mov	r0, r3
 80035a2:	f003 ff6f 	bl	8007484 <HAL_RCCEx_PeriphCLKConfig>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80035ac:	f7ff fe3a 	bl	8003224 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80035b0:	4b19      	ldr	r3, [pc, #100]	@ (8003618 <HAL_UART_MspInit+0xb4>)
 80035b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b4:	4a18      	ldr	r2, [pc, #96]	@ (8003618 <HAL_UART_MspInit+0xb4>)
 80035b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80035bc:	4b16      	ldr	r3, [pc, #88]	@ (8003618 <HAL_UART_MspInit+0xb4>)
 80035be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035c4:	613b      	str	r3, [r7, #16]
 80035c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035c8:	4b13      	ldr	r3, [pc, #76]	@ (8003618 <HAL_UART_MspInit+0xb4>)
 80035ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035cc:	4a12      	ldr	r2, [pc, #72]	@ (8003618 <HAL_UART_MspInit+0xb4>)
 80035ce:	f043 0308 	orr.w	r3, r3, #8
 80035d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035d4:	4b10      	ldr	r3, [pc, #64]	@ (8003618 <HAL_UART_MspInit+0xb4>)
 80035d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035d8:	f003 0308 	and.w	r3, r3, #8
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80035e0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80035e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e8:	2302      	movs	r3, #2
 80035ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ee:	2300      	movs	r3, #0
 80035f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035f4:	2303      	movs	r3, #3
 80035f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80035fa:	2307      	movs	r3, #7
 80035fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003600:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003604:	4619      	mov	r1, r3
 8003606:	4805      	ldr	r0, [pc, #20]	@ (800361c <HAL_UART_MspInit+0xb8>)
 8003608:	f001 fd78 	bl	80050fc <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800360c:	bf00      	nop
 800360e:	37b0      	adds	r7, #176	@ 0xb0
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	40004800 	.word	0x40004800
 8003618:	40021000 	.word	0x40021000
 800361c:	48000c00 	.word	0x48000c00

08003620 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b0ac      	sub	sp, #176	@ 0xb0
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003628:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	605a      	str	r2, [r3, #4]
 8003632:	609a      	str	r2, [r3, #8]
 8003634:	60da      	str	r2, [r3, #12]
 8003636:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003638:	f107 0314 	add.w	r3, r7, #20
 800363c:	2288      	movs	r2, #136	@ 0x88
 800363e:	2100      	movs	r1, #0
 8003640:	4618      	mov	r0, r3
 8003642:	f00c fc57 	bl	800fef4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800364e:	d17c      	bne.n	800374a <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003650:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003654:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8003656:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800365a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800365e:	2301      	movs	r3, #1
 8003660:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003662:	2301      	movs	r3, #1
 8003664:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8003666:	2318      	movs	r3, #24
 8003668:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800366a:	2307      	movs	r3, #7
 800366c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800366e:	2302      	movs	r3, #2
 8003670:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003672:	2302      	movs	r3, #2
 8003674:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8003676:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800367a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800367c:	f107 0314 	add.w	r3, r7, #20
 8003680:	4618      	mov	r0, r3
 8003682:	f003 feff 	bl	8007484 <HAL_RCCEx_PeriphCLKConfig>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d001      	beq.n	8003690 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 800368c:	f7ff fdca 	bl	8003224 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003690:	4b30      	ldr	r3, [pc, #192]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 8003692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003694:	4a2f      	ldr	r2, [pc, #188]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 8003696:	f043 0301 	orr.w	r3, r3, #1
 800369a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800369c:	4b2d      	ldr	r3, [pc, #180]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 800369e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036a0:	f003 0301 	and.w	r3, r3, #1
 80036a4:	613b      	str	r3, [r7, #16]
 80036a6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80036a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036b0:	2300      	movs	r3, #0
 80036b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b6:	2300      	movs	r3, #0
 80036b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80036bc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80036c0:	4619      	mov	r1, r3
 80036c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036c6:	f001 fd19 	bl	80050fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80036ca:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80036ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036d2:	2302      	movs	r3, #2
 80036d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d8:	2300      	movs	r3, #0
 80036da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036de:	2303      	movs	r3, #3
 80036e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80036e4:	230a      	movs	r3, #10
 80036e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ea:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80036ee:	4619      	mov	r1, r3
 80036f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036f4:	f001 fd02 	bl	80050fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80036f8:	4b16      	ldr	r3, [pc, #88]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 80036fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036fc:	4a15      	ldr	r2, [pc, #84]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 80036fe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003702:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003704:	4b13      	ldr	r3, [pc, #76]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 8003706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003708:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800370c:	60fb      	str	r3, [r7, #12]
 800370e:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003710:	4b10      	ldr	r3, [pc, #64]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 8003712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d114      	bne.n	8003746 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800371c:	4b0d      	ldr	r3, [pc, #52]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 800371e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003720:	4a0c      	ldr	r2, [pc, #48]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 8003722:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003726:	6593      	str	r3, [r2, #88]	@ 0x58
 8003728:	4b0a      	ldr	r3, [pc, #40]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 800372a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800372c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003730:	60bb      	str	r3, [r7, #8]
 8003732:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8003734:	f002 ffda 	bl	80066ec <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003738:	4b06      	ldr	r3, [pc, #24]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 800373a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373c:	4a05      	ldr	r2, [pc, #20]	@ (8003754 <HAL_PCD_MspInit+0x134>)
 800373e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003742:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8003744:	e001      	b.n	800374a <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8003746:	f002 ffd1 	bl	80066ec <HAL_PWREx_EnableVddUSB>
}
 800374a:	bf00      	nop
 800374c:	37b0      	adds	r7, #176	@ 0xb0
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	40021000 	.word	0x40021000

08003758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800375c:	bf00      	nop
 800375e:	e7fd      	b.n	800375c <NMI_Handler+0x4>

08003760 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003764:	bf00      	nop
 8003766:	e7fd      	b.n	8003764 <HardFault_Handler+0x4>

08003768 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800376c:	bf00      	nop
 800376e:	e7fd      	b.n	800376c <MemManage_Handler+0x4>

08003770 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003774:	bf00      	nop
 8003776:	e7fd      	b.n	8003774 <BusFault_Handler+0x4>

08003778 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800377c:	bf00      	nop
 800377e:	e7fd      	b.n	800377c <UsageFault_Handler+0x4>

08003780 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003784:	bf00      	nop
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr

0800378e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800378e:	b580      	push	{r7, lr}
 8003790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003792:	f001 f9f3 	bl	8004b7c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003796:	f00a f961 	bl	800da5c <xTaskGetSchedulerState>
 800379a:	4603      	mov	r3, r0
 800379c:	2b01      	cmp	r3, #1
 800379e:	d001      	beq.n	80037a4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80037a0:	f00b f85a 	bl	800e858 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037a4:	bf00      	nop
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80037ac:	2020      	movs	r0, #32
 80037ae:	f001 ff8d 	bl	80056cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 80037b2:	4806      	ldr	r0, [pc, #24]	@ (80037cc <EXTI9_5_IRQHandler+0x24>)
 80037b4:	f001 fc72 	bl	800509c <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80037b8:	2080      	movs	r0, #128	@ 0x80
 80037ba:	f001 ff87 	bl	80056cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80037be:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80037c2:	f001 ff83 	bl	80056cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80037c6:	bf00      	nop
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	2000034c 	.word	0x2000034c

080037d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80037d4:	4802      	ldr	r0, [pc, #8]	@ (80037e0 <TIM2_IRQHandler+0x10>)
 80037d6:	f005 f92d 	bl	8008a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80037da:	bf00      	nop
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	20000524 	.word	0x20000524

080037e4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 80037e8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80037ec:	f001 ff6e 	bl	80056cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80037f0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80037f4:	f001 ff6a 	bl	80056cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 80037f8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80037fc:	f001 ff66 	bl	80056cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8003800:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003804:	f001 ff62 	bl	80056cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8003808:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800380c:	f001 ff5e 	bl	80056cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003810:	bf00      	nop
 8003812:	bd80      	pop	{r7, pc}

08003814 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  return 1;
 8003818:	2301      	movs	r3, #1
}
 800381a:	4618      	mov	r0, r3
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <_kill>:

int _kill(int pid, int sig)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800382e:	f00c fbb3 	bl	800ff98 <__errno>
 8003832:	4603      	mov	r3, r0
 8003834:	2216      	movs	r2, #22
 8003836:	601a      	str	r2, [r3, #0]
  return -1;
 8003838:	f04f 33ff 	mov.w	r3, #4294967295
}
 800383c:	4618      	mov	r0, r3
 800383e:	3708      	adds	r7, #8
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <_exit>:

void _exit (int status)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800384c:	f04f 31ff 	mov.w	r1, #4294967295
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f7ff ffe7 	bl	8003824 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003856:	bf00      	nop
 8003858:	e7fd      	b.n	8003856 <_exit+0x12>

0800385a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	b086      	sub	sp, #24
 800385e:	af00      	add	r7, sp, #0
 8003860:	60f8      	str	r0, [r7, #12]
 8003862:	60b9      	str	r1, [r7, #8]
 8003864:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003866:	2300      	movs	r3, #0
 8003868:	617b      	str	r3, [r7, #20]
 800386a:	e00a      	b.n	8003882 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800386c:	f3af 8000 	nop.w
 8003870:	4601      	mov	r1, r0
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	1c5a      	adds	r2, r3, #1
 8003876:	60ba      	str	r2, [r7, #8]
 8003878:	b2ca      	uxtb	r2, r1
 800387a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	3301      	adds	r3, #1
 8003880:	617b      	str	r3, [r7, #20]
 8003882:	697a      	ldr	r2, [r7, #20]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	429a      	cmp	r2, r3
 8003888:	dbf0      	blt.n	800386c <_read+0x12>
  }

  return len;
 800388a:	687b      	ldr	r3, [r7, #4]
}
 800388c:	4618      	mov	r0, r3
 800388e:	3718      	adds	r7, #24
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b086      	sub	sp, #24
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038a0:	2300      	movs	r3, #0
 80038a2:	617b      	str	r3, [r7, #20]
 80038a4:	e009      	b.n	80038ba <_write+0x26>
  {
    __io_putchar(*ptr++);
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	1c5a      	adds	r2, r3, #1
 80038aa:	60ba      	str	r2, [r7, #8]
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f000 fa3e 	bl	8003d30 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	3301      	adds	r3, #1
 80038b8:	617b      	str	r3, [r7, #20]
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	429a      	cmp	r2, r3
 80038c0:	dbf1      	blt.n	80038a6 <_write+0x12>
  }
  return len;
 80038c2:	687b      	ldr	r3, [r7, #4]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3718      	adds	r7, #24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}

080038cc <_close>:

int _close(int file)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80038d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038d8:	4618      	mov	r0, r3
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80038f4:	605a      	str	r2, [r3, #4]
  return 0;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <_isatty>:

int _isatty(int file)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800390c:	2301      	movs	r3, #1
}
 800390e:	4618      	mov	r0, r3
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr

0800391a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800391a:	b480      	push	{r7}
 800391c:	b085      	sub	sp, #20
 800391e:	af00      	add	r7, sp, #0
 8003920:	60f8      	str	r0, [r7, #12]
 8003922:	60b9      	str	r1, [r7, #8]
 8003924:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3714      	adds	r7, #20
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800393c:	4a14      	ldr	r2, [pc, #80]	@ (8003990 <_sbrk+0x5c>)
 800393e:	4b15      	ldr	r3, [pc, #84]	@ (8003994 <_sbrk+0x60>)
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003948:	4b13      	ldr	r3, [pc, #76]	@ (8003998 <_sbrk+0x64>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d102      	bne.n	8003956 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003950:	4b11      	ldr	r3, [pc, #68]	@ (8003998 <_sbrk+0x64>)
 8003952:	4a12      	ldr	r2, [pc, #72]	@ (800399c <_sbrk+0x68>)
 8003954:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003956:	4b10      	ldr	r3, [pc, #64]	@ (8003998 <_sbrk+0x64>)
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4413      	add	r3, r2
 800395e:	693a      	ldr	r2, [r7, #16]
 8003960:	429a      	cmp	r2, r3
 8003962:	d207      	bcs.n	8003974 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003964:	f00c fb18 	bl	800ff98 <__errno>
 8003968:	4603      	mov	r3, r0
 800396a:	220c      	movs	r2, #12
 800396c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800396e:	f04f 33ff 	mov.w	r3, #4294967295
 8003972:	e009      	b.n	8003988 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003974:	4b08      	ldr	r3, [pc, #32]	@ (8003998 <_sbrk+0x64>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800397a:	4b07      	ldr	r3, [pc, #28]	@ (8003998 <_sbrk+0x64>)
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4413      	add	r3, r2
 8003982:	4a05      	ldr	r2, [pc, #20]	@ (8003998 <_sbrk+0x64>)
 8003984:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003986:	68fb      	ldr	r3, [r7, #12]
}
 8003988:	4618      	mov	r0, r3
 800398a:	3718      	adds	r7, #24
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20018000 	.word	0x20018000
 8003994:	00000400 	.word	0x00000400
 8003998:	20000c2c 	.word	0x20000c2c
 800399c:	20002af0 	.word	0x20002af0

080039a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80039a4:	4b06      	ldr	r3, [pc, #24]	@ (80039c0 <SystemInit+0x20>)
 80039a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039aa:	4a05      	ldr	r2, [pc, #20]	@ (80039c0 <SystemInit+0x20>)
 80039ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80039b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80039b4:	bf00      	nop
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	e000ed00 	.word	0xe000ed00

080039c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80039c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80039fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80039c8:	f7ff ffea 	bl	80039a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80039cc:	480c      	ldr	r0, [pc, #48]	@ (8003a00 <LoopForever+0x6>)
  ldr r1, =_edata
 80039ce:	490d      	ldr	r1, [pc, #52]	@ (8003a04 <LoopForever+0xa>)
  ldr r2, =_sidata
 80039d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003a08 <LoopForever+0xe>)
  movs r3, #0
 80039d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80039d4:	e002      	b.n	80039dc <LoopCopyDataInit>

080039d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80039d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80039d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80039da:	3304      	adds	r3, #4

080039dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80039dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80039de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80039e0:	d3f9      	bcc.n	80039d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80039e2:	4a0a      	ldr	r2, [pc, #40]	@ (8003a0c <LoopForever+0x12>)
  ldr r4, =_ebss
 80039e4:	4c0a      	ldr	r4, [pc, #40]	@ (8003a10 <LoopForever+0x16>)
  movs r3, #0
 80039e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80039e8:	e001      	b.n	80039ee <LoopFillZerobss>

080039ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80039ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80039ec:	3204      	adds	r2, #4

080039ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80039ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80039f0:	d3fb      	bcc.n	80039ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80039f2:	f00c fad7 	bl	800ffa4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80039f6:	f7fe fdd9 	bl	80025ac <main>

080039fa <LoopForever>:

LoopForever:
    b LoopForever
 80039fa:	e7fe      	b.n	80039fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80039fc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003a00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a04:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 8003a08:	080141fc 	.word	0x080141fc
  ldr r2, =_sbss
 8003a0c:	200002c4 	.word	0x200002c4
  ldr r4, =_ebss
 8003a10:	20002aec 	.word	0x20002aec

08003a14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003a14:	e7fe      	b.n	8003a14 <ADC1_2_IRQHandler>
	...

08003a18 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	4603      	mov	r3, r0
 8003a20:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8003a22:	79fb      	ldrb	r3, [r7, #7]
 8003a24:	4a04      	ldr	r2, [pc, #16]	@ (8003a38 <BSP_LED_Init+0x20>)
 8003a26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a2a:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	08013d1c 	.word	0x08013d1c

08003a3c <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	4603      	mov	r3, r0
 8003a44:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8003a46:	79fb      	ldrb	r3, [r7, #7]
 8003a48:	4a06      	ldr	r2, [pc, #24]	@ (8003a64 <BSP_LED_Toggle+0x28>)
 8003a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a4e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003a52:	4611      	mov	r1, r2
 8003a54:	4618      	mov	r0, r3
 8003a56:	f001 fe1f 	bl	8005698 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3708      	adds	r7, #8
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	20000040 	.word	0x20000040

08003a68 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b088      	sub	sp, #32
 8003a6c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ae0 <LED_USER_GPIO_Init+0x78>)
 8003a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a72:	4a1b      	ldr	r2, [pc, #108]	@ (8003ae0 <LED_USER_GPIO_Init+0x78>)
 8003a74:	f043 0302 	orr.w	r3, r3, #2
 8003a78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a7a:	4b19      	ldr	r3, [pc, #100]	@ (8003ae0 <LED_USER_GPIO_Init+0x78>)
 8003a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	60bb      	str	r3, [r7, #8]
 8003a84:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a86:	f107 030c 	add.w	r3, r7, #12
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	601a      	str	r2, [r3, #0]
 8003a8e:	605a      	str	r2, [r3, #4]
 8003a90:	609a      	str	r2, [r3, #8]
 8003a92:	60da      	str	r2, [r3, #12]
 8003a94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a96:	4b12      	ldr	r3, [pc, #72]	@ (8003ae0 <LED_USER_GPIO_Init+0x78>)
 8003a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a9a:	4a11      	ldr	r2, [pc, #68]	@ (8003ae0 <LED_USER_GPIO_Init+0x78>)
 8003a9c:	f043 0302 	orr.w	r3, r3, #2
 8003aa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8003ae0 <LED_USER_GPIO_Init+0x78>)
 8003aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	607b      	str	r3, [r7, #4]
 8003aac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003ab4:	480b      	ldr	r0, [pc, #44]	@ (8003ae4 <LED_USER_GPIO_Init+0x7c>)
 8003ab6:	f001 fdd7 	bl	8005668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8003aba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003abe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8003acc:	f107 030c 	add.w	r3, r7, #12
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	4804      	ldr	r0, [pc, #16]	@ (8003ae4 <LED_USER_GPIO_Init+0x7c>)
 8003ad4:	f001 fb12 	bl	80050fc <HAL_GPIO_Init>

}
 8003ad8:	bf00      	nop
 8003ada:	3720      	adds	r7, #32
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	48000400 	.word	0x48000400

08003ae8 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	4603      	mov	r3, r0
 8003af0:	460a      	mov	r2, r1
 8003af2:	71fb      	strb	r3, [r7, #7]
 8003af4:	4613      	mov	r3, r2
 8003af6:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8003af8:	2300      	movs	r3, #0
 8003afa:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8003afc:	79fb      	ldrb	r3, [r7, #7]
 8003afe:	4a1f      	ldr	r2, [pc, #124]	@ (8003b7c <BSP_PB_Init+0x94>)
 8003b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b04:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8003b06:	79bb      	ldrb	r3, [r7, #6]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d132      	bne.n	8003b72 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8003b0c:	79fb      	ldrb	r3, [r7, #7]
 8003b0e:	00db      	lsls	r3, r3, #3
 8003b10:	4a1b      	ldr	r2, [pc, #108]	@ (8003b80 <BSP_PB_Init+0x98>)
 8003b12:	441a      	add	r2, r3
 8003b14:	79fb      	ldrb	r3, [r7, #7]
 8003b16:	491b      	ldr	r1, [pc, #108]	@ (8003b84 <BSP_PB_Init+0x9c>)
 8003b18:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4610      	mov	r0, r2
 8003b20:	f001 faa8 	bl	8005074 <HAL_EXTI_GetHandle>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d003      	beq.n	8003b32 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003b2a:	f06f 0303 	mvn.w	r3, #3
 8003b2e:	60fb      	str	r3, [r7, #12]
 8003b30:	e01f      	b.n	8003b72 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8003b32:	79fb      	ldrb	r3, [r7, #7]
 8003b34:	00db      	lsls	r3, r3, #3
 8003b36:	4a12      	ldr	r2, [pc, #72]	@ (8003b80 <BSP_PB_Init+0x98>)
 8003b38:	1898      	adds	r0, r3, r2
 8003b3a:	79fb      	ldrb	r3, [r7, #7]
 8003b3c:	4a12      	ldr	r2, [pc, #72]	@ (8003b88 <BSP_PB_Init+0xa0>)
 8003b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b42:	461a      	mov	r2, r3
 8003b44:	2100      	movs	r1, #0
 8003b46:	f001 fa7b 	bl	8005040 <HAL_EXTI_RegisterCallback>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003b50:	f06f 0303 	mvn.w	r3, #3
 8003b54:	60fb      	str	r3, [r7, #12]
 8003b56:	e00c      	b.n	8003b72 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8003b58:	2028      	movs	r0, #40	@ 0x28
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	4a0b      	ldr	r2, [pc, #44]	@ (8003b8c <BSP_PB_Init+0xa4>)
 8003b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b62:	2200      	movs	r2, #0
 8003b64:	4619      	mov	r1, r3
 8003b66:	f001 f928 	bl	8004dba <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8003b6a:	2328      	movs	r3, #40	@ 0x28
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f001 f940 	bl	8004df2 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8003b72:	68fb      	ldr	r3, [r7, #12]
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	08013d20 	.word	0x08013d20
 8003b80:	20000048 	.word	0x20000048
 8003b84:	08013d24 	.word	0x08013d24
 8003b88:	08013d28 	.word	0x08013d28
 8003b8c:	08013d2c 	.word	0x08013d2c

08003b90 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	4603      	mov	r3, r0
 8003b98:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8003b9a:	79fb      	ldrb	r3, [r7, #7]
 8003b9c:	4a09      	ldr	r2, [pc, #36]	@ (8003bc4 <BSP_PB_GetState+0x34>)
 8003b9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ba2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ba6:	4611      	mov	r1, r2
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f001 fd45 	bl	8005638 <HAL_GPIO_ReadPin>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	bf0c      	ite	eq
 8003bb4:	2301      	moveq	r3, #1
 8003bb6:	2300      	movne	r3, #0
 8003bb8:	b2db      	uxtb	r3, r3
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	20000044 	.word	0x20000044

08003bc8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8003bcc:	2000      	movs	r0, #0
 8003bce:	f7fd fbb1 	bl	8001334 <BSP_PB_Callback>
}
 8003bd2:	bf00      	nop
 8003bd4:	bd80      	pop	{r7, pc}
	...

08003bd8 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b088      	sub	sp, #32
 8003bdc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bde:	4b19      	ldr	r3, [pc, #100]	@ (8003c44 <BUTTON_USER_GPIO_Init+0x6c>)
 8003be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003be2:	4a18      	ldr	r2, [pc, #96]	@ (8003c44 <BUTTON_USER_GPIO_Init+0x6c>)
 8003be4:	f043 0304 	orr.w	r3, r3, #4
 8003be8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bea:	4b16      	ldr	r3, [pc, #88]	@ (8003c44 <BUTTON_USER_GPIO_Init+0x6c>)
 8003bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bee:	f003 0304 	and.w	r3, r3, #4
 8003bf2:	60bb      	str	r3, [r7, #8]
 8003bf4:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf6:	f107 030c 	add.w	r3, r7, #12
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	601a      	str	r2, [r3, #0]
 8003bfe:	605a      	str	r2, [r3, #4]
 8003c00:	609a      	str	r2, [r3, #8]
 8003c02:	60da      	str	r2, [r3, #12]
 8003c04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c06:	4b0f      	ldr	r3, [pc, #60]	@ (8003c44 <BUTTON_USER_GPIO_Init+0x6c>)
 8003c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c0a:	4a0e      	ldr	r2, [pc, #56]	@ (8003c44 <BUTTON_USER_GPIO_Init+0x6c>)
 8003c0c:	f043 0304 	orr.w	r3, r3, #4
 8003c10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c12:	4b0c      	ldr	r3, [pc, #48]	@ (8003c44 <BUTTON_USER_GPIO_Init+0x6c>)
 8003c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c16:	f003 0304 	and.w	r3, r3, #4
 8003c1a:	607b      	str	r3, [r7, #4]
 8003c1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8003c1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003c24:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003c28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8003c2e:	f107 030c 	add.w	r3, r7, #12
 8003c32:	4619      	mov	r1, r3
 8003c34:	4804      	ldr	r0, [pc, #16]	@ (8003c48 <BUTTON_USER_GPIO_Init+0x70>)
 8003c36:	f001 fa61 	bl	80050fc <HAL_GPIO_Init>

}
 8003c3a:	bf00      	nop
 8003c3c:	3720      	adds	r7, #32
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	40021000 	.word	0x40021000
 8003c48:	48000800 	.word	0x48000800

08003c4c <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	4603      	mov	r3, r0
 8003c54:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8003c56:	2300      	movs	r3, #0
 8003c58:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8003c5a:	79fb      	ldrb	r3, [r7, #7]
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d903      	bls.n	8003c68 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003c60:	f06f 0301 	mvn.w	r3, #1
 8003c64:	60fb      	str	r3, [r7, #12]
 8003c66:	e025      	b.n	8003cb4 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8003c68:	79fb      	ldrb	r3, [r7, #7]
 8003c6a:	79fa      	ldrb	r2, [r7, #7]
 8003c6c:	4914      	ldr	r1, [pc, #80]	@ (8003cc0 <BSP_COM_Init+0x74>)
 8003c6e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003c72:	4814      	ldr	r0, [pc, #80]	@ (8003cc4 <BSP_COM_Init+0x78>)
 8003c74:	4613      	mov	r3, r2
 8003c76:	011b      	lsls	r3, r3, #4
 8003c78:	4413      	add	r3, r2
 8003c7a:	00db      	lsls	r3, r3, #3
 8003c7c:	4403      	add	r3, r0
 8003c7e:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 8003c80:	79fa      	ldrb	r2, [r7, #7]
 8003c82:	4613      	mov	r3, r2
 8003c84:	011b      	lsls	r3, r3, #4
 8003c86:	4413      	add	r3, r2
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	4a0e      	ldr	r2, [pc, #56]	@ (8003cc4 <BSP_COM_Init+0x78>)
 8003c8c:	4413      	add	r3, r2
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 f86a 	bl	8003d68 <USART1_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 8003c94:	79fa      	ldrb	r2, [r7, #7]
 8003c96:	4613      	mov	r3, r2
 8003c98:	011b      	lsls	r3, r3, #4
 8003c9a:	4413      	add	r3, r2
 8003c9c:	00db      	lsls	r3, r3, #3
 8003c9e:	4a09      	ldr	r2, [pc, #36]	@ (8003cc4 <BSP_COM_Init+0x78>)
 8003ca0:	4413      	add	r3, r2
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f000 f810 	bl	8003cc8 <MX_USART1_UART_Init>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d002      	beq.n	8003cb4 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003cae:	f06f 0303 	mvn.w	r3, #3
 8003cb2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	20000050 	.word	0x20000050
 8003cc4:	20000c84 	.word	0x20000c84

08003cc8 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART1;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a15      	ldr	r2, [pc, #84]	@ (8003d2c <MX_USART1_UART_Init+0x64>)
 8003cd8:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003ce0:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2200      	movs	r2, #0
 8003cec:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	220c      	movs	r2, #12
 8003cf8:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f005 fac2 	bl	800929c <HAL_UART_Init>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <MX_USART1_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8003d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3710      	adds	r7, #16
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	40013800 	.word	0x40013800

08003d30 <__io_putchar>:
  return ch;
}
#else /* For GCC Toolchains */

int __io_putchar (int ch)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 8003d38:	4b09      	ldr	r3, [pc, #36]	@ (8003d60 <__io_putchar+0x30>)
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	4613      	mov	r3, r2
 8003d40:	011b      	lsls	r3, r3, #4
 8003d42:	4413      	add	r3, r2
 8003d44:	00db      	lsls	r3, r3, #3
 8003d46:	4a07      	ldr	r2, [pc, #28]	@ (8003d64 <__io_putchar+0x34>)
 8003d48:	1898      	adds	r0, r3, r2
 8003d4a:	1d39      	adds	r1, r7, #4
 8003d4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003d50:	2201      	movs	r2, #1
 8003d52:	f005 faf1 	bl	8009338 <HAL_UART_Transmit>
  return ch;
 8003d56:	687b      	ldr	r3, [r7, #4]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3708      	adds	r7, #8
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	20000d0c 	.word	0x20000d0c
 8003d64:	20000c84 	.word	0x20000c84

08003d68 <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b0ac      	sub	sp, #176	@ 0xb0
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d70:	f107 0314 	add.w	r3, r7, #20
 8003d74:	2288      	movs	r2, #136	@ 0x88
 8003d76:	2100      	movs	r1, #0
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f00c f8bb 	bl	800fef4 <memset>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003d82:	2300      	movs	r3, #0
 8003d84:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8003d86:	f107 0314 	add.w	r3, r7, #20
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f003 fb7a 	bl	8007484 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003d90:	4b22      	ldr	r3, [pc, #136]	@ (8003e1c <USART1_MspInit+0xb4>)
 8003d92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d94:	4a21      	ldr	r2, [pc, #132]	@ (8003e1c <USART1_MspInit+0xb4>)
 8003d96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d9a:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8003e1c <USART1_MspInit+0xb4>)
 8003d9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003da0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003da4:	613b      	str	r3, [r7, #16]
 8003da6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003da8:	4b1c      	ldr	r3, [pc, #112]	@ (8003e1c <USART1_MspInit+0xb4>)
 8003daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dac:	4a1b      	ldr	r2, [pc, #108]	@ (8003e1c <USART1_MspInit+0xb4>)
 8003dae:	f043 0302 	orr.w	r3, r3, #2
 8003db2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003db4:	4b19      	ldr	r3, [pc, #100]	@ (8003e1c <USART1_MspInit+0xb4>)
 8003db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003db8:	f003 0302 	and.w	r3, r3, #2
 8003dbc:	60fb      	str	r3, [r7, #12]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8003dc0:	2340      	movs	r3, #64	@ 0x40
 8003dc2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dc6:	2302      	movs	r3, #2
 8003dc8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 8003dd8:	2307      	movs	r3, #7
 8003dda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 8003dde:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003de2:	4619      	mov	r1, r3
 8003de4:	480e      	ldr	r0, [pc, #56]	@ (8003e20 <USART1_MspInit+0xb8>)
 8003de6:	f001 f989 	bl	80050fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 8003dea:	2380      	movs	r3, #128	@ 0x80
 8003dec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df0:	2302      	movs	r3, #2
 8003df2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df6:	2300      	movs	r3, #0
 8003df8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 8003e02:	2307      	movs	r3, #7
 8003e04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 8003e08:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	4804      	ldr	r0, [pc, #16]	@ (8003e20 <USART1_MspInit+0xb8>)
 8003e10:	f001 f974 	bl	80050fc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 8003e14:	bf00      	nop
 8003e16:	37b0      	adds	r7, #176	@ 0xb0
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	48000400 	.word	0x48000400

08003e24 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b08a      	sub	sp, #40	@ 0x28
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003e2c:	4b27      	ldr	r3, [pc, #156]	@ (8003ecc <I2Cx_MspInit+0xa8>)
 8003e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e30:	4a26      	ldr	r2, [pc, #152]	@ (8003ecc <I2Cx_MspInit+0xa8>)
 8003e32:	f043 0302 	orr.w	r3, r3, #2
 8003e36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e38:	4b24      	ldr	r3, [pc, #144]	@ (8003ecc <I2Cx_MspInit+0xa8>)
 8003e3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e3c:	f003 0302 	and.w	r3, r3, #2
 8003e40:	613b      	str	r3, [r7, #16]
 8003e42:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8003e44:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003e48:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003e4a:	2312      	movs	r3, #18
 8003e4c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e52:	2303      	movs	r3, #3
 8003e54:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8003e56:	2304      	movs	r3, #4
 8003e58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003e5a:	f107 0314 	add.w	r3, r7, #20
 8003e5e:	4619      	mov	r1, r3
 8003e60:	481b      	ldr	r0, [pc, #108]	@ (8003ed0 <I2Cx_MspInit+0xac>)
 8003e62:	f001 f94b 	bl	80050fc <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003e66:	f107 0314 	add.w	r3, r7, #20
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	4818      	ldr	r0, [pc, #96]	@ (8003ed0 <I2Cx_MspInit+0xac>)
 8003e6e:	f001 f945 	bl	80050fc <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8003e72:	4b16      	ldr	r3, [pc, #88]	@ (8003ecc <I2Cx_MspInit+0xa8>)
 8003e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e76:	4a15      	ldr	r2, [pc, #84]	@ (8003ecc <I2Cx_MspInit+0xa8>)
 8003e78:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e7e:	4b13      	ldr	r3, [pc, #76]	@ (8003ecc <I2Cx_MspInit+0xa8>)
 8003e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8003e8a:	4b10      	ldr	r3, [pc, #64]	@ (8003ecc <I2Cx_MspInit+0xa8>)
 8003e8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e8e:	4a0f      	ldr	r2, [pc, #60]	@ (8003ecc <I2Cx_MspInit+0xa8>)
 8003e90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e94:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8003e96:	4b0d      	ldr	r3, [pc, #52]	@ (8003ecc <I2Cx_MspInit+0xa8>)
 8003e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8003ecc <I2Cx_MspInit+0xa8>)
 8003e9c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003ea0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	210f      	movs	r1, #15
 8003ea6:	2021      	movs	r0, #33	@ 0x21
 8003ea8:	f000 ff87 	bl	8004dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8003eac:	2021      	movs	r0, #33	@ 0x21
 8003eae:	f000 ffa0 	bl	8004df2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	210f      	movs	r1, #15
 8003eb6:	2022      	movs	r0, #34	@ 0x22
 8003eb8:	f000 ff7f 	bl	8004dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8003ebc:	2022      	movs	r0, #34	@ 0x22
 8003ebe:	f000 ff98 	bl	8004df2 <HAL_NVIC_EnableIRQ>
}
 8003ec2:	bf00      	nop
 8003ec4:	3728      	adds	r7, #40	@ 0x28
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	48000400 	.word	0x48000400

08003ed4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4a12      	ldr	r2, [pc, #72]	@ (8003f28 <I2Cx_Init+0x54>)
 8003ee0:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a11      	ldr	r2, [pc, #68]	@ (8003f2c <I2Cx_Init+0x58>)
 8003ee6:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f7ff ff89 	bl	8003e24 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f001 fbf2 	bl	80056fc <HAL_I2C_Init>

  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);
 8003f18:	2100      	movs	r1, #0
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f002 f9a8 	bl	8006270 <HAL_I2CEx_ConfigAnalogFilter>
}
 8003f20:	bf00      	nop
 8003f22:	3708      	adds	r7, #8
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	40005800 	.word	0x40005800
 8003f2c:	00702681 	.word	0x00702681

08003f30 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b08a      	sub	sp, #40	@ 0x28
 8003f34:	af04      	add	r7, sp, #16
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	4608      	mov	r0, r1
 8003f3a:	4611      	mov	r1, r2
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	4603      	mov	r3, r0
 8003f40:	72fb      	strb	r3, [r7, #11]
 8003f42:	460b      	mov	r3, r1
 8003f44:	813b      	strh	r3, [r7, #8]
 8003f46:	4613      	mov	r3, r2
 8003f48:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003f4e:	7afb      	ldrb	r3, [r7, #11]
 8003f50:	b299      	uxth	r1, r3
 8003f52:	88f8      	ldrh	r0, [r7, #6]
 8003f54:	893a      	ldrh	r2, [r7, #8]
 8003f56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f5a:	9302      	str	r3, [sp, #8]
 8003f5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003f5e:	9301      	str	r3, [sp, #4]
 8003f60:	6a3b      	ldr	r3, [r7, #32]
 8003f62:	9300      	str	r3, [sp, #0]
 8003f64:	4603      	mov	r3, r0
 8003f66:	68f8      	ldr	r0, [r7, #12]
 8003f68:	f001 fda6 	bl	8005ab8 <HAL_I2C_Mem_Read>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003f70:	7dfb      	ldrb	r3, [r7, #23]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d004      	beq.n	8003f80 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8003f76:	7afb      	ldrb	r3, [r7, #11]
 8003f78:	4619      	mov	r1, r3
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f000 f832 	bl	8003fe4 <I2Cx_Error>
  }
  return status;
 8003f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3718      	adds	r7, #24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	b08a      	sub	sp, #40	@ 0x28
 8003f8e:	af04      	add	r7, sp, #16
 8003f90:	60f8      	str	r0, [r7, #12]
 8003f92:	4608      	mov	r0, r1
 8003f94:	4611      	mov	r1, r2
 8003f96:	461a      	mov	r2, r3
 8003f98:	4603      	mov	r3, r0
 8003f9a:	72fb      	strb	r3, [r7, #11]
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	813b      	strh	r3, [r7, #8]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003fa8:	7afb      	ldrb	r3, [r7, #11]
 8003faa:	b299      	uxth	r1, r3
 8003fac:	88f8      	ldrh	r0, [r7, #6]
 8003fae:	893a      	ldrh	r2, [r7, #8]
 8003fb0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003fb4:	9302      	str	r3, [sp, #8]
 8003fb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003fb8:	9301      	str	r3, [sp, #4]
 8003fba:	6a3b      	ldr	r3, [r7, #32]
 8003fbc:	9300      	str	r3, [sp, #0]
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f001 fc65 	bl	8005890 <HAL_I2C_Mem_Write>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003fca:	7dfb      	ldrb	r3, [r7, #23]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d004      	beq.n	8003fda <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8003fd0:	7afb      	ldrb	r3, [r7, #11]
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f000 f805 	bl	8003fe4 <I2Cx_Error>
  }
  return status;
 8003fda:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3718      	adds	r7, #24
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	460b      	mov	r3, r1
 8003fee:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f001 fc1e 	bl	8005832 <HAL_I2C_DeInit>

  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7ff ff6c 	bl	8003ed4 <I2Cx_Init>
}
 8003ffc:	bf00      	nop
 8003ffe:	3708      	adds	r7, #8
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8004008:	4802      	ldr	r0, [pc, #8]	@ (8004014 <SENSOR_IO_Init+0x10>)
 800400a:	f7ff ff63 	bl	8003ed4 <I2Cx_Init>
}
 800400e:	bf00      	nop
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	20000c30 	.word	0x20000c30

08004018 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af02      	add	r7, sp, #8
 800401e:	4603      	mov	r3, r0
 8004020:	71fb      	strb	r3, [r7, #7]
 8004022:	460b      	mov	r3, r1
 8004024:	71bb      	strb	r3, [r7, #6]
 8004026:	4613      	mov	r3, r2
 8004028:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800402a:	79bb      	ldrb	r3, [r7, #6]
 800402c:	b29a      	uxth	r2, r3
 800402e:	79f9      	ldrb	r1, [r7, #7]
 8004030:	2301      	movs	r3, #1
 8004032:	9301      	str	r3, [sp, #4]
 8004034:	1d7b      	adds	r3, r7, #5
 8004036:	9300      	str	r3, [sp, #0]
 8004038:	2301      	movs	r3, #1
 800403a:	4803      	ldr	r0, [pc, #12]	@ (8004048 <SENSOR_IO_Write+0x30>)
 800403c:	f7ff ffa5 	bl	8003f8a <I2Cx_WriteMultiple>
}
 8004040:	bf00      	nop
 8004042:	3708      	adds	r7, #8
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	20000c30 	.word	0x20000c30

0800404c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af02      	add	r7, sp, #8
 8004052:	4603      	mov	r3, r0
 8004054:	460a      	mov	r2, r1
 8004056:	71fb      	strb	r3, [r7, #7]
 8004058:	4613      	mov	r3, r2
 800405a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800405c:	2300      	movs	r3, #0
 800405e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8004060:	79bb      	ldrb	r3, [r7, #6]
 8004062:	b29a      	uxth	r2, r3
 8004064:	79f9      	ldrb	r1, [r7, #7]
 8004066:	2301      	movs	r3, #1
 8004068:	9301      	str	r3, [sp, #4]
 800406a:	f107 030f 	add.w	r3, r7, #15
 800406e:	9300      	str	r3, [sp, #0]
 8004070:	2301      	movs	r3, #1
 8004072:	4804      	ldr	r0, [pc, #16]	@ (8004084 <SENSOR_IO_Read+0x38>)
 8004074:	f7ff ff5c 	bl	8003f30 <I2Cx_ReadMultiple>

  return read_value;
 8004078:	7bfb      	ldrb	r3, [r7, #15]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	20000c30 	.word	0x20000c30

08004088 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af02      	add	r7, sp, #8
 800408e:	603a      	str	r2, [r7, #0]
 8004090:	461a      	mov	r2, r3
 8004092:	4603      	mov	r3, r0
 8004094:	71fb      	strb	r3, [r7, #7]
 8004096:	460b      	mov	r3, r1
 8004098:	71bb      	strb	r3, [r7, #6]
 800409a:	4613      	mov	r3, r2
 800409c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800409e:	79bb      	ldrb	r3, [r7, #6]
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	79f9      	ldrb	r1, [r7, #7]
 80040a4:	88bb      	ldrh	r3, [r7, #4]
 80040a6:	9301      	str	r3, [sp, #4]
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	9300      	str	r3, [sp, #0]
 80040ac:	2301      	movs	r3, #1
 80040ae:	4804      	ldr	r0, [pc, #16]	@ (80040c0 <SENSOR_IO_ReadMultiple+0x38>)
 80040b0:	f7ff ff3e 	bl	8003f30 <I2Cx_ReadMultiple>
 80040b4:	4603      	mov	r3, r0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3708      	adds	r7, #8
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	20000c30 	.word	0x20000c30

080040c4 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80040ca:	2300      	movs	r3, #0
 80040cc:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 80040ce:	4b12      	ldr	r3, [pc, #72]	@ (8004118 <BSP_SPI3_Init+0x54>)
 80040d0:	4a12      	ldr	r2, [pc, #72]	@ (800411c <BSP_SPI3_Init+0x58>)
 80040d2:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 80040d4:	4b12      	ldr	r3, [pc, #72]	@ (8004120 <BSP_SPI3_Init+0x5c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	1c5a      	adds	r2, r3, #1
 80040da:	4911      	ldr	r1, [pc, #68]	@ (8004120 <BSP_SPI3_Init+0x5c>)
 80040dc:	600a      	str	r2, [r1, #0]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d114      	bne.n	800410c <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 80040e2:	480d      	ldr	r0, [pc, #52]	@ (8004118 <BSP_SPI3_Init+0x54>)
 80040e4:	f004 f966 	bl	80083b4 <HAL_SPI_GetState>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d10e      	bne.n	800410c <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 80040ee:	480a      	ldr	r0, [pc, #40]	@ (8004118 <BSP_SPI3_Init+0x54>)
 80040f0:	f000 f882 	bl	80041f8 <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d108      	bne.n	800410c <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 80040fa:	4807      	ldr	r0, [pc, #28]	@ (8004118 <BSP_SPI3_Init+0x54>)
 80040fc:	f000 f83a 	bl	8004174 <MX_SPI3_Init>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d002      	beq.n	800410c <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8004106:	f06f 0307 	mvn.w	r3, #7
 800410a:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 800410c:	687b      	ldr	r3, [r7, #4]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	20000d10 	.word	0x20000d10
 800411c:	40003c00 	.word	0x40003c00
 8004120:	20000d74 	.word	0x20000d74

08004124 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b088      	sub	sp, #32
 8004128:	af02      	add	r7, sp, #8
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	4613      	mov	r3, r2
 8004130:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8004132:	2300      	movs	r3, #0
 8004134:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 8004136:	88fb      	ldrh	r3, [r7, #6]
 8004138:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800413c:	9200      	str	r2, [sp, #0]
 800413e:	68ba      	ldr	r2, [r7, #8]
 8004140:	68f9      	ldr	r1, [r7, #12]
 8004142:	4807      	ldr	r0, [pc, #28]	@ (8004160 <BSP_SPI3_SendRecv+0x3c>)
 8004144:	f003 ff17 	bl	8007f76 <HAL_SPI_TransmitReceive>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d002      	beq.n	8004154 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 800414e:	f06f 0305 	mvn.w	r3, #5
 8004152:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8004154:	697b      	ldr	r3, [r7, #20]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	20000d10 	.word	0x20000d10

08004164 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8004168:	f000 fd1c 	bl	8004ba4 <HAL_GetTick>
 800416c:	4603      	mov	r3, r0
}
 800416e:	4618      	mov	r0, r3
 8004170:	bd80      	pop	{r7, pc}
	...

08004174 <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800417c:	2300      	movs	r3, #0
 800417e:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a1c      	ldr	r2, [pc, #112]	@ (80041f4 <MX_SPI3_Init+0x80>)
 8004184:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800418c:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800419a:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041ae:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2207      	movs	r2, #7
 80041cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2208      	movs	r2, #8
 80041d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f003 fe1e 	bl	8007e1c <HAL_SPI_Init>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80041ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40003c00 	.word	0x40003c00

080041f8 <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b08a      	sub	sp, #40	@ 0x28
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004200:	4b27      	ldr	r3, [pc, #156]	@ (80042a0 <SPI3_MspInit+0xa8>)
 8004202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004204:	4a26      	ldr	r2, [pc, #152]	@ (80042a0 <SPI3_MspInit+0xa8>)
 8004206:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800420a:	6593      	str	r3, [r2, #88]	@ 0x58
 800420c:	4b24      	ldr	r3, [pc, #144]	@ (80042a0 <SPI3_MspInit+0xa8>)
 800420e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004210:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004214:	613b      	str	r3, [r7, #16]
 8004216:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004218:	4b21      	ldr	r3, [pc, #132]	@ (80042a0 <SPI3_MspInit+0xa8>)
 800421a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800421c:	4a20      	ldr	r2, [pc, #128]	@ (80042a0 <SPI3_MspInit+0xa8>)
 800421e:	f043 0304 	orr.w	r3, r3, #4
 8004222:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004224:	4b1e      	ldr	r3, [pc, #120]	@ (80042a0 <SPI3_MspInit+0xa8>)
 8004226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	60fb      	str	r3, [r7, #12]
 800422e:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8004230:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004234:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004236:	2302      	movs	r3, #2
 8004238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800423a:	2300      	movs	r3, #0
 800423c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800423e:	2303      	movs	r3, #3
 8004240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 8004242:	2306      	movs	r3, #6
 8004244:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 8004246:	f107 0314 	add.w	r3, r7, #20
 800424a:	4619      	mov	r1, r3
 800424c:	4815      	ldr	r0, [pc, #84]	@ (80042a4 <SPI3_MspInit+0xac>)
 800424e:	f000 ff55 	bl	80050fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 8004252:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004258:	2302      	movs	r3, #2
 800425a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800425c:	2300      	movs	r3, #0
 800425e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004260:	2303      	movs	r3, #3
 8004262:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 8004264:	2306      	movs	r3, #6
 8004266:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 8004268:	f107 0314 	add.w	r3, r7, #20
 800426c:	4619      	mov	r1, r3
 800426e:	480d      	ldr	r0, [pc, #52]	@ (80042a4 <SPI3_MspInit+0xac>)
 8004270:	f000 ff44 	bl	80050fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8004274:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800427a:	2302      	movs	r3, #2
 800427c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800427e:	2300      	movs	r3, #0
 8004280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004282:	2303      	movs	r3, #3
 8004284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8004286:	2306      	movs	r3, #6
 8004288:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800428a:	f107 0314 	add.w	r3, r7, #20
 800428e:	4619      	mov	r1, r3
 8004290:	4804      	ldr	r0, [pc, #16]	@ (80042a4 <SPI3_MspInit+0xac>)
 8004292:	f000 ff33 	bl	80050fc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8004296:	bf00      	nop
 8004298:	3728      	adds	r7, #40	@ 0x28
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	40021000 	.word	0x40021000
 80042a4:	48000800 	.word	0x48000800

080042a8 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80042ae:	2300      	movs	r3, #0
 80042b0:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80042b2:	2300      	movs	r3, #0
 80042b4:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80042b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004320 <BSP_ACCELERO_Init+0x78>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	4798      	blx	r3
 80042bc:	4603      	mov	r3, r0
 80042be:	2b6a      	cmp	r3, #106	@ 0x6a
 80042c0:	d002      	beq.n	80042c8 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	73fb      	strb	r3, [r7, #15]
 80042c6:	e025      	b.n	8004314 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 80042c8:	4b16      	ldr	r3, [pc, #88]	@ (8004324 <BSP_ACCELERO_Init+0x7c>)
 80042ca:	4a15      	ldr	r2, [pc, #84]	@ (8004320 <BSP_ACCELERO_Init+0x78>)
 80042cc:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 80042ce:	2330      	movs	r3, #48	@ 0x30
 80042d0:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80042d2:	2300      	movs	r3, #0
 80042d4:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 80042d6:	2300      	movs	r3, #0
 80042d8:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80042da:	2340      	movs	r3, #64	@ 0x40
 80042dc:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 80042de:	2300      	movs	r3, #0
 80042e0:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 80042e2:	2300      	movs	r3, #0
 80042e4:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 80042e6:	797a      	ldrb	r2, [r7, #5]
 80042e8:	7abb      	ldrb	r3, [r7, #10]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80042f0:	7a3b      	ldrb	r3, [r7, #8]
 80042f2:	f043 0304 	orr.w	r3, r3, #4
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	b21b      	sxth	r3, r3
 80042fa:	021b      	lsls	r3, r3, #8
 80042fc:	b21a      	sxth	r2, r3
 80042fe:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004302:	4313      	orrs	r3, r2
 8004304:	b21b      	sxth	r3, r3
 8004306:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8004308:	4b06      	ldr	r3, [pc, #24]	@ (8004324 <BSP_ACCELERO_Init+0x7c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	89ba      	ldrh	r2, [r7, #12]
 8004310:	4610      	mov	r0, r2
 8004312:	4798      	blx	r3
  }  

  return ret;
 8004314:	7bfb      	ldrb	r3, [r7, #15]
}
 8004316:	4618      	mov	r0, r3
 8004318:	3710      	adds	r7, #16
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	20000088 	.word	0x20000088
 8004324:	20000d78 	.word	0x20000d78

08004328 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8004330:	4b08      	ldr	r3, [pc, #32]	@ (8004354 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d009      	beq.n	800434c <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8004338:	4b06      	ldr	r3, [pc, #24]	@ (8004354 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800433e:	2b00      	cmp	r3, #0
 8004340:	d004      	beq.n	800434c <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8004342:	4b04      	ldr	r3, [pc, #16]	@ (8004354 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	4798      	blx	r3
    }
  }
}
 800434c:	bf00      	nop
 800434e:	3708      	adds	r7, #8
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	20000d78 	.word	0x20000d78

08004358 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8004362:	2300      	movs	r3, #0
 8004364:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8004366:	4b1c      	ldr	r3, [pc, #112]	@ (80043d8 <BSP_GYRO_Init+0x80>)
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	4798      	blx	r3
 800436c:	4603      	mov	r3, r0
 800436e:	2b6a      	cmp	r3, #106	@ 0x6a
 8004370:	d002      	beq.n	8004378 <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	73fb      	strb	r3, [r7, #15]
 8004376:	e029      	b.n	80043cc <BSP_GYRO_Init+0x74>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 8004378:	4b18      	ldr	r3, [pc, #96]	@ (80043dc <BSP_GYRO_Init+0x84>)
 800437a:	4a17      	ldr	r2, [pc, #92]	@ (80043d8 <BSP_GYRO_Init+0x80>)
 800437c:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 800437e:	2300      	movs	r3, #0
 8004380:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 8004382:	2330      	movs	r3, #48	@ 0x30
 8004384:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8004386:	2300      	movs	r3, #0
 8004388:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 800438a:	2300      	movs	r3, #0
 800438c:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 800438e:	2340      	movs	r3, #64	@ 0x40
 8004390:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 8004392:	2300      	movs	r3, #0
 8004394:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 8004396:	230c      	movs	r3, #12
 8004398:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 800439a:	7aba      	ldrb	r2, [r7, #10]
 800439c:	797b      	ldrb	r3, [r7, #5]
 800439e:	4313      	orrs	r3, r2
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80043a4:	7a3b      	ldrb	r3, [r7, #8]
 80043a6:	f043 0304 	orr.w	r3, r3, #4
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	b21b      	sxth	r3, r3
 80043ae:	021b      	lsls	r3, r3, #8
 80043b0:	b21a      	sxth	r2, r3
 80043b2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	b21b      	sxth	r3, r3
 80043ba:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 80043bc:	4b07      	ldr	r3, [pc, #28]	@ (80043dc <BSP_GYRO_Init+0x84>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	89ba      	ldrh	r2, [r7, #12]
 80043c4:	4610      	mov	r0, r2
 80043c6:	4798      	blx	r3
    
    ret = GYRO_OK;
 80043c8:	2300      	movs	r3, #0
 80043ca:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	200000bc 	.word	0x200000bc
 80043dc:	20000d7c 	.word	0x20000d7c

080043e0 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 80043e8:	4b08      	ldr	r3, [pc, #32]	@ (800440c <BSP_GYRO_GetXYZ+0x2c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d009      	beq.n	8004404 <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 80043f0:	4b06      	ldr	r3, [pc, #24]	@ (800440c <BSP_GYRO_GetXYZ+0x2c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d004      	beq.n	8004404 <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 80043fa:	4b04      	ldr	r3, [pc, #16]	@ (800440c <BSP_GYRO_GetXYZ+0x2c>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	4798      	blx	r3
    }
  }
}
 8004404:	bf00      	nop
 8004406:	3708      	adds	r7, #8
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	20000d7c 	.word	0x20000d7c

08004410 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8004416:	2300      	movs	r3, #0
 8004418:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 800441a:	4b11      	ldr	r3, [pc, #68]	@ (8004460 <BSP_MAGNETO_Init+0x50>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	4798      	blx	r3
 8004420:	4603      	mov	r3, r0
 8004422:	2b3d      	cmp	r3, #61	@ 0x3d
 8004424:	d002      	beq.n	800442c <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	71fb      	strb	r3, [r7, #7]
 800442a:	e013      	b.n	8004454 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 800442c:	4b0d      	ldr	r3, [pc, #52]	@ (8004464 <BSP_MAGNETO_Init+0x54>)
 800442e:	4a0c      	ldr	r2, [pc, #48]	@ (8004460 <BSP_MAGNETO_Init+0x50>)
 8004430:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8004432:	2358      	movs	r3, #88	@ 0x58
 8004434:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8004436:	2300      	movs	r3, #0
 8004438:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 800443a:	2300      	movs	r3, #0
 800443c:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 800443e:	2308      	movs	r3, #8
 8004440:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8004442:	2340      	movs	r3, #64	@ 0x40
 8004444:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8004446:	4b07      	ldr	r3, [pc, #28]	@ (8004464 <BSP_MAGNETO_Init+0x54>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	463a      	mov	r2, r7
 800444e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004452:	4798      	blx	r3
  } 

  return ret;  
 8004454:	79fb      	ldrb	r3, [r7, #7]
}
 8004456:	4618      	mov	r0, r3
 8004458:	3708      	adds	r7, #8
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	20000054 	.word	0x20000054
 8004464:	20000d80 	.word	0x20000d80

08004468 <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 8004470:	4b08      	ldr	r3, [pc, #32]	@ (8004494 <BSP_MAGNETO_GetXYZ+0x2c>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d009      	beq.n	800448c <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 8004478:	4b06      	ldr	r3, [pc, #24]	@ (8004494 <BSP_MAGNETO_GetXYZ+0x2c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800447e:	2b00      	cmp	r3, #0
 8004480:	d004      	beq.n	800448c <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 8004482:	4b04      	ldr	r3, [pc, #16]	@ (8004494 <BSP_MAGNETO_GetXYZ+0x2c>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	4798      	blx	r3
    }
  }
}
 800448c:	bf00      	nop
 800448e:	3708      	adds	r7, #8
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}
 8004494:	20000d80 	.word	0x20000d80

08004498 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	463b      	mov	r3, r7
 80044a0:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 80044a4:	783b      	ldrb	r3, [r7, #0]
 80044a6:	461a      	mov	r2, r3
 80044a8:	2120      	movs	r1, #32
 80044aa:	203c      	movs	r0, #60	@ 0x3c
 80044ac:	f7ff fdb4 	bl	8004018 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 80044b0:	787b      	ldrb	r3, [r7, #1]
 80044b2:	461a      	mov	r2, r3
 80044b4:	2121      	movs	r1, #33	@ 0x21
 80044b6:	203c      	movs	r0, #60	@ 0x3c
 80044b8:	f7ff fdae 	bl	8004018 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 80044bc:	78bb      	ldrb	r3, [r7, #2]
 80044be:	461a      	mov	r2, r3
 80044c0:	2122      	movs	r1, #34	@ 0x22
 80044c2:	203c      	movs	r0, #60	@ 0x3c
 80044c4:	f7ff fda8 	bl	8004018 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 80044c8:	78fb      	ldrb	r3, [r7, #3]
 80044ca:	461a      	mov	r2, r3
 80044cc:	2123      	movs	r1, #35	@ 0x23
 80044ce:	203c      	movs	r0, #60	@ 0x3c
 80044d0:	f7ff fda2 	bl	8004018 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 80044d4:	793b      	ldrb	r3, [r7, #4]
 80044d6:	461a      	mov	r2, r3
 80044d8:	2124      	movs	r1, #36	@ 0x24
 80044da:	203c      	movs	r0, #60	@ 0x3c
 80044dc:	f7ff fd9c 	bl	8004018 <SENSOR_IO_Write>
}
 80044e0:	bf00      	nop
 80044e2:	3708      	adds	r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80044ee:	2300      	movs	r3, #0
 80044f0:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80044f2:	2122      	movs	r1, #34	@ 0x22
 80044f4:	203c      	movs	r0, #60	@ 0x3c
 80044f6:	f7ff fda9 	bl	800404c <SENSOR_IO_Read>
 80044fa:	4603      	mov	r3, r0
 80044fc:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 80044fe:	79fb      	ldrb	r3, [r7, #7]
 8004500:	f023 0303 	bic.w	r3, r3, #3
 8004504:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 8004506:	79fb      	ldrb	r3, [r7, #7]
 8004508:	f043 0303 	orr.w	r3, r3, #3
 800450c:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 800450e:	79fb      	ldrb	r3, [r7, #7]
 8004510:	461a      	mov	r2, r3
 8004512:	2122      	movs	r1, #34	@ 0x22
 8004514:	203c      	movs	r0, #60	@ 0x3c
 8004516:	f7ff fd7f 	bl	8004018 <SENSOR_IO_Write>
}
 800451a:	bf00      	nop
 800451c:	3708      	adds	r7, #8
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 8004522:	b580      	push	{r7, lr}
 8004524:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8004526:	f7ff fd6d 	bl	8004004 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 800452a:	210f      	movs	r1, #15
 800452c:	203c      	movs	r0, #60	@ 0x3c
 800452e:	f7ff fd8d 	bl	800404c <SENSOR_IO_Read>
 8004532:	4603      	mov	r3, r0
}
 8004534:	4618      	mov	r0, r3
 8004536:	bd80      	pop	{r7, pc}

08004538 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	4603      	mov	r3, r0
 8004540:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 8004542:	2300      	movs	r3, #0
 8004544:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8004546:	2122      	movs	r1, #34	@ 0x22
 8004548:	203c      	movs	r0, #60	@ 0x3c
 800454a:	f7ff fd7f 	bl	800404c <SENSOR_IO_Read>
 800454e:	4603      	mov	r3, r0
 8004550:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 8004552:	7bfb      	ldrb	r3, [r7, #15]
 8004554:	f023 0320 	bic.w	r3, r3, #32
 8004558:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800455a:	88fb      	ldrh	r3, [r7, #6]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 8004560:	7bfb      	ldrb	r3, [r7, #15]
 8004562:	f043 0320 	orr.w	r3, r3, #32
 8004566:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8004568:	7bfb      	ldrb	r3, [r7, #15]
 800456a:	461a      	mov	r2, r3
 800456c:	2122      	movs	r1, #34	@ 0x22
 800456e:	203c      	movs	r0, #60	@ 0x3c
 8004570:	f7ff fd52 	bl	8004018 <SENSOR_IO_Write>
}
 8004574:	bf00      	nop
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b088      	sub	sp, #32
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 8004584:	2300      	movs	r3, #0
 8004586:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8004588:	2300      	movs	r3, #0
 800458a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 800458c:	f04f 0300 	mov.w	r3, #0
 8004590:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8004592:	2121      	movs	r1, #33	@ 0x21
 8004594:	203c      	movs	r0, #60	@ 0x3c
 8004596:	f7ff fd59 	bl	800404c <SENSOR_IO_Read>
 800459a:	4603      	mov	r3, r0
 800459c:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 800459e:	f107 0208 	add.w	r2, r7, #8
 80045a2:	2306      	movs	r3, #6
 80045a4:	21a8      	movs	r1, #168	@ 0xa8
 80045a6:	203c      	movs	r0, #60	@ 0x3c
 80045a8:	f7ff fd6e 	bl	8004088 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80045ac:	2300      	movs	r3, #0
 80045ae:	77fb      	strb	r3, [r7, #31]
 80045b0:	e01a      	b.n	80045e8 <LIS3MDL_MagReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80045b2:	7ffb      	ldrb	r3, [r7, #31]
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	3301      	adds	r3, #1
 80045b8:	3320      	adds	r3, #32
 80045ba:	443b      	add	r3, r7
 80045bc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80045c0:	021b      	lsls	r3, r3, #8
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	7ffa      	ldrb	r2, [r7, #31]
 80045c6:	0052      	lsls	r2, r2, #1
 80045c8:	3220      	adds	r2, #32
 80045ca:	443a      	add	r2, r7
 80045cc:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80045d0:	4413      	add	r3, r2
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	7ffb      	ldrb	r3, [r7, #31]
 80045d6:	b212      	sxth	r2, r2
 80045d8:	005b      	lsls	r3, r3, #1
 80045da:	3320      	adds	r3, #32
 80045dc:	443b      	add	r3, r7
 80045de:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80045e2:	7ffb      	ldrb	r3, [r7, #31]
 80045e4:	3301      	adds	r3, #1
 80045e6:	77fb      	strb	r3, [r7, #31]
 80045e8:	7ffb      	ldrb	r3, [r7, #31]
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d9e1      	bls.n	80045b2 <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 80045ee:	7dfb      	ldrb	r3, [r7, #23]
 80045f0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80045f4:	2b60      	cmp	r3, #96	@ 0x60
 80045f6:	d013      	beq.n	8004620 <LIS3MDL_MagReadXYZ+0xa4>
 80045f8:	2b60      	cmp	r3, #96	@ 0x60
 80045fa:	dc14      	bgt.n	8004626 <LIS3MDL_MagReadXYZ+0xaa>
 80045fc:	2b40      	cmp	r3, #64	@ 0x40
 80045fe:	d00c      	beq.n	800461a <LIS3MDL_MagReadXYZ+0x9e>
 8004600:	2b40      	cmp	r3, #64	@ 0x40
 8004602:	dc10      	bgt.n	8004626 <LIS3MDL_MagReadXYZ+0xaa>
 8004604:	2b00      	cmp	r3, #0
 8004606:	d002      	beq.n	800460e <LIS3MDL_MagReadXYZ+0x92>
 8004608:	2b20      	cmp	r3, #32
 800460a:	d003      	beq.n	8004614 <LIS3MDL_MagReadXYZ+0x98>
 800460c:	e00b      	b.n	8004626 <LIS3MDL_MagReadXYZ+0xaa>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 800460e:	4b19      	ldr	r3, [pc, #100]	@ (8004674 <LIS3MDL_MagReadXYZ+0xf8>)
 8004610:	61bb      	str	r3, [r7, #24]
    break;
 8004612:	e008      	b.n	8004626 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8004614:	4b18      	ldr	r3, [pc, #96]	@ (8004678 <LIS3MDL_MagReadXYZ+0xfc>)
 8004616:	61bb      	str	r3, [r7, #24]
    break;
 8004618:	e005      	b.n	8004626 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 800461a:	4b18      	ldr	r3, [pc, #96]	@ (800467c <LIS3MDL_MagReadXYZ+0x100>)
 800461c:	61bb      	str	r3, [r7, #24]
    break;
 800461e:	e002      	b.n	8004626 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 8004620:	4b17      	ldr	r3, [pc, #92]	@ (8004680 <LIS3MDL_MagReadXYZ+0x104>)
 8004622:	61bb      	str	r3, [r7, #24]
    break;    
 8004624:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 8004626:	2300      	movs	r3, #0
 8004628:	77fb      	strb	r3, [r7, #31]
 800462a:	e01a      	b.n	8004662 <LIS3MDL_MagReadXYZ+0xe6>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800462c:	7ffb      	ldrb	r3, [r7, #31]
 800462e:	005b      	lsls	r3, r3, #1
 8004630:	3320      	adds	r3, #32
 8004632:	443b      	add	r3, r7
 8004634:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8004638:	ee07 3a90 	vmov	s15, r3
 800463c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004640:	edd7 7a06 	vldr	s15, [r7, #24]
 8004644:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004648:	7ffb      	ldrb	r3, [r7, #31]
 800464a:	005b      	lsls	r3, r3, #1
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	4413      	add	r3, r2
 8004650:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004654:	ee17 2a90 	vmov	r2, s15
 8004658:	b212      	sxth	r2, r2
 800465a:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800465c:	7ffb      	ldrb	r3, [r7, #31]
 800465e:	3301      	adds	r3, #1
 8004660:	77fb      	strb	r3, [r7, #31]
 8004662:	7ffb      	ldrb	r3, [r7, #31]
 8004664:	2b02      	cmp	r3, #2
 8004666:	d9e1      	bls.n	800462c <LIS3MDL_MagReadXYZ+0xb0>
  }
}
 8004668:	bf00      	nop
 800466a:	bf00      	nop
 800466c:	3720      	adds	r7, #32
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	3e0f5c29 	.word	0x3e0f5c29
 8004678:	3e947ae1 	.word	0x3e947ae1
 800467c:	3edc28f6 	.word	0x3edc28f6
 8004680:	3f147ae1 	.word	0x3f147ae1

08004684 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	4603      	mov	r3, r0
 800468c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800468e:	2300      	movs	r3, #0
 8004690:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8004692:	2110      	movs	r1, #16
 8004694:	20d4      	movs	r0, #212	@ 0xd4
 8004696:	f7ff fcd9 	bl	800404c <SENSOR_IO_Read>
 800469a:	4603      	mov	r3, r0
 800469c:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800469e:	88fb      	ldrh	r3, [r7, #6]
 80046a0:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80046a2:	7bbb      	ldrb	r3, [r7, #14]
 80046a4:	f003 0303 	and.w	r3, r3, #3
 80046a8:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80046aa:	7bba      	ldrb	r2, [r7, #14]
 80046ac:	7bfb      	ldrb	r3, [r7, #15]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80046b2:	7bbb      	ldrb	r3, [r7, #14]
 80046b4:	461a      	mov	r2, r3
 80046b6:	2110      	movs	r1, #16
 80046b8:	20d4      	movs	r0, #212	@ 0xd4
 80046ba:	f7ff fcad 	bl	8004018 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80046be:	2112      	movs	r1, #18
 80046c0:	20d4      	movs	r0, #212	@ 0xd4
 80046c2:	f7ff fcc3 	bl	800404c <SENSOR_IO_Read>
 80046c6:	4603      	mov	r3, r0
 80046c8:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80046ca:	88fb      	ldrh	r3, [r7, #6]
 80046cc:	0a1b      	lsrs	r3, r3, #8
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80046d2:	7bbb      	ldrb	r3, [r7, #14]
 80046d4:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 80046d8:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 80046da:	7bba      	ldrb	r2, [r7, #14]
 80046dc:	7bfb      	ldrb	r3, [r7, #15]
 80046de:	4313      	orrs	r3, r2
 80046e0:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80046e2:	7bbb      	ldrb	r3, [r7, #14]
 80046e4:	461a      	mov	r2, r3
 80046e6:	2112      	movs	r1, #18
 80046e8:	20d4      	movs	r0, #212	@ 0xd4
 80046ea:	f7ff fc95 	bl	8004018 <SENSOR_IO_Write>
}
 80046ee:	bf00      	nop
 80046f0:	3710      	adds	r7, #16
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b082      	sub	sp, #8
 80046fa:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80046fc:	2300      	movs	r3, #0
 80046fe:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8004700:	2110      	movs	r1, #16
 8004702:	20d4      	movs	r0, #212	@ 0xd4
 8004704:	f7ff fca2 	bl	800404c <SENSOR_IO_Read>
 8004708:	4603      	mov	r3, r0
 800470a:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 800470c:	79fb      	ldrb	r3, [r7, #7]
 800470e:	f003 030f 	and.w	r3, r3, #15
 8004712:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8004714:	79fb      	ldrb	r3, [r7, #7]
 8004716:	461a      	mov	r2, r3
 8004718:	2110      	movs	r1, #16
 800471a:	20d4      	movs	r0, #212	@ 0xd4
 800471c:	f7ff fc7c 	bl	8004018 <SENSOR_IO_Write>
}
 8004720:	bf00      	nop
 8004722:	3708      	adds	r7, #8
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8004728:	b580      	push	{r7, lr}
 800472a:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 800472c:	f7ff fc6a 	bl	8004004 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8004730:	210f      	movs	r1, #15
 8004732:	20d4      	movs	r0, #212	@ 0xd4
 8004734:	f7ff fc8a 	bl	800404c <SENSOR_IO_Read>
 8004738:	4603      	mov	r3, r0
}
 800473a:	4618      	mov	r0, r3
 800473c:	bd80      	pop	{r7, pc}

0800473e <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b084      	sub	sp, #16
 8004742:	af00      	add	r7, sp, #0
 8004744:	4603      	mov	r3, r0
 8004746:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004748:	2300      	movs	r3, #0
 800474a:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 800474c:	2115      	movs	r1, #21
 800474e:	20d4      	movs	r0, #212	@ 0xd4
 8004750:	f7ff fc7c 	bl	800404c <SENSOR_IO_Read>
 8004754:	4603      	mov	r3, r0
 8004756:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8004758:	7bfb      	ldrb	r3, [r7, #15]
 800475a:	f023 0310 	bic.w	r3, r3, #16
 800475e:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8004760:	88fb      	ldrh	r3, [r7, #6]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d003      	beq.n	800476e <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8004766:	7bfb      	ldrb	r3, [r7, #15]
 8004768:	f043 0310 	orr.w	r3, r3, #16
 800476c:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 800476e:	7bfb      	ldrb	r3, [r7, #15]
 8004770:	461a      	mov	r2, r3
 8004772:	2115      	movs	r1, #21
 8004774:	20d4      	movs	r0, #212	@ 0xd4
 8004776:	f7ff fc4f 	bl	8004018 <SENSOR_IO_Write>
}
 800477a:	bf00      	nop
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
	...

08004784 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b088      	sub	sp, #32
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 800478c:	2300      	movs	r3, #0
 800478e:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8004790:	2300      	movs	r3, #0
 8004792:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8004794:	f04f 0300 	mov.w	r3, #0
 8004798:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800479a:	2110      	movs	r1, #16
 800479c:	20d4      	movs	r0, #212	@ 0xd4
 800479e:	f7ff fc55 	bl	800404c <SENSOR_IO_Read>
 80047a2:	4603      	mov	r3, r0
 80047a4:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80047a6:	f107 0208 	add.w	r2, r7, #8
 80047aa:	2306      	movs	r3, #6
 80047ac:	2128      	movs	r1, #40	@ 0x28
 80047ae:	20d4      	movs	r0, #212	@ 0xd4
 80047b0:	f7ff fc6a 	bl	8004088 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80047b4:	2300      	movs	r3, #0
 80047b6:	77fb      	strb	r3, [r7, #31]
 80047b8:	e01a      	b.n	80047f0 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80047ba:	7ffb      	ldrb	r3, [r7, #31]
 80047bc:	005b      	lsls	r3, r3, #1
 80047be:	3301      	adds	r3, #1
 80047c0:	3320      	adds	r3, #32
 80047c2:	443b      	add	r3, r7
 80047c4:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80047c8:	021b      	lsls	r3, r3, #8
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	7ffa      	ldrb	r2, [r7, #31]
 80047ce:	0052      	lsls	r2, r2, #1
 80047d0:	3220      	adds	r2, #32
 80047d2:	443a      	add	r2, r7
 80047d4:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80047d8:	4413      	add	r3, r2
 80047da:	b29a      	uxth	r2, r3
 80047dc:	7ffb      	ldrb	r3, [r7, #31]
 80047de:	b212      	sxth	r2, r2
 80047e0:	005b      	lsls	r3, r3, #1
 80047e2:	3320      	adds	r3, #32
 80047e4:	443b      	add	r3, r7
 80047e6:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80047ea:	7ffb      	ldrb	r3, [r7, #31]
 80047ec:	3301      	adds	r3, #1
 80047ee:	77fb      	strb	r3, [r7, #31]
 80047f0:	7ffb      	ldrb	r3, [r7, #31]
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d9e1      	bls.n	80047ba <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80047f6:	7dfb      	ldrb	r3, [r7, #23]
 80047f8:	f003 030c 	and.w	r3, r3, #12
 80047fc:	2b0c      	cmp	r3, #12
 80047fe:	d829      	bhi.n	8004854 <LSM6DSL_AccReadXYZ+0xd0>
 8004800:	a201      	add	r2, pc, #4	@ (adr r2, 8004808 <LSM6DSL_AccReadXYZ+0x84>)
 8004802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004806:	bf00      	nop
 8004808:	0800483d 	.word	0x0800483d
 800480c:	08004855 	.word	0x08004855
 8004810:	08004855 	.word	0x08004855
 8004814:	08004855 	.word	0x08004855
 8004818:	0800484f 	.word	0x0800484f
 800481c:	08004855 	.word	0x08004855
 8004820:	08004855 	.word	0x08004855
 8004824:	08004855 	.word	0x08004855
 8004828:	08004843 	.word	0x08004843
 800482c:	08004855 	.word	0x08004855
 8004830:	08004855 	.word	0x08004855
 8004834:	08004855 	.word	0x08004855
 8004838:	08004849 	.word	0x08004849
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 800483c:	4b18      	ldr	r3, [pc, #96]	@ (80048a0 <LSM6DSL_AccReadXYZ+0x11c>)
 800483e:	61bb      	str	r3, [r7, #24]
    break;
 8004840:	e008      	b.n	8004854 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8004842:	4b18      	ldr	r3, [pc, #96]	@ (80048a4 <LSM6DSL_AccReadXYZ+0x120>)
 8004844:	61bb      	str	r3, [r7, #24]
    break;
 8004846:	e005      	b.n	8004854 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8004848:	4b17      	ldr	r3, [pc, #92]	@ (80048a8 <LSM6DSL_AccReadXYZ+0x124>)
 800484a:	61bb      	str	r3, [r7, #24]
    break;
 800484c:	e002      	b.n	8004854 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800484e:	4b17      	ldr	r3, [pc, #92]	@ (80048ac <LSM6DSL_AccReadXYZ+0x128>)
 8004850:	61bb      	str	r3, [r7, #24]
    break;    
 8004852:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8004854:	2300      	movs	r3, #0
 8004856:	77fb      	strb	r3, [r7, #31]
 8004858:	e01a      	b.n	8004890 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800485a:	7ffb      	ldrb	r3, [r7, #31]
 800485c:	005b      	lsls	r3, r3, #1
 800485e:	3320      	adds	r3, #32
 8004860:	443b      	add	r3, r7
 8004862:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8004866:	ee07 3a90 	vmov	s15, r3
 800486a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800486e:	edd7 7a06 	vldr	s15, [r7, #24]
 8004872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004876:	7ffb      	ldrb	r3, [r7, #31]
 8004878:	005b      	lsls	r3, r3, #1
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	4413      	add	r3, r2
 800487e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004882:	ee17 2a90 	vmov	r2, s15
 8004886:	b212      	sxth	r2, r2
 8004888:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800488a:	7ffb      	ldrb	r3, [r7, #31]
 800488c:	3301      	adds	r3, #1
 800488e:	77fb      	strb	r3, [r7, #31]
 8004890:	7ffb      	ldrb	r3, [r7, #31]
 8004892:	2b02      	cmp	r3, #2
 8004894:	d9e1      	bls.n	800485a <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8004896:	bf00      	nop
 8004898:	bf00      	nop
 800489a:	3720      	adds	r7, #32
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	3d79db23 	.word	0x3d79db23
 80048a4:	3df9db23 	.word	0x3df9db23
 80048a8:	3e79db23 	.word	0x3e79db23
 80048ac:	3ef9db23 	.word	0x3ef9db23

080048b0 <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	4603      	mov	r3, r0
 80048b8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80048ba:	2300      	movs	r3, #0
 80048bc:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 80048be:	2111      	movs	r1, #17
 80048c0:	20d4      	movs	r0, #212	@ 0xd4
 80048c2:	f7ff fbc3 	bl	800404c <SENSOR_IO_Read>
 80048c6:	4603      	mov	r3, r0
 80048c8:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 80048ca:	88fb      	ldrh	r3, [r7, #6]
 80048cc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80048ce:	7bbb      	ldrb	r3, [r7, #14]
 80048d0:	f003 0303 	and.w	r3, r3, #3
 80048d4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80048d6:	7bba      	ldrb	r2, [r7, #14]
 80048d8:	7bfb      	ldrb	r3, [r7, #15]
 80048da:	4313      	orrs	r3, r2
 80048dc:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 80048de:	7bbb      	ldrb	r3, [r7, #14]
 80048e0:	461a      	mov	r2, r3
 80048e2:	2111      	movs	r1, #17
 80048e4:	20d4      	movs	r0, #212	@ 0xd4
 80048e6:	f7ff fb97 	bl	8004018 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80048ea:	2112      	movs	r1, #18
 80048ec:	20d4      	movs	r0, #212	@ 0xd4
 80048ee:	f7ff fbad 	bl	800404c <SENSOR_IO_Read>
 80048f2:	4603      	mov	r3, r0
 80048f4:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80048f6:	88fb      	ldrh	r3, [r7, #6]
 80048f8:	0a1b      	lsrs	r3, r3, #8
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80048fe:	7bbb      	ldrb	r3, [r7, #14]
 8004900:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8004904:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8004906:	7bba      	ldrb	r2, [r7, #14]
 8004908:	7bfb      	ldrb	r3, [r7, #15]
 800490a:	4313      	orrs	r3, r2
 800490c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800490e:	7bbb      	ldrb	r3, [r7, #14]
 8004910:	461a      	mov	r2, r3
 8004912:	2112      	movs	r1, #18
 8004914:	20d4      	movs	r0, #212	@ 0xd4
 8004916:	f7ff fb7f 	bl	8004018 <SENSOR_IO_Write>
}
 800491a:	bf00      	nop
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}

08004922 <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 8004922:	b580      	push	{r7, lr}
 8004924:	b082      	sub	sp, #8
 8004926:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8004928:	2300      	movs	r3, #0
 800492a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800492c:	2111      	movs	r1, #17
 800492e:	20d4      	movs	r0, #212	@ 0xd4
 8004930:	f7ff fb8c 	bl	800404c <SENSOR_IO_Read>
 8004934:	4603      	mov	r3, r0
 8004936:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8004938:	79fb      	ldrb	r3, [r7, #7]
 800493a:	f003 030f 	and.w	r3, r3, #15
 800493e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 8004940:	79fb      	ldrb	r3, [r7, #7]
 8004942:	461a      	mov	r2, r3
 8004944:	2111      	movs	r1, #17
 8004946:	20d4      	movs	r0, #212	@ 0xd4
 8004948:	f7ff fb66 	bl	8004018 <SENSOR_IO_Write>
}
 800494c:	bf00      	nop
 800494e:	3708      	adds	r7, #8
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}

08004954 <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8004958:	f7ff fb54 	bl	8004004 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 800495c:	210f      	movs	r1, #15
 800495e:	20d4      	movs	r0, #212	@ 0xd4
 8004960:	f7ff fb74 	bl	800404c <SENSOR_IO_Read>
 8004964:	4603      	mov	r3, r0
}
 8004966:	4618      	mov	r0, r3
 8004968:	bd80      	pop	{r7, pc}

0800496a <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 800496a:	b580      	push	{r7, lr}
 800496c:	b084      	sub	sp, #16
 800496e:	af00      	add	r7, sp, #0
 8004970:	4603      	mov	r3, r0
 8004972:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004974:	2300      	movs	r3, #0
 8004976:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 8004978:	2116      	movs	r1, #22
 800497a:	20d4      	movs	r0, #212	@ 0xd4
 800497c:	f7ff fb66 	bl	800404c <SENSOR_IO_Read>
 8004980:	4603      	mov	r3, r0
 8004982:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 8004984:	7bfb      	ldrb	r3, [r7, #15]
 8004986:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800498a:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800498c:	88fb      	ldrh	r3, [r7, #6]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 8004992:	7bfb      	ldrb	r3, [r7, #15]
 8004994:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004998:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 800499a:	7bfb      	ldrb	r3, [r7, #15]
 800499c:	461a      	mov	r2, r3
 800499e:	2116      	movs	r1, #22
 80049a0:	20d4      	movs	r0, #212	@ 0xd4
 80049a2:	f7ff fb39 	bl	8004018 <SENSOR_IO_Write>
}
 80049a6:	bf00      	nop
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
	...

080049b0 <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b088      	sub	sp, #32
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 80049b8:	2300      	movs	r3, #0
 80049ba:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80049bc:	2300      	movs	r3, #0
 80049be:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80049c0:	f04f 0300 	mov.w	r3, #0
 80049c4:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 80049c6:	2111      	movs	r1, #17
 80049c8:	20d4      	movs	r0, #212	@ 0xd4
 80049ca:	f7ff fb3f 	bl	800404c <SENSOR_IO_Read>
 80049ce:	4603      	mov	r3, r0
 80049d0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 80049d2:	f107 0208 	add.w	r2, r7, #8
 80049d6:	2306      	movs	r3, #6
 80049d8:	2122      	movs	r1, #34	@ 0x22
 80049da:	20d4      	movs	r0, #212	@ 0xd4
 80049dc:	f7ff fb54 	bl	8004088 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80049e0:	2300      	movs	r3, #0
 80049e2:	77fb      	strb	r3, [r7, #31]
 80049e4:	e01a      	b.n	8004a1c <LSM6DSL_GyroReadXYZAngRate+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80049e6:	7ffb      	ldrb	r3, [r7, #31]
 80049e8:	005b      	lsls	r3, r3, #1
 80049ea:	3301      	adds	r3, #1
 80049ec:	3320      	adds	r3, #32
 80049ee:	443b      	add	r3, r7
 80049f0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80049f4:	021b      	lsls	r3, r3, #8
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	7ffa      	ldrb	r2, [r7, #31]
 80049fa:	0052      	lsls	r2, r2, #1
 80049fc:	3220      	adds	r2, #32
 80049fe:	443a      	add	r2, r7
 8004a00:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8004a04:	4413      	add	r3, r2
 8004a06:	b29a      	uxth	r2, r3
 8004a08:	7ffb      	ldrb	r3, [r7, #31]
 8004a0a:	b212      	sxth	r2, r2
 8004a0c:	005b      	lsls	r3, r3, #1
 8004a0e:	3320      	adds	r3, #32
 8004a10:	443b      	add	r3, r7
 8004a12:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8004a16:	7ffb      	ldrb	r3, [r7, #31]
 8004a18:	3301      	adds	r3, #1
 8004a1a:	77fb      	strb	r3, [r7, #31]
 8004a1c:	7ffb      	ldrb	r3, [r7, #31]
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d9e1      	bls.n	80049e6 <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 8004a22:	7dfb      	ldrb	r3, [r7, #23]
 8004a24:	f003 030c 	and.w	r3, r3, #12
 8004a28:	2b0c      	cmp	r3, #12
 8004a2a:	d829      	bhi.n	8004a80 <LSM6DSL_GyroReadXYZAngRate+0xd0>
 8004a2c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a34 <LSM6DSL_GyroReadXYZAngRate+0x84>)
 8004a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a32:	bf00      	nop
 8004a34:	08004a69 	.word	0x08004a69
 8004a38:	08004a81 	.word	0x08004a81
 8004a3c:	08004a81 	.word	0x08004a81
 8004a40:	08004a81 	.word	0x08004a81
 8004a44:	08004a6f 	.word	0x08004a6f
 8004a48:	08004a81 	.word	0x08004a81
 8004a4c:	08004a81 	.word	0x08004a81
 8004a50:	08004a81 	.word	0x08004a81
 8004a54:	08004a75 	.word	0x08004a75
 8004a58:	08004a81 	.word	0x08004a81
 8004a5c:	08004a81 	.word	0x08004a81
 8004a60:	08004a81 	.word	0x08004a81
 8004a64:	08004a7b 	.word	0x08004a7b
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 8004a68:	4b16      	ldr	r3, [pc, #88]	@ (8004ac4 <LSM6DSL_GyroReadXYZAngRate+0x114>)
 8004a6a:	61bb      	str	r3, [r7, #24]
    break;
 8004a6c:	e008      	b.n	8004a80 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 8004a6e:	4b16      	ldr	r3, [pc, #88]	@ (8004ac8 <LSM6DSL_GyroReadXYZAngRate+0x118>)
 8004a70:	61bb      	str	r3, [r7, #24]
    break;
 8004a72:	e005      	b.n	8004a80 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 8004a74:	4b15      	ldr	r3, [pc, #84]	@ (8004acc <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 8004a76:	61bb      	str	r3, [r7, #24]
    break;
 8004a78:	e002      	b.n	8004a80 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 8004a7a:	4b15      	ldr	r3, [pc, #84]	@ (8004ad0 <LSM6DSL_GyroReadXYZAngRate+0x120>)
 8004a7c:	61bb      	str	r3, [r7, #24]
    break;    
 8004a7e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8004a80:	2300      	movs	r3, #0
 8004a82:	77fb      	strb	r3, [r7, #31]
 8004a84:	e016      	b.n	8004ab4 <LSM6DSL_GyroReadXYZAngRate+0x104>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 8004a86:	7ffb      	ldrb	r3, [r7, #31]
 8004a88:	005b      	lsls	r3, r3, #1
 8004a8a:	3320      	adds	r3, #32
 8004a8c:	443b      	add	r3, r7
 8004a8e:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8004a92:	ee07 3a90 	vmov	s15, r3
 8004a96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004a9a:	7ffb      	ldrb	r3, [r7, #31]
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	4413      	add	r3, r2
 8004aa2:	edd7 7a06 	vldr	s15, [r7, #24]
 8004aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aaa:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8004aae:	7ffb      	ldrb	r3, [r7, #31]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	77fb      	strb	r3, [r7, #31]
 8004ab4:	7ffb      	ldrb	r3, [r7, #31]
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d9e5      	bls.n	8004a86 <LSM6DSL_GyroReadXYZAngRate+0xd6>
  }
}
 8004aba:	bf00      	nop
 8004abc:	bf00      	nop
 8004abe:	3720      	adds	r7, #32
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	410c0000 	.word	0x410c0000
 8004ac8:	418c0000 	.word	0x418c0000
 8004acc:	420c0000 	.word	0x420c0000
 8004ad0:	428c0000 	.word	0x428c0000

08004ad4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004ada:	2300      	movs	r3, #0
 8004adc:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ade:	2003      	movs	r0, #3
 8004ae0:	f000 f960 	bl	8004da4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004ae4:	200f      	movs	r0, #15
 8004ae6:	f000 f80d 	bl	8004b04 <HAL_InitTick>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d002      	beq.n	8004af6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	71fb      	strb	r3, [r7, #7]
 8004af4:	e001      	b.n	8004afa <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004af6:	f7fe fb9b 	bl	8003230 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004afa:	79fb      	ldrb	r3, [r7, #7]
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3708      	adds	r7, #8
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004b10:	4b17      	ldr	r3, [pc, #92]	@ (8004b70 <HAL_InitTick+0x6c>)
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d023      	beq.n	8004b60 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004b18:	4b16      	ldr	r3, [pc, #88]	@ (8004b74 <HAL_InitTick+0x70>)
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	4b14      	ldr	r3, [pc, #80]	@ (8004b70 <HAL_InitTick+0x6c>)
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	4619      	mov	r1, r3
 8004b22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b26:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f000 f96d 	bl	8004e0e <HAL_SYSTICK_Config>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d10f      	bne.n	8004b5a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2b0f      	cmp	r3, #15
 8004b3e:	d809      	bhi.n	8004b54 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b40:	2200      	movs	r2, #0
 8004b42:	6879      	ldr	r1, [r7, #4]
 8004b44:	f04f 30ff 	mov.w	r0, #4294967295
 8004b48:	f000 f937 	bl	8004dba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004b4c:	4a0a      	ldr	r2, [pc, #40]	@ (8004b78 <HAL_InitTick+0x74>)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6013      	str	r3, [r2, #0]
 8004b52:	e007      	b.n	8004b64 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	73fb      	strb	r3, [r7, #15]
 8004b58:	e004      	b.n	8004b64 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	73fb      	strb	r3, [r7, #15]
 8004b5e:	e001      	b.n	8004b64 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3710      	adds	r7, #16
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	200000f4 	.word	0x200000f4
 8004b74:	2000003c 	.word	0x2000003c
 8004b78:	200000f0 	.word	0x200000f0

08004b7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004b80:	4b06      	ldr	r3, [pc, #24]	@ (8004b9c <HAL_IncTick+0x20>)
 8004b82:	781b      	ldrb	r3, [r3, #0]
 8004b84:	461a      	mov	r2, r3
 8004b86:	4b06      	ldr	r3, [pc, #24]	@ (8004ba0 <HAL_IncTick+0x24>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	4a04      	ldr	r2, [pc, #16]	@ (8004ba0 <HAL_IncTick+0x24>)
 8004b8e:	6013      	str	r3, [r2, #0]
}
 8004b90:	bf00      	nop
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	200000f4 	.word	0x200000f4
 8004ba0:	20000d84 	.word	0x20000d84

08004ba4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	af00      	add	r7, sp, #0
  return uwTick;
 8004ba8:	4b03      	ldr	r3, [pc, #12]	@ (8004bb8 <HAL_GetTick+0x14>)
 8004baa:	681b      	ldr	r3, [r3, #0]
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	20000d84 	.word	0x20000d84

08004bbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004bc4:	f7ff ffee 	bl	8004ba4 <HAL_GetTick>
 8004bc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd4:	d005      	beq.n	8004be2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8004c00 <HAL_Delay+0x44>)
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	4413      	add	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004be2:	bf00      	nop
 8004be4:	f7ff ffde 	bl	8004ba4 <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d8f7      	bhi.n	8004be4 <HAL_Delay+0x28>
  {
  }
}
 8004bf4:	bf00      	nop
 8004bf6:	bf00      	nop
 8004bf8:	3710      	adds	r7, #16
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	200000f4 	.word	0x200000f4

08004c04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f003 0307 	and.w	r3, r3, #7
 8004c12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c14:	4b0c      	ldr	r3, [pc, #48]	@ (8004c48 <__NVIC_SetPriorityGrouping+0x44>)
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c1a:	68ba      	ldr	r2, [r7, #8]
 8004c1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004c20:	4013      	ands	r3, r2
 8004c22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c36:	4a04      	ldr	r2, [pc, #16]	@ (8004c48 <__NVIC_SetPriorityGrouping+0x44>)
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	60d3      	str	r3, [r2, #12]
}
 8004c3c:	bf00      	nop
 8004c3e:	3714      	adds	r7, #20
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr
 8004c48:	e000ed00 	.word	0xe000ed00

08004c4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c50:	4b04      	ldr	r3, [pc, #16]	@ (8004c64 <__NVIC_GetPriorityGrouping+0x18>)
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	0a1b      	lsrs	r3, r3, #8
 8004c56:	f003 0307 	and.w	r3, r3, #7
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr
 8004c64:	e000ed00 	.word	0xe000ed00

08004c68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	4603      	mov	r3, r0
 8004c70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	db0b      	blt.n	8004c92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c7a:	79fb      	ldrb	r3, [r7, #7]
 8004c7c:	f003 021f 	and.w	r2, r3, #31
 8004c80:	4907      	ldr	r1, [pc, #28]	@ (8004ca0 <__NVIC_EnableIRQ+0x38>)
 8004c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c86:	095b      	lsrs	r3, r3, #5
 8004c88:	2001      	movs	r0, #1
 8004c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8004c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004c92:	bf00      	nop
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	e000e100 	.word	0xe000e100

08004ca4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	4603      	mov	r3, r0
 8004cac:	6039      	str	r1, [r7, #0]
 8004cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	db0a      	blt.n	8004cce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	490c      	ldr	r1, [pc, #48]	@ (8004cf0 <__NVIC_SetPriority+0x4c>)
 8004cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cc2:	0112      	lsls	r2, r2, #4
 8004cc4:	b2d2      	uxtb	r2, r2
 8004cc6:	440b      	add	r3, r1
 8004cc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ccc:	e00a      	b.n	8004ce4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	b2da      	uxtb	r2, r3
 8004cd2:	4908      	ldr	r1, [pc, #32]	@ (8004cf4 <__NVIC_SetPriority+0x50>)
 8004cd4:	79fb      	ldrb	r3, [r7, #7]
 8004cd6:	f003 030f 	and.w	r3, r3, #15
 8004cda:	3b04      	subs	r3, #4
 8004cdc:	0112      	lsls	r2, r2, #4
 8004cde:	b2d2      	uxtb	r2, r2
 8004ce0:	440b      	add	r3, r1
 8004ce2:	761a      	strb	r2, [r3, #24]
}
 8004ce4:	bf00      	nop
 8004ce6:	370c      	adds	r7, #12
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr
 8004cf0:	e000e100 	.word	0xe000e100
 8004cf4:	e000ed00 	.word	0xe000ed00

08004cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b089      	sub	sp, #36	@ 0x24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f003 0307 	and.w	r3, r3, #7
 8004d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	f1c3 0307 	rsb	r3, r3, #7
 8004d12:	2b04      	cmp	r3, #4
 8004d14:	bf28      	it	cs
 8004d16:	2304      	movcs	r3, #4
 8004d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	3304      	adds	r3, #4
 8004d1e:	2b06      	cmp	r3, #6
 8004d20:	d902      	bls.n	8004d28 <NVIC_EncodePriority+0x30>
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	3b03      	subs	r3, #3
 8004d26:	e000      	b.n	8004d2a <NVIC_EncodePriority+0x32>
 8004d28:	2300      	movs	r3, #0
 8004d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	fa02 f303 	lsl.w	r3, r2, r3
 8004d36:	43da      	mvns	r2, r3
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	401a      	ands	r2, r3
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d40:	f04f 31ff 	mov.w	r1, #4294967295
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	fa01 f303 	lsl.w	r3, r1, r3
 8004d4a:	43d9      	mvns	r1, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d50:	4313      	orrs	r3, r2
         );
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3724      	adds	r7, #36	@ 0x24
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr
	...

08004d60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d70:	d301      	bcc.n	8004d76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d72:	2301      	movs	r3, #1
 8004d74:	e00f      	b.n	8004d96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d76:	4a0a      	ldr	r2, [pc, #40]	@ (8004da0 <SysTick_Config+0x40>)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d7e:	210f      	movs	r1, #15
 8004d80:	f04f 30ff 	mov.w	r0, #4294967295
 8004d84:	f7ff ff8e 	bl	8004ca4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d88:	4b05      	ldr	r3, [pc, #20]	@ (8004da0 <SysTick_Config+0x40>)
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d8e:	4b04      	ldr	r3, [pc, #16]	@ (8004da0 <SysTick_Config+0x40>)
 8004d90:	2207      	movs	r2, #7
 8004d92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop
 8004da0:	e000e010 	.word	0xe000e010

08004da4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f7ff ff29 	bl	8004c04 <__NVIC_SetPriorityGrouping>
}
 8004db2:	bf00      	nop
 8004db4:	3708      	adds	r7, #8
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004dba:	b580      	push	{r7, lr}
 8004dbc:	b086      	sub	sp, #24
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	60b9      	str	r1, [r7, #8]
 8004dc4:	607a      	str	r2, [r7, #4]
 8004dc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004dcc:	f7ff ff3e 	bl	8004c4c <__NVIC_GetPriorityGrouping>
 8004dd0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	68b9      	ldr	r1, [r7, #8]
 8004dd6:	6978      	ldr	r0, [r7, #20]
 8004dd8:	f7ff ff8e 	bl	8004cf8 <NVIC_EncodePriority>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004de2:	4611      	mov	r1, r2
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7ff ff5d 	bl	8004ca4 <__NVIC_SetPriority>
}
 8004dea:	bf00      	nop
 8004dec:	3718      	adds	r7, #24
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b082      	sub	sp, #8
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	4603      	mov	r3, r0
 8004dfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e00:	4618      	mov	r0, r3
 8004e02:	f7ff ff31 	bl	8004c68 <__NVIC_EnableIRQ>
}
 8004e06:	bf00      	nop
 8004e08:	3708      	adds	r7, #8
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}

08004e0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b082      	sub	sp, #8
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f7ff ffa2 	bl	8004d60 <SysTick_Config>
 8004e1c:	4603      	mov	r3, r0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3708      	adds	r7, #8
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
	...

08004e28 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e0ac      	b.n	8004f94 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f000 f8b2 	bl	8004fa8 <DFSDM_GetChannelFromInstance>
 8004e44:	4603      	mov	r3, r0
 8004e46:	4a55      	ldr	r2, [pc, #340]	@ (8004f9c <HAL_DFSDM_ChannelInit+0x174>)
 8004e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d001      	beq.n	8004e54 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e09f      	b.n	8004f94 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f7fe fa13 	bl	8003280 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8004e5a:	4b51      	ldr	r3, [pc, #324]	@ (8004fa0 <HAL_DFSDM_ChannelInit+0x178>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	3301      	adds	r3, #1
 8004e60:	4a4f      	ldr	r2, [pc, #316]	@ (8004fa0 <HAL_DFSDM_ChannelInit+0x178>)
 8004e62:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8004e64:	4b4e      	ldr	r3, [pc, #312]	@ (8004fa0 <HAL_DFSDM_ChannelInit+0x178>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d125      	bne.n	8004eb8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8004e6c:	4b4d      	ldr	r3, [pc, #308]	@ (8004fa4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a4c      	ldr	r2, [pc, #304]	@ (8004fa4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004e72:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e76:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8004e78:	4b4a      	ldr	r3, [pc, #296]	@ (8004fa4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	4948      	ldr	r1, [pc, #288]	@ (8004fa4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8004e86:	4b47      	ldr	r3, [pc, #284]	@ (8004fa4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a46      	ldr	r2, [pc, #280]	@ (8004fa4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004e8c:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8004e90:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	791b      	ldrb	r3, [r3, #4]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d108      	bne.n	8004eac <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8004e9a:	4b42      	ldr	r3, [pc, #264]	@ (8004fa4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	041b      	lsls	r3, r3, #16
 8004ea6:	493f      	ldr	r1, [pc, #252]	@ (8004fa4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8004eac:	4b3d      	ldr	r3, [pc, #244]	@ (8004fa4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a3c      	ldr	r2, [pc, #240]	@ (8004fa4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004eb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004eb6:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8004ec6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6819      	ldr	r1, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004ed6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004edc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f022 020f 	bic.w	r2, r2, #15
 8004ef4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	6819      	ldr	r1, [r3, #0]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004f04:	431a      	orrs	r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	689a      	ldr	r2, [r3, #8]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8004f1c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6899      	ldr	r1, [r3, #8]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2c:	3b01      	subs	r3, #1
 8004f2e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004f30:	431a      	orrs	r2, r3
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f002 0207 	and.w	r2, r2, #7
 8004f48:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	6859      	ldr	r1, [r3, #4]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f54:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f5a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004f5c:	431a      	orrs	r2, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	430a      	orrs	r2, r1
 8004f64:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004f74:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 f810 	bl	8004fa8 <DFSDM_GetChannelFromInstance>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	4904      	ldr	r1, [pc, #16]	@ (8004f9c <HAL_DFSDM_ChannelInit+0x174>)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3708      	adds	r7, #8
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	20000d8c 	.word	0x20000d8c
 8004fa0:	20000d88 	.word	0x20000d88
 8004fa4:	40016000 	.word	0x40016000

08004fa8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8005024 <DFSDM_GetChannelFromInstance+0x7c>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d102      	bne.n	8004fbe <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	60fb      	str	r3, [r7, #12]
 8004fbc:	e02b      	b.n	8005016 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4a19      	ldr	r2, [pc, #100]	@ (8005028 <DFSDM_GetChannelFromInstance+0x80>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d102      	bne.n	8004fcc <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	60fb      	str	r3, [r7, #12]
 8004fca:	e024      	b.n	8005016 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a17      	ldr	r2, [pc, #92]	@ (800502c <DFSDM_GetChannelFromInstance+0x84>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d102      	bne.n	8004fda <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	60fb      	str	r3, [r7, #12]
 8004fd8:	e01d      	b.n	8005016 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a14      	ldr	r2, [pc, #80]	@ (8005030 <DFSDM_GetChannelFromInstance+0x88>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d102      	bne.n	8004fe8 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8004fe2:	2304      	movs	r3, #4
 8004fe4:	60fb      	str	r3, [r7, #12]
 8004fe6:	e016      	b.n	8005016 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a12      	ldr	r2, [pc, #72]	@ (8005034 <DFSDM_GetChannelFromInstance+0x8c>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d102      	bne.n	8004ff6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004ff0:	2305      	movs	r3, #5
 8004ff2:	60fb      	str	r3, [r7, #12]
 8004ff4:	e00f      	b.n	8005016 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a0f      	ldr	r2, [pc, #60]	@ (8005038 <DFSDM_GetChannelFromInstance+0x90>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d102      	bne.n	8005004 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8004ffe:	2306      	movs	r3, #6
 8005000:	60fb      	str	r3, [r7, #12]
 8005002:	e008      	b.n	8005016 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a0d      	ldr	r2, [pc, #52]	@ (800503c <DFSDM_GetChannelFromInstance+0x94>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d102      	bne.n	8005012 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800500c:	2307      	movs	r3, #7
 800500e:	60fb      	str	r3, [r7, #12]
 8005010:	e001      	b.n	8005016 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8005012:	2303      	movs	r3, #3
 8005014:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8005016:	68fb      	ldr	r3, [r7, #12]
}
 8005018:	4618      	mov	r0, r3
 800501a:	3714      	adds	r7, #20
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr
 8005024:	40016000 	.word	0x40016000
 8005028:	40016020 	.word	0x40016020
 800502c:	40016040 	.word	0x40016040
 8005030:	40016080 	.word	0x40016080
 8005034:	400160a0 	.word	0x400160a0
 8005038:	400160c0 	.word	0x400160c0
 800503c:	400160e0 	.word	0x400160e0

08005040 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005040:	b480      	push	{r7}
 8005042:	b087      	sub	sp, #28
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	460b      	mov	r3, r1
 800504a:	607a      	str	r2, [r7, #4]
 800504c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800504e:	2300      	movs	r3, #0
 8005050:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8005052:	7afb      	ldrb	r3, [r7, #11]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d103      	bne.n	8005060 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	605a      	str	r2, [r3, #4]
      break;
 800505e:	e002      	b.n	8005066 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	75fb      	strb	r3, [r7, #23]
      break;
 8005064:	bf00      	nop
  }

  return status;
 8005066:	7dfb      	ldrb	r3, [r7, #23]
}
 8005068:	4618      	mov	r0, r3
 800506a:	371c      	adds	r7, #28
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e003      	b.n	8005090 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	683a      	ldr	r2, [r7, #0]
 800508c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800508e:	2300      	movs	r3, #0
  }
}
 8005090:	4618      	mov	r0, r3
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b086      	sub	sp, #24
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	0c1b      	lsrs	r3, r3, #16
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 031f 	and.w	r3, r3, #31
 80050b8:	2201      	movs	r2, #1
 80050ba:	fa02 f303 	lsl.w	r3, r2, r3
 80050be:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	015a      	lsls	r2, r3, #5
 80050c4:	4b0c      	ldr	r3, [pc, #48]	@ (80050f8 <HAL_EXTI_IRQHandler+0x5c>)
 80050c6:	4413      	add	r3, r2
 80050c8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	4013      	ands	r3, r2
 80050d2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d009      	beq.n	80050ee <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d002      	beq.n	80050ee <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	4798      	blx	r3
    }
  }
}
 80050ee:	bf00      	nop
 80050f0:	3718      	adds	r7, #24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	40010414 	.word	0x40010414

080050fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b087      	sub	sp, #28
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005106:	2300      	movs	r3, #0
 8005108:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800510a:	e17f      	b.n	800540c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	2101      	movs	r1, #1
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	fa01 f303 	lsl.w	r3, r1, r3
 8005118:	4013      	ands	r3, r2
 800511a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2b00      	cmp	r3, #0
 8005120:	f000 8171 	beq.w	8005406 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f003 0303 	and.w	r3, r3, #3
 800512c:	2b01      	cmp	r3, #1
 800512e:	d005      	beq.n	800513c <HAL_GPIO_Init+0x40>
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f003 0303 	and.w	r3, r3, #3
 8005138:	2b02      	cmp	r3, #2
 800513a:	d130      	bne.n	800519e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	005b      	lsls	r3, r3, #1
 8005146:	2203      	movs	r2, #3
 8005148:	fa02 f303 	lsl.w	r3, r2, r3
 800514c:	43db      	mvns	r3, r3
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	4013      	ands	r3, r2
 8005152:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	68da      	ldr	r2, [r3, #12]
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	005b      	lsls	r3, r3, #1
 800515c:	fa02 f303 	lsl.w	r3, r2, r3
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	4313      	orrs	r3, r2
 8005164:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005172:	2201      	movs	r2, #1
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	fa02 f303 	lsl.w	r3, r2, r3
 800517a:	43db      	mvns	r3, r3
 800517c:	693a      	ldr	r2, [r7, #16]
 800517e:	4013      	ands	r3, r2
 8005180:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	091b      	lsrs	r3, r3, #4
 8005188:	f003 0201 	and.w	r2, r3, #1
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	fa02 f303 	lsl.w	r3, r2, r3
 8005192:	693a      	ldr	r2, [r7, #16]
 8005194:	4313      	orrs	r3, r2
 8005196:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	f003 0303 	and.w	r3, r3, #3
 80051a6:	2b03      	cmp	r3, #3
 80051a8:	d118      	bne.n	80051dc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80051b0:	2201      	movs	r2, #1
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	fa02 f303 	lsl.w	r3, r2, r3
 80051b8:	43db      	mvns	r3, r3
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4013      	ands	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	08db      	lsrs	r3, r3, #3
 80051c6:	f003 0201 	and.w	r2, r3, #1
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	fa02 f303 	lsl.w	r3, r2, r3
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	f003 0303 	and.w	r3, r3, #3
 80051e4:	2b03      	cmp	r3, #3
 80051e6:	d017      	beq.n	8005218 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	2203      	movs	r2, #3
 80051f4:	fa02 f303 	lsl.w	r3, r2, r3
 80051f8:	43db      	mvns	r3, r3
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	4013      	ands	r3, r2
 80051fe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	689a      	ldr	r2, [r3, #8]
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	005b      	lsls	r3, r3, #1
 8005208:	fa02 f303 	lsl.w	r3, r2, r3
 800520c:	693a      	ldr	r2, [r7, #16]
 800520e:	4313      	orrs	r3, r2
 8005210:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	f003 0303 	and.w	r3, r3, #3
 8005220:	2b02      	cmp	r3, #2
 8005222:	d123      	bne.n	800526c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	08da      	lsrs	r2, r3, #3
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	3208      	adds	r2, #8
 800522c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005230:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	f003 0307 	and.w	r3, r3, #7
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	220f      	movs	r2, #15
 800523c:	fa02 f303 	lsl.w	r3, r2, r3
 8005240:	43db      	mvns	r3, r3
 8005242:	693a      	ldr	r2, [r7, #16]
 8005244:	4013      	ands	r3, r2
 8005246:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	691a      	ldr	r2, [r3, #16]
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	f003 0307 	and.w	r3, r3, #7
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	fa02 f303 	lsl.w	r3, r2, r3
 8005258:	693a      	ldr	r2, [r7, #16]
 800525a:	4313      	orrs	r3, r2
 800525c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	08da      	lsrs	r2, r3, #3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	3208      	adds	r2, #8
 8005266:	6939      	ldr	r1, [r7, #16]
 8005268:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	005b      	lsls	r3, r3, #1
 8005276:	2203      	movs	r2, #3
 8005278:	fa02 f303 	lsl.w	r3, r2, r3
 800527c:	43db      	mvns	r3, r3
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	4013      	ands	r3, r2
 8005282:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f003 0203 	and.w	r2, r3, #3
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	fa02 f303 	lsl.w	r3, r2, r3
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	4313      	orrs	r3, r2
 8005298:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	f000 80ac 	beq.w	8005406 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052ae:	4b5f      	ldr	r3, [pc, #380]	@ (800542c <HAL_GPIO_Init+0x330>)
 80052b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052b2:	4a5e      	ldr	r2, [pc, #376]	@ (800542c <HAL_GPIO_Init+0x330>)
 80052b4:	f043 0301 	orr.w	r3, r3, #1
 80052b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80052ba:	4b5c      	ldr	r3, [pc, #368]	@ (800542c <HAL_GPIO_Init+0x330>)
 80052bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	60bb      	str	r3, [r7, #8]
 80052c4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80052c6:	4a5a      	ldr	r2, [pc, #360]	@ (8005430 <HAL_GPIO_Init+0x334>)
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	089b      	lsrs	r3, r3, #2
 80052cc:	3302      	adds	r3, #2
 80052ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f003 0303 	and.w	r3, r3, #3
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	220f      	movs	r2, #15
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	43db      	mvns	r3, r3
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	4013      	ands	r3, r2
 80052e8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80052f0:	d025      	beq.n	800533e <HAL_GPIO_Init+0x242>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	4a4f      	ldr	r2, [pc, #316]	@ (8005434 <HAL_GPIO_Init+0x338>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d01f      	beq.n	800533a <HAL_GPIO_Init+0x23e>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a4e      	ldr	r2, [pc, #312]	@ (8005438 <HAL_GPIO_Init+0x33c>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d019      	beq.n	8005336 <HAL_GPIO_Init+0x23a>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a4d      	ldr	r2, [pc, #308]	@ (800543c <HAL_GPIO_Init+0x340>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d013      	beq.n	8005332 <HAL_GPIO_Init+0x236>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a4c      	ldr	r2, [pc, #304]	@ (8005440 <HAL_GPIO_Init+0x344>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d00d      	beq.n	800532e <HAL_GPIO_Init+0x232>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a4b      	ldr	r2, [pc, #300]	@ (8005444 <HAL_GPIO_Init+0x348>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d007      	beq.n	800532a <HAL_GPIO_Init+0x22e>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a4a      	ldr	r2, [pc, #296]	@ (8005448 <HAL_GPIO_Init+0x34c>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d101      	bne.n	8005326 <HAL_GPIO_Init+0x22a>
 8005322:	2306      	movs	r3, #6
 8005324:	e00c      	b.n	8005340 <HAL_GPIO_Init+0x244>
 8005326:	2307      	movs	r3, #7
 8005328:	e00a      	b.n	8005340 <HAL_GPIO_Init+0x244>
 800532a:	2305      	movs	r3, #5
 800532c:	e008      	b.n	8005340 <HAL_GPIO_Init+0x244>
 800532e:	2304      	movs	r3, #4
 8005330:	e006      	b.n	8005340 <HAL_GPIO_Init+0x244>
 8005332:	2303      	movs	r3, #3
 8005334:	e004      	b.n	8005340 <HAL_GPIO_Init+0x244>
 8005336:	2302      	movs	r3, #2
 8005338:	e002      	b.n	8005340 <HAL_GPIO_Init+0x244>
 800533a:	2301      	movs	r3, #1
 800533c:	e000      	b.n	8005340 <HAL_GPIO_Init+0x244>
 800533e:	2300      	movs	r3, #0
 8005340:	697a      	ldr	r2, [r7, #20]
 8005342:	f002 0203 	and.w	r2, r2, #3
 8005346:	0092      	lsls	r2, r2, #2
 8005348:	4093      	lsls	r3, r2
 800534a:	693a      	ldr	r2, [r7, #16]
 800534c:	4313      	orrs	r3, r2
 800534e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005350:	4937      	ldr	r1, [pc, #220]	@ (8005430 <HAL_GPIO_Init+0x334>)
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	089b      	lsrs	r3, r3, #2
 8005356:	3302      	adds	r3, #2
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800535e:	4b3b      	ldr	r3, [pc, #236]	@ (800544c <HAL_GPIO_Init+0x350>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	43db      	mvns	r3, r3
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	4013      	ands	r3, r2
 800536c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d003      	beq.n	8005382 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800537a:	693a      	ldr	r2, [r7, #16]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	4313      	orrs	r3, r2
 8005380:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005382:	4a32      	ldr	r2, [pc, #200]	@ (800544c <HAL_GPIO_Init+0x350>)
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005388:	4b30      	ldr	r3, [pc, #192]	@ (800544c <HAL_GPIO_Init+0x350>)
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	43db      	mvns	r3, r3
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	4013      	ands	r3, r2
 8005396:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d003      	beq.n	80053ac <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80053a4:	693a      	ldr	r2, [r7, #16]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80053ac:	4a27      	ldr	r2, [pc, #156]	@ (800544c <HAL_GPIO_Init+0x350>)
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80053b2:	4b26      	ldr	r3, [pc, #152]	@ (800544c <HAL_GPIO_Init+0x350>)
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	43db      	mvns	r3, r3
 80053bc:	693a      	ldr	r2, [r7, #16]
 80053be:	4013      	ands	r3, r2
 80053c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d003      	beq.n	80053d6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80053ce:	693a      	ldr	r2, [r7, #16]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80053d6:	4a1d      	ldr	r2, [pc, #116]	@ (800544c <HAL_GPIO_Init+0x350>)
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80053dc:	4b1b      	ldr	r3, [pc, #108]	@ (800544c <HAL_GPIO_Init+0x350>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	43db      	mvns	r3, r3
 80053e6:	693a      	ldr	r2, [r7, #16]
 80053e8:	4013      	ands	r3, r2
 80053ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d003      	beq.n	8005400 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005400:	4a12      	ldr	r2, [pc, #72]	@ (800544c <HAL_GPIO_Init+0x350>)
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	3301      	adds	r3, #1
 800540a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	fa22 f303 	lsr.w	r3, r2, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	f47f ae78 	bne.w	800510c <HAL_GPIO_Init+0x10>
  }
}
 800541c:	bf00      	nop
 800541e:	bf00      	nop
 8005420:	371c      	adds	r7, #28
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	40021000 	.word	0x40021000
 8005430:	40010000 	.word	0x40010000
 8005434:	48000400 	.word	0x48000400
 8005438:	48000800 	.word	0x48000800
 800543c:	48000c00 	.word	0x48000c00
 8005440:	48001000 	.word	0x48001000
 8005444:	48001400 	.word	0x48001400
 8005448:	48001800 	.word	0x48001800
 800544c:	40010400 	.word	0x40010400

08005450 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005450:	b480      	push	{r7}
 8005452:	b087      	sub	sp, #28
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800545a:	2300      	movs	r3, #0
 800545c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800545e:	e0cd      	b.n	80055fc <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005460:	2201      	movs	r2, #1
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	fa02 f303 	lsl.w	r3, r2, r3
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	4013      	ands	r3, r2
 800546c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	2b00      	cmp	r3, #0
 8005472:	f000 80c0 	beq.w	80055f6 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005476:	4a68      	ldr	r2, [pc, #416]	@ (8005618 <HAL_GPIO_DeInit+0x1c8>)
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	089b      	lsrs	r3, r3, #2
 800547c:	3302      	adds	r3, #2
 800547e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005482:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	f003 0303 	and.w	r3, r3, #3
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	220f      	movs	r2, #15
 800548e:	fa02 f303 	lsl.w	r3, r2, r3
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4013      	ands	r3, r2
 8005496:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800549e:	d025      	beq.n	80054ec <HAL_GPIO_DeInit+0x9c>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4a5e      	ldr	r2, [pc, #376]	@ (800561c <HAL_GPIO_DeInit+0x1cc>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d01f      	beq.n	80054e8 <HAL_GPIO_DeInit+0x98>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4a5d      	ldr	r2, [pc, #372]	@ (8005620 <HAL_GPIO_DeInit+0x1d0>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d019      	beq.n	80054e4 <HAL_GPIO_DeInit+0x94>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a5c      	ldr	r2, [pc, #368]	@ (8005624 <HAL_GPIO_DeInit+0x1d4>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d013      	beq.n	80054e0 <HAL_GPIO_DeInit+0x90>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a5b      	ldr	r2, [pc, #364]	@ (8005628 <HAL_GPIO_DeInit+0x1d8>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d00d      	beq.n	80054dc <HAL_GPIO_DeInit+0x8c>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a5a      	ldr	r2, [pc, #360]	@ (800562c <HAL_GPIO_DeInit+0x1dc>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d007      	beq.n	80054d8 <HAL_GPIO_DeInit+0x88>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a59      	ldr	r2, [pc, #356]	@ (8005630 <HAL_GPIO_DeInit+0x1e0>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d101      	bne.n	80054d4 <HAL_GPIO_DeInit+0x84>
 80054d0:	2306      	movs	r3, #6
 80054d2:	e00c      	b.n	80054ee <HAL_GPIO_DeInit+0x9e>
 80054d4:	2307      	movs	r3, #7
 80054d6:	e00a      	b.n	80054ee <HAL_GPIO_DeInit+0x9e>
 80054d8:	2305      	movs	r3, #5
 80054da:	e008      	b.n	80054ee <HAL_GPIO_DeInit+0x9e>
 80054dc:	2304      	movs	r3, #4
 80054de:	e006      	b.n	80054ee <HAL_GPIO_DeInit+0x9e>
 80054e0:	2303      	movs	r3, #3
 80054e2:	e004      	b.n	80054ee <HAL_GPIO_DeInit+0x9e>
 80054e4:	2302      	movs	r3, #2
 80054e6:	e002      	b.n	80054ee <HAL_GPIO_DeInit+0x9e>
 80054e8:	2301      	movs	r3, #1
 80054ea:	e000      	b.n	80054ee <HAL_GPIO_DeInit+0x9e>
 80054ec:	2300      	movs	r3, #0
 80054ee:	697a      	ldr	r2, [r7, #20]
 80054f0:	f002 0203 	and.w	r2, r2, #3
 80054f4:	0092      	lsls	r2, r2, #2
 80054f6:	4093      	lsls	r3, r2
 80054f8:	68fa      	ldr	r2, [r7, #12]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d132      	bne.n	8005564 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80054fe:	4b4d      	ldr	r3, [pc, #308]	@ (8005634 <HAL_GPIO_DeInit+0x1e4>)
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	43db      	mvns	r3, r3
 8005506:	494b      	ldr	r1, [pc, #300]	@ (8005634 <HAL_GPIO_DeInit+0x1e4>)
 8005508:	4013      	ands	r3, r2
 800550a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800550c:	4b49      	ldr	r3, [pc, #292]	@ (8005634 <HAL_GPIO_DeInit+0x1e4>)
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	43db      	mvns	r3, r3
 8005514:	4947      	ldr	r1, [pc, #284]	@ (8005634 <HAL_GPIO_DeInit+0x1e4>)
 8005516:	4013      	ands	r3, r2
 8005518:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800551a:	4b46      	ldr	r3, [pc, #280]	@ (8005634 <HAL_GPIO_DeInit+0x1e4>)
 800551c:	68da      	ldr	r2, [r3, #12]
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	43db      	mvns	r3, r3
 8005522:	4944      	ldr	r1, [pc, #272]	@ (8005634 <HAL_GPIO_DeInit+0x1e4>)
 8005524:	4013      	ands	r3, r2
 8005526:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8005528:	4b42      	ldr	r3, [pc, #264]	@ (8005634 <HAL_GPIO_DeInit+0x1e4>)
 800552a:	689a      	ldr	r2, [r3, #8]
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	43db      	mvns	r3, r3
 8005530:	4940      	ldr	r1, [pc, #256]	@ (8005634 <HAL_GPIO_DeInit+0x1e4>)
 8005532:	4013      	ands	r3, r2
 8005534:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	f003 0303 	and.w	r3, r3, #3
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	220f      	movs	r2, #15
 8005540:	fa02 f303 	lsl.w	r3, r2, r3
 8005544:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005546:	4a34      	ldr	r2, [pc, #208]	@ (8005618 <HAL_GPIO_DeInit+0x1c8>)
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	089b      	lsrs	r3, r3, #2
 800554c:	3302      	adds	r3, #2
 800554e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	43da      	mvns	r2, r3
 8005556:	4830      	ldr	r0, [pc, #192]	@ (8005618 <HAL_GPIO_DeInit+0x1c8>)
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	089b      	lsrs	r3, r3, #2
 800555c:	400a      	ands	r2, r1
 800555e:	3302      	adds	r3, #2
 8005560:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	005b      	lsls	r3, r3, #1
 800556c:	2103      	movs	r1, #3
 800556e:	fa01 f303 	lsl.w	r3, r1, r3
 8005572:	431a      	orrs	r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	08da      	lsrs	r2, r3, #3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	3208      	adds	r2, #8
 8005580:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	f003 0307 	and.w	r3, r3, #7
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	220f      	movs	r2, #15
 800558e:	fa02 f303 	lsl.w	r3, r2, r3
 8005592:	43db      	mvns	r3, r3
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	08d2      	lsrs	r2, r2, #3
 8005598:	4019      	ands	r1, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	3208      	adds	r2, #8
 800559e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	689a      	ldr	r2, [r3, #8]
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	005b      	lsls	r3, r3, #1
 80055aa:	2103      	movs	r1, #3
 80055ac:	fa01 f303 	lsl.w	r3, r1, r3
 80055b0:	43db      	mvns	r3, r3
 80055b2:	401a      	ands	r2, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	685a      	ldr	r2, [r3, #4]
 80055bc:	2101      	movs	r1, #1
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	fa01 f303 	lsl.w	r3, r1, r3
 80055c4:	43db      	mvns	r3, r3
 80055c6:	401a      	ands	r2, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	68da      	ldr	r2, [r3, #12]
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	005b      	lsls	r3, r3, #1
 80055d4:	2103      	movs	r1, #3
 80055d6:	fa01 f303 	lsl.w	r3, r1, r3
 80055da:	43db      	mvns	r3, r3
 80055dc:	401a      	ands	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055e6:	2101      	movs	r1, #1
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	fa01 f303 	lsl.w	r3, r1, r3
 80055ee:	43db      	mvns	r3, r3
 80055f0:	401a      	ands	r2, r3
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	3301      	adds	r3, #1
 80055fa:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80055fc:	683a      	ldr	r2, [r7, #0]
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	fa22 f303 	lsr.w	r3, r2, r3
 8005604:	2b00      	cmp	r3, #0
 8005606:	f47f af2b 	bne.w	8005460 <HAL_GPIO_DeInit+0x10>
  }
}
 800560a:	bf00      	nop
 800560c:	bf00      	nop
 800560e:	371c      	adds	r7, #28
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr
 8005618:	40010000 	.word	0x40010000
 800561c:	48000400 	.word	0x48000400
 8005620:	48000800 	.word	0x48000800
 8005624:	48000c00 	.word	0x48000c00
 8005628:	48001000 	.word	0x48001000
 800562c:	48001400 	.word	0x48001400
 8005630:	48001800 	.word	0x48001800
 8005634:	40010400 	.word	0x40010400

08005638 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005638:	b480      	push	{r7}
 800563a:	b085      	sub	sp, #20
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	460b      	mov	r3, r1
 8005642:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	691a      	ldr	r2, [r3, #16]
 8005648:	887b      	ldrh	r3, [r7, #2]
 800564a:	4013      	ands	r3, r2
 800564c:	2b00      	cmp	r3, #0
 800564e:	d002      	beq.n	8005656 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005650:	2301      	movs	r3, #1
 8005652:	73fb      	strb	r3, [r7, #15]
 8005654:	e001      	b.n	800565a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005656:	2300      	movs	r3, #0
 8005658:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800565a:	7bfb      	ldrb	r3, [r7, #15]
}
 800565c:	4618      	mov	r0, r3
 800565e:	3714      	adds	r7, #20
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	460b      	mov	r3, r1
 8005672:	807b      	strh	r3, [r7, #2]
 8005674:	4613      	mov	r3, r2
 8005676:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005678:	787b      	ldrb	r3, [r7, #1]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800567e:	887a      	ldrh	r2, [r7, #2]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005684:	e002      	b.n	800568c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005686:	887a      	ldrh	r2, [r7, #2]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800568c:	bf00      	nop
 800568e:	370c      	adds	r7, #12
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr

08005698 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	460b      	mov	r3, r1
 80056a2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	695b      	ldr	r3, [r3, #20]
 80056a8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80056aa:	887a      	ldrh	r2, [r7, #2]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	4013      	ands	r3, r2
 80056b0:	041a      	lsls	r2, r3, #16
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	43d9      	mvns	r1, r3
 80056b6:	887b      	ldrh	r3, [r7, #2]
 80056b8:	400b      	ands	r3, r1
 80056ba:	431a      	orrs	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	619a      	str	r2, [r3, #24]
}
 80056c0:	bf00      	nop
 80056c2:	3714      	adds	r7, #20
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b082      	sub	sp, #8
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	4603      	mov	r3, r0
 80056d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80056d6:	4b08      	ldr	r3, [pc, #32]	@ (80056f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80056d8:	695a      	ldr	r2, [r3, #20]
 80056da:	88fb      	ldrh	r3, [r7, #6]
 80056dc:	4013      	ands	r3, r2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d006      	beq.n	80056f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80056e2:	4a05      	ldr	r2, [pc, #20]	@ (80056f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80056e4:	88fb      	ldrh	r3, [r7, #6]
 80056e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80056e8:	88fb      	ldrh	r3, [r7, #6]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f7fd fb20 	bl	8002d30 <HAL_GPIO_EXTI_Callback>
  }
}
 80056f0:	bf00      	nop
 80056f2:	3708      	adds	r7, #8
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	40010400 	.word	0x40010400

080056fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d101      	bne.n	800570e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e08d      	b.n	800582a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d106      	bne.n	8005728 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f7fd fe10 	bl	8003348 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2224      	movs	r2, #36	@ 0x24
 800572c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f022 0201 	bic.w	r2, r2, #1
 800573e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800574c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800575c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	2b01      	cmp	r3, #1
 8005764:	d107      	bne.n	8005776 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	689a      	ldr	r2, [r3, #8]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005772:	609a      	str	r2, [r3, #8]
 8005774:	e006      	b.n	8005784 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	689a      	ldr	r2, [r3, #8]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005782:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	2b02      	cmp	r3, #2
 800578a:	d108      	bne.n	800579e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	685a      	ldr	r2, [r3, #4]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800579a:	605a      	str	r2, [r3, #4]
 800579c:	e007      	b.n	80057ae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	6812      	ldr	r2, [r2, #0]
 80057b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80057bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057c0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	68da      	ldr	r2, [r3, #12]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80057d0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	691a      	ldr	r2, [r3, #16]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	695b      	ldr	r3, [r3, #20]
 80057da:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	430a      	orrs	r2, r1
 80057ea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	69d9      	ldr	r1, [r3, #28]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6a1a      	ldr	r2, [r3, #32]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	430a      	orrs	r2, r1
 80057fa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f042 0201 	orr.w	r2, r2, #1
 800580a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2220      	movs	r2, #32
 8005816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3708      	adds	r7, #8
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b082      	sub	sp, #8
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d101      	bne.n	8005844 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e021      	b.n	8005888 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2224      	movs	r2, #36	@ 0x24
 8005848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f022 0201 	bic.w	r2, r2, #1
 800585a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f7fd fdd1 	bl	8003404 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2200      	movs	r2, #0
 8005874:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005886:	2300      	movs	r3, #0
}
 8005888:	4618      	mov	r0, r3
 800588a:	3708      	adds	r7, #8
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b088      	sub	sp, #32
 8005894:	af02      	add	r7, sp, #8
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	4608      	mov	r0, r1
 800589a:	4611      	mov	r1, r2
 800589c:	461a      	mov	r2, r3
 800589e:	4603      	mov	r3, r0
 80058a0:	817b      	strh	r3, [r7, #10]
 80058a2:	460b      	mov	r3, r1
 80058a4:	813b      	strh	r3, [r7, #8]
 80058a6:	4613      	mov	r3, r2
 80058a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	2b20      	cmp	r3, #32
 80058b4:	f040 80f9 	bne.w	8005aaa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80058b8:	6a3b      	ldr	r3, [r7, #32]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d002      	beq.n	80058c4 <HAL_I2C_Mem_Write+0x34>
 80058be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d105      	bne.n	80058d0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058ca:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e0ed      	b.n	8005aac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d101      	bne.n	80058de <HAL_I2C_Mem_Write+0x4e>
 80058da:	2302      	movs	r3, #2
 80058dc:	e0e6      	b.n	8005aac <HAL_I2C_Mem_Write+0x21c>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2201      	movs	r2, #1
 80058e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80058e6:	f7ff f95d 	bl	8004ba4 <HAL_GetTick>
 80058ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	9300      	str	r3, [sp, #0]
 80058f0:	2319      	movs	r3, #25
 80058f2:	2201      	movs	r2, #1
 80058f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	f000 fac3 	bl	8005e84 <I2C_WaitOnFlagUntilTimeout>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d001      	beq.n	8005908 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e0d1      	b.n	8005aac <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2221      	movs	r2, #33	@ 0x21
 800590c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2240      	movs	r2, #64	@ 0x40
 8005914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2200      	movs	r2, #0
 800591c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6a3a      	ldr	r2, [r7, #32]
 8005922:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005928:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005930:	88f8      	ldrh	r0, [r7, #6]
 8005932:	893a      	ldrh	r2, [r7, #8]
 8005934:	8979      	ldrh	r1, [r7, #10]
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	9301      	str	r3, [sp, #4]
 800593a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593c:	9300      	str	r3, [sp, #0]
 800593e:	4603      	mov	r3, r0
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f000 f9d3 	bl	8005cec <I2C_RequestMemoryWrite>
 8005946:	4603      	mov	r3, r0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d005      	beq.n	8005958 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e0a9      	b.n	8005aac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800595c:	b29b      	uxth	r3, r3
 800595e:	2bff      	cmp	r3, #255	@ 0xff
 8005960:	d90e      	bls.n	8005980 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	22ff      	movs	r2, #255	@ 0xff
 8005966:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800596c:	b2da      	uxtb	r2, r3
 800596e:	8979      	ldrh	r1, [r7, #10]
 8005970:	2300      	movs	r3, #0
 8005972:	9300      	str	r3, [sp, #0]
 8005974:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005978:	68f8      	ldr	r0, [r7, #12]
 800597a:	f000 fc47 	bl	800620c <I2C_TransferConfig>
 800597e:	e00f      	b.n	80059a0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005984:	b29a      	uxth	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800598e:	b2da      	uxtb	r2, r3
 8005990:	8979      	ldrh	r1, [r7, #10]
 8005992:	2300      	movs	r3, #0
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	f000 fc36 	bl	800620c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f000 fac6 	bl	8005f36 <I2C_WaitOnTXISFlagUntilTimeout>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d001      	beq.n	80059b4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e07b      	b.n	8005aac <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b8:	781a      	ldrb	r2, [r3, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c4:	1c5a      	adds	r2, r3, #1
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	3b01      	subs	r3, #1
 80059d2:	b29a      	uxth	r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059dc:	3b01      	subs	r3, #1
 80059de:	b29a      	uxth	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d034      	beq.n	8005a58 <HAL_I2C_Mem_Write+0x1c8>
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d130      	bne.n	8005a58 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	9300      	str	r3, [sp, #0]
 80059fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059fc:	2200      	movs	r2, #0
 80059fe:	2180      	movs	r1, #128	@ 0x80
 8005a00:	68f8      	ldr	r0, [r7, #12]
 8005a02:	f000 fa3f 	bl	8005e84 <I2C_WaitOnFlagUntilTimeout>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d001      	beq.n	8005a10 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e04d      	b.n	8005aac <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	2bff      	cmp	r3, #255	@ 0xff
 8005a18:	d90e      	bls.n	8005a38 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	22ff      	movs	r2, #255	@ 0xff
 8005a1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a24:	b2da      	uxtb	r2, r3
 8005a26:	8979      	ldrh	r1, [r7, #10]
 8005a28:	2300      	movs	r3, #0
 8005a2a:	9300      	str	r3, [sp, #0]
 8005a2c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a30:	68f8      	ldr	r0, [r7, #12]
 8005a32:	f000 fbeb 	bl	800620c <I2C_TransferConfig>
 8005a36:	e00f      	b.n	8005a58 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	8979      	ldrh	r1, [r7, #10]
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	9300      	str	r3, [sp, #0]
 8005a4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a52:	68f8      	ldr	r0, [r7, #12]
 8005a54:	f000 fbda 	bl	800620c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d19e      	bne.n	80059a0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a62:	697a      	ldr	r2, [r7, #20]
 8005a64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f000 faac 	bl	8005fc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d001      	beq.n	8005a76 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e01a      	b.n	8005aac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	6859      	ldr	r1, [r3, #4]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	4b0a      	ldr	r3, [pc, #40]	@ (8005ab4 <HAL_I2C_Mem_Write+0x224>)
 8005a8a:	400b      	ands	r3, r1
 8005a8c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2220      	movs	r2, #32
 8005a92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	e000      	b.n	8005aac <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005aaa:	2302      	movs	r3, #2
  }
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3718      	adds	r7, #24
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}
 8005ab4:	fe00e800 	.word	0xfe00e800

08005ab8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b088      	sub	sp, #32
 8005abc:	af02      	add	r7, sp, #8
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	4608      	mov	r0, r1
 8005ac2:	4611      	mov	r1, r2
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	817b      	strh	r3, [r7, #10]
 8005aca:	460b      	mov	r3, r1
 8005acc:	813b      	strh	r3, [r7, #8]
 8005ace:	4613      	mov	r3, r2
 8005ad0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	2b20      	cmp	r3, #32
 8005adc:	f040 80fd 	bne.w	8005cda <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ae0:	6a3b      	ldr	r3, [r7, #32]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d002      	beq.n	8005aec <HAL_I2C_Mem_Read+0x34>
 8005ae6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d105      	bne.n	8005af8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005af2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e0f1      	b.n	8005cdc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d101      	bne.n	8005b06 <HAL_I2C_Mem_Read+0x4e>
 8005b02:	2302      	movs	r3, #2
 8005b04:	e0ea      	b.n	8005cdc <HAL_I2C_Mem_Read+0x224>
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005b0e:	f7ff f849 	bl	8004ba4 <HAL_GetTick>
 8005b12:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	9300      	str	r3, [sp, #0]
 8005b18:	2319      	movs	r3, #25
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	f000 f9af 	bl	8005e84 <I2C_WaitOnFlagUntilTimeout>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d001      	beq.n	8005b30 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e0d5      	b.n	8005cdc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2222      	movs	r2, #34	@ 0x22
 8005b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2240      	movs	r2, #64	@ 0x40
 8005b3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2200      	movs	r2, #0
 8005b44:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6a3a      	ldr	r2, [r7, #32]
 8005b4a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005b50:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b58:	88f8      	ldrh	r0, [r7, #6]
 8005b5a:	893a      	ldrh	r2, [r7, #8]
 8005b5c:	8979      	ldrh	r1, [r7, #10]
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	9301      	str	r3, [sp, #4]
 8005b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b64:	9300      	str	r3, [sp, #0]
 8005b66:	4603      	mov	r3, r0
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f000 f913 	bl	8005d94 <I2C_RequestMemoryRead>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d005      	beq.n	8005b80 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e0ad      	b.n	8005cdc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	2bff      	cmp	r3, #255	@ 0xff
 8005b88:	d90e      	bls.n	8005ba8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b94:	b2da      	uxtb	r2, r3
 8005b96:	8979      	ldrh	r1, [r7, #10]
 8005b98:	4b52      	ldr	r3, [pc, #328]	@ (8005ce4 <HAL_I2C_Mem_Read+0x22c>)
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 fb33 	bl	800620c <I2C_TransferConfig>
 8005ba6:	e00f      	b.n	8005bc8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bac:	b29a      	uxth	r2, r3
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bb6:	b2da      	uxtb	r2, r3
 8005bb8:	8979      	ldrh	r1, [r7, #10]
 8005bba:	4b4a      	ldr	r3, [pc, #296]	@ (8005ce4 <HAL_I2C_Mem_Read+0x22c>)
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f000 fb22 	bl	800620c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	9300      	str	r3, [sp, #0]
 8005bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bce:	2200      	movs	r2, #0
 8005bd0:	2104      	movs	r1, #4
 8005bd2:	68f8      	ldr	r0, [r7, #12]
 8005bd4:	f000 f956 	bl	8005e84 <I2C_WaitOnFlagUntilTimeout>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d001      	beq.n	8005be2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e07c      	b.n	8005cdc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bec:	b2d2      	uxtb	r2, r2
 8005bee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf4:	1c5a      	adds	r2, r3, #1
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	b29a      	uxth	r2, r3
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	3b01      	subs	r3, #1
 8005c0e:	b29a      	uxth	r2, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d034      	beq.n	8005c88 <HAL_I2C_Mem_Read+0x1d0>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d130      	bne.n	8005c88 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	9300      	str	r3, [sp, #0]
 8005c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	2180      	movs	r1, #128	@ 0x80
 8005c30:	68f8      	ldr	r0, [r7, #12]
 8005c32:	f000 f927 	bl	8005e84 <I2C_WaitOnFlagUntilTimeout>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d001      	beq.n	8005c40 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e04d      	b.n	8005cdc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	2bff      	cmp	r3, #255	@ 0xff
 8005c48:	d90e      	bls.n	8005c68 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c54:	b2da      	uxtb	r2, r3
 8005c56:	8979      	ldrh	r1, [r7, #10]
 8005c58:	2300      	movs	r3, #0
 8005c5a:	9300      	str	r3, [sp, #0]
 8005c5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f000 fad3 	bl	800620c <I2C_TransferConfig>
 8005c66:	e00f      	b.n	8005c88 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c6c:	b29a      	uxth	r2, r3
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c76:	b2da      	uxtb	r2, r3
 8005c78:	8979      	ldrh	r1, [r7, #10]
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	f000 fac2 	bl	800620c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d19a      	bne.n	8005bc8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f000 f994 	bl	8005fc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d001      	beq.n	8005ca6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e01a      	b.n	8005cdc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2220      	movs	r2, #32
 8005cac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	6859      	ldr	r1, [r3, #4]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ce8 <HAL_I2C_Mem_Read+0x230>)
 8005cba:	400b      	ands	r3, r1
 8005cbc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2220      	movs	r2, #32
 8005cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	e000      	b.n	8005cdc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005cda:	2302      	movs	r3, #2
  }
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3718      	adds	r7, #24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	80002400 	.word	0x80002400
 8005ce8:	fe00e800 	.word	0xfe00e800

08005cec <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b086      	sub	sp, #24
 8005cf0:	af02      	add	r7, sp, #8
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	4608      	mov	r0, r1
 8005cf6:	4611      	mov	r1, r2
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	817b      	strh	r3, [r7, #10]
 8005cfe:	460b      	mov	r3, r1
 8005d00:	813b      	strh	r3, [r7, #8]
 8005d02:	4613      	mov	r3, r2
 8005d04:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005d06:	88fb      	ldrh	r3, [r7, #6]
 8005d08:	b2da      	uxtb	r2, r3
 8005d0a:	8979      	ldrh	r1, [r7, #10]
 8005d0c:	4b20      	ldr	r3, [pc, #128]	@ (8005d90 <I2C_RequestMemoryWrite+0xa4>)
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d14:	68f8      	ldr	r0, [r7, #12]
 8005d16:	f000 fa79 	bl	800620c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d1a:	69fa      	ldr	r2, [r7, #28]
 8005d1c:	69b9      	ldr	r1, [r7, #24]
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 f909 	bl	8005f36 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d001      	beq.n	8005d2e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e02c      	b.n	8005d88 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d2e:	88fb      	ldrh	r3, [r7, #6]
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d105      	bne.n	8005d40 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d34:	893b      	ldrh	r3, [r7, #8]
 8005d36:	b2da      	uxtb	r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d3e:	e015      	b.n	8005d6c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005d40:	893b      	ldrh	r3, [r7, #8]
 8005d42:	0a1b      	lsrs	r3, r3, #8
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	b2da      	uxtb	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d4e:	69fa      	ldr	r2, [r7, #28]
 8005d50:	69b9      	ldr	r1, [r7, #24]
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f000 f8ef 	bl	8005f36 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d001      	beq.n	8005d62 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e012      	b.n	8005d88 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d62:	893b      	ldrh	r3, [r7, #8]
 8005d64:	b2da      	uxtb	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	9300      	str	r3, [sp, #0]
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	2200      	movs	r2, #0
 8005d74:	2180      	movs	r1, #128	@ 0x80
 8005d76:	68f8      	ldr	r0, [r7, #12]
 8005d78:	f000 f884 	bl	8005e84 <I2C_WaitOnFlagUntilTimeout>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d001      	beq.n	8005d86 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e000      	b.n	8005d88 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3710      	adds	r7, #16
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	80002000 	.word	0x80002000

08005d94 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b086      	sub	sp, #24
 8005d98:	af02      	add	r7, sp, #8
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	4608      	mov	r0, r1
 8005d9e:	4611      	mov	r1, r2
 8005da0:	461a      	mov	r2, r3
 8005da2:	4603      	mov	r3, r0
 8005da4:	817b      	strh	r3, [r7, #10]
 8005da6:	460b      	mov	r3, r1
 8005da8:	813b      	strh	r3, [r7, #8]
 8005daa:	4613      	mov	r3, r2
 8005dac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005dae:	88fb      	ldrh	r3, [r7, #6]
 8005db0:	b2da      	uxtb	r2, r3
 8005db2:	8979      	ldrh	r1, [r7, #10]
 8005db4:	4b20      	ldr	r3, [pc, #128]	@ (8005e38 <I2C_RequestMemoryRead+0xa4>)
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	2300      	movs	r3, #0
 8005dba:	68f8      	ldr	r0, [r7, #12]
 8005dbc:	f000 fa26 	bl	800620c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dc0:	69fa      	ldr	r2, [r7, #28]
 8005dc2:	69b9      	ldr	r1, [r7, #24]
 8005dc4:	68f8      	ldr	r0, [r7, #12]
 8005dc6:	f000 f8b6 	bl	8005f36 <I2C_WaitOnTXISFlagUntilTimeout>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d001      	beq.n	8005dd4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e02c      	b.n	8005e2e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005dd4:	88fb      	ldrh	r3, [r7, #6]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d105      	bne.n	8005de6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005dda:	893b      	ldrh	r3, [r7, #8]
 8005ddc:	b2da      	uxtb	r2, r3
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	629a      	str	r2, [r3, #40]	@ 0x28
 8005de4:	e015      	b.n	8005e12 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005de6:	893b      	ldrh	r3, [r7, #8]
 8005de8:	0a1b      	lsrs	r3, r3, #8
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	b2da      	uxtb	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005df4:	69fa      	ldr	r2, [r7, #28]
 8005df6:	69b9      	ldr	r1, [r7, #24]
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f000 f89c 	bl	8005f36 <I2C_WaitOnTXISFlagUntilTimeout>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d001      	beq.n	8005e08 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e012      	b.n	8005e2e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e08:	893b      	ldrh	r3, [r7, #8]
 8005e0a:	b2da      	uxtb	r2, r3
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	9300      	str	r3, [sp, #0]
 8005e16:	69bb      	ldr	r3, [r7, #24]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	2140      	movs	r1, #64	@ 0x40
 8005e1c:	68f8      	ldr	r0, [r7, #12]
 8005e1e:	f000 f831 	bl	8005e84 <I2C_WaitOnFlagUntilTimeout>
 8005e22:	4603      	mov	r3, r0
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d001      	beq.n	8005e2c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e000      	b.n	8005e2e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	80002000 	.word	0x80002000

08005e3c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	f003 0302 	and.w	r3, r3, #2
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d103      	bne.n	8005e5a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2200      	movs	r2, #0
 8005e58:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	699b      	ldr	r3, [r3, #24]
 8005e60:	f003 0301 	and.w	r3, r3, #1
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d007      	beq.n	8005e78 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	699a      	ldr	r2, [r3, #24]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f042 0201 	orr.w	r2, r2, #1
 8005e76:	619a      	str	r2, [r3, #24]
  }
}
 8005e78:	bf00      	nop
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	603b      	str	r3, [r7, #0]
 8005e90:	4613      	mov	r3, r2
 8005e92:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e94:	e03b      	b.n	8005f0e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e96:	69ba      	ldr	r2, [r7, #24]
 8005e98:	6839      	ldr	r1, [r7, #0]
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	f000 f8d6 	bl	800604c <I2C_IsErrorOccurred>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e041      	b.n	8005f2e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb0:	d02d      	beq.n	8005f0e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eb2:	f7fe fe77 	bl	8004ba4 <HAL_GetTick>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	69bb      	ldr	r3, [r7, #24]
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	683a      	ldr	r2, [r7, #0]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d302      	bcc.n	8005ec8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d122      	bne.n	8005f0e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	699a      	ldr	r2, [r3, #24]
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	68ba      	ldr	r2, [r7, #8]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	bf0c      	ite	eq
 8005ed8:	2301      	moveq	r3, #1
 8005eda:	2300      	movne	r3, #0
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	461a      	mov	r2, r3
 8005ee0:	79fb      	ldrb	r3, [r7, #7]
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d113      	bne.n	8005f0e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eea:	f043 0220 	orr.w	r2, r3, #32
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2220      	movs	r2, #32
 8005ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e00f      	b.n	8005f2e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	699a      	ldr	r2, [r3, #24]
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	4013      	ands	r3, r2
 8005f18:	68ba      	ldr	r2, [r7, #8]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	bf0c      	ite	eq
 8005f1e:	2301      	moveq	r3, #1
 8005f20:	2300      	movne	r3, #0
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	461a      	mov	r2, r3
 8005f26:	79fb      	ldrb	r3, [r7, #7]
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d0b4      	beq.n	8005e96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3710      	adds	r7, #16
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}

08005f36 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005f36:	b580      	push	{r7, lr}
 8005f38:	b084      	sub	sp, #16
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	60f8      	str	r0, [r7, #12]
 8005f3e:	60b9      	str	r1, [r7, #8]
 8005f40:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005f42:	e033      	b.n	8005fac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f44:	687a      	ldr	r2, [r7, #4]
 8005f46:	68b9      	ldr	r1, [r7, #8]
 8005f48:	68f8      	ldr	r0, [r7, #12]
 8005f4a:	f000 f87f 	bl	800604c <I2C_IsErrorOccurred>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d001      	beq.n	8005f58 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e031      	b.n	8005fbc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5e:	d025      	beq.n	8005fac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f60:	f7fe fe20 	bl	8004ba4 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	68ba      	ldr	r2, [r7, #8]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d302      	bcc.n	8005f76 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d11a      	bne.n	8005fac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	699b      	ldr	r3, [r3, #24]
 8005f7c:	f003 0302 	and.w	r3, r3, #2
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d013      	beq.n	8005fac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f88:	f043 0220 	orr.w	r2, r3, #32
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2220      	movs	r2, #32
 8005f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e007      	b.n	8005fbc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	699b      	ldr	r3, [r3, #24]
 8005fb2:	f003 0302 	and.w	r3, r3, #2
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	d1c4      	bne.n	8005f44 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3710      	adds	r7, #16
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b084      	sub	sp, #16
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005fd0:	e02f      	b.n	8006032 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	68b9      	ldr	r1, [r7, #8]
 8005fd6:	68f8      	ldr	r0, [r7, #12]
 8005fd8:	f000 f838 	bl	800604c <I2C_IsErrorOccurred>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d001      	beq.n	8005fe6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e02d      	b.n	8006042 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fe6:	f7fe fddd 	bl	8004ba4 <HAL_GetTick>
 8005fea:	4602      	mov	r2, r0
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d302      	bcc.n	8005ffc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d11a      	bne.n	8006032 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	699b      	ldr	r3, [r3, #24]
 8006002:	f003 0320 	and.w	r3, r3, #32
 8006006:	2b20      	cmp	r3, #32
 8006008:	d013      	beq.n	8006032 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800600e:	f043 0220 	orr.w	r2, r3, #32
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2220      	movs	r2, #32
 800601a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e007      	b.n	8006042 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	699b      	ldr	r3, [r3, #24]
 8006038:	f003 0320 	and.w	r3, r3, #32
 800603c:	2b20      	cmp	r3, #32
 800603e:	d1c8      	bne.n	8005fd2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
	...

0800604c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b08a      	sub	sp, #40	@ 0x28
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006058:	2300      	movs	r3, #0
 800605a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006066:	2300      	movs	r3, #0
 8006068:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	f003 0310 	and.w	r3, r3, #16
 8006074:	2b00      	cmp	r3, #0
 8006076:	d068      	beq.n	800614a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2210      	movs	r2, #16
 800607e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006080:	e049      	b.n	8006116 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006088:	d045      	beq.n	8006116 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800608a:	f7fe fd8b 	bl	8004ba4 <HAL_GetTick>
 800608e:	4602      	mov	r2, r0
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	1ad3      	subs	r3, r2, r3
 8006094:	68ba      	ldr	r2, [r7, #8]
 8006096:	429a      	cmp	r2, r3
 8006098:	d302      	bcc.n	80060a0 <I2C_IsErrorOccurred+0x54>
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d13a      	bne.n	8006116 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80060b2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060c2:	d121      	bne.n	8006108 <I2C_IsErrorOccurred+0xbc>
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060ca:	d01d      	beq.n	8006108 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80060cc:	7cfb      	ldrb	r3, [r7, #19]
 80060ce:	2b20      	cmp	r3, #32
 80060d0:	d01a      	beq.n	8006108 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060e0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80060e2:	f7fe fd5f 	bl	8004ba4 <HAL_GetTick>
 80060e6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060e8:	e00e      	b.n	8006108 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80060ea:	f7fe fd5b 	bl	8004ba4 <HAL_GetTick>
 80060ee:	4602      	mov	r2, r0
 80060f0:	69fb      	ldr	r3, [r7, #28]
 80060f2:	1ad3      	subs	r3, r2, r3
 80060f4:	2b19      	cmp	r3, #25
 80060f6:	d907      	bls.n	8006108 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80060f8:	6a3b      	ldr	r3, [r7, #32]
 80060fa:	f043 0320 	orr.w	r3, r3, #32
 80060fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006106:	e006      	b.n	8006116 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	699b      	ldr	r3, [r3, #24]
 800610e:	f003 0320 	and.w	r3, r3, #32
 8006112:	2b20      	cmp	r3, #32
 8006114:	d1e9      	bne.n	80060ea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	f003 0320 	and.w	r3, r3, #32
 8006120:	2b20      	cmp	r3, #32
 8006122:	d003      	beq.n	800612c <I2C_IsErrorOccurred+0xe0>
 8006124:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006128:	2b00      	cmp	r3, #0
 800612a:	d0aa      	beq.n	8006082 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800612c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006130:	2b00      	cmp	r3, #0
 8006132:	d103      	bne.n	800613c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2220      	movs	r2, #32
 800613a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800613c:	6a3b      	ldr	r3, [r7, #32]
 800613e:	f043 0304 	orr.w	r3, r3, #4
 8006142:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00b      	beq.n	8006174 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800615c:	6a3b      	ldr	r3, [r7, #32]
 800615e:	f043 0301 	orr.w	r3, r3, #1
 8006162:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800616c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00b      	beq.n	8006196 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800617e:	6a3b      	ldr	r3, [r7, #32]
 8006180:	f043 0308 	orr.w	r3, r3, #8
 8006184:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800618e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800619c:	2b00      	cmp	r3, #0
 800619e:	d00b      	beq.n	80061b8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80061a0:	6a3b      	ldr	r3, [r7, #32]
 80061a2:	f043 0302 	orr.w	r3, r3, #2
 80061a6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80061b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d01c      	beq.n	80061fa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80061c0:	68f8      	ldr	r0, [r7, #12]
 80061c2:	f7ff fe3b 	bl	8005e3c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	6859      	ldr	r1, [r3, #4]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	4b0d      	ldr	r3, [pc, #52]	@ (8006208 <I2C_IsErrorOccurred+0x1bc>)
 80061d2:	400b      	ands	r3, r1
 80061d4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	431a      	orrs	r2, r3
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2220      	movs	r2, #32
 80061e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80061fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3728      	adds	r7, #40	@ 0x28
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
 8006206:	bf00      	nop
 8006208:	fe00e800 	.word	0xfe00e800

0800620c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800620c:	b480      	push	{r7}
 800620e:	b087      	sub	sp, #28
 8006210:	af00      	add	r7, sp, #0
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	607b      	str	r3, [r7, #4]
 8006216:	460b      	mov	r3, r1
 8006218:	817b      	strh	r3, [r7, #10]
 800621a:	4613      	mov	r3, r2
 800621c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800621e:	897b      	ldrh	r3, [r7, #10]
 8006220:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006224:	7a7b      	ldrb	r3, [r7, #9]
 8006226:	041b      	lsls	r3, r3, #16
 8006228:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800622c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006232:	6a3b      	ldr	r3, [r7, #32]
 8006234:	4313      	orrs	r3, r2
 8006236:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800623a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	685a      	ldr	r2, [r3, #4]
 8006242:	6a3b      	ldr	r3, [r7, #32]
 8006244:	0d5b      	lsrs	r3, r3, #21
 8006246:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800624a:	4b08      	ldr	r3, [pc, #32]	@ (800626c <I2C_TransferConfig+0x60>)
 800624c:	430b      	orrs	r3, r1
 800624e:	43db      	mvns	r3, r3
 8006250:	ea02 0103 	and.w	r1, r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	430a      	orrs	r2, r1
 800625c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800625e:	bf00      	nop
 8006260:	371c      	adds	r7, #28
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop
 800626c:	03ff63ff 	.word	0x03ff63ff

08006270 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006280:	b2db      	uxtb	r3, r3
 8006282:	2b20      	cmp	r3, #32
 8006284:	d138      	bne.n	80062f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800628c:	2b01      	cmp	r3, #1
 800628e:	d101      	bne.n	8006294 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006290:	2302      	movs	r3, #2
 8006292:	e032      	b.n	80062fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2224      	movs	r2, #36	@ 0x24
 80062a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f022 0201 	bic.w	r2, r2, #1
 80062b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80062c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	6819      	ldr	r1, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	683a      	ldr	r2, [r7, #0]
 80062d0:	430a      	orrs	r2, r1
 80062d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f042 0201 	orr.w	r2, r2, #1
 80062e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2220      	movs	r2, #32
 80062e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80062f4:	2300      	movs	r3, #0
 80062f6:	e000      	b.n	80062fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80062f8:	2302      	movs	r3, #2
  }
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	370c      	adds	r7, #12
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006306:	b480      	push	{r7}
 8006308:	b085      	sub	sp, #20
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
 800630e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006316:	b2db      	uxtb	r3, r3
 8006318:	2b20      	cmp	r3, #32
 800631a:	d139      	bne.n	8006390 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006322:	2b01      	cmp	r3, #1
 8006324:	d101      	bne.n	800632a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006326:	2302      	movs	r3, #2
 8006328:	e033      	b.n	8006392 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2224      	movs	r2, #36	@ 0x24
 8006336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f022 0201 	bic.w	r2, r2, #1
 8006348:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006358:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	021b      	lsls	r3, r3, #8
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	4313      	orrs	r3, r2
 8006362:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f042 0201 	orr.w	r2, r2, #1
 800637a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2220      	movs	r2, #32
 8006380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800638c:	2300      	movs	r3, #0
 800638e:	e000      	b.n	8006392 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006390:	2302      	movs	r3, #2
  }
}
 8006392:	4618      	mov	r0, r3
 8006394:	3714      	adds	r7, #20
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800639e:	b580      	push	{r7, lr}
 80063a0:	b086      	sub	sp, #24
 80063a2:	af02      	add	r7, sp, #8
 80063a4:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d101      	bne.n	80063b0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	e101      	b.n	80065b4 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d106      	bne.n	80063ca <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f7fd f92b 	bl	8003620 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2203      	movs	r2, #3
 80063ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4618      	mov	r0, r3
 80063de:	f003 fd3f 	bl	8009e60 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6818      	ldr	r0, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	7c1a      	ldrb	r2, [r3, #16]
 80063ea:	f88d 2000 	strb.w	r2, [sp]
 80063ee:	3304      	adds	r3, #4
 80063f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80063f2:	f003 fd08 	bl	8009e06 <USB_CoreInit>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d005      	beq.n	8006408 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2202      	movs	r2, #2
 8006400:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e0d5      	b.n	80065b4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2100      	movs	r1, #0
 800640e:	4618      	mov	r0, r3
 8006410:	f003 fd37 	bl	8009e82 <USB_SetCurrentMode>
 8006414:	4603      	mov	r3, r0
 8006416:	2b00      	cmp	r3, #0
 8006418:	d005      	beq.n	8006426 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2202      	movs	r2, #2
 800641e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e0c6      	b.n	80065b4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006426:	2300      	movs	r3, #0
 8006428:	73fb      	strb	r3, [r7, #15]
 800642a:	e04a      	b.n	80064c2 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800642c:	7bfa      	ldrb	r2, [r7, #15]
 800642e:	6879      	ldr	r1, [r7, #4]
 8006430:	4613      	mov	r3, r2
 8006432:	00db      	lsls	r3, r3, #3
 8006434:	4413      	add	r3, r2
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	440b      	add	r3, r1
 800643a:	3315      	adds	r3, #21
 800643c:	2201      	movs	r2, #1
 800643e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006440:	7bfa      	ldrb	r2, [r7, #15]
 8006442:	6879      	ldr	r1, [r7, #4]
 8006444:	4613      	mov	r3, r2
 8006446:	00db      	lsls	r3, r3, #3
 8006448:	4413      	add	r3, r2
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	440b      	add	r3, r1
 800644e:	3314      	adds	r3, #20
 8006450:	7bfa      	ldrb	r2, [r7, #15]
 8006452:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006454:	7bfa      	ldrb	r2, [r7, #15]
 8006456:	7bfb      	ldrb	r3, [r7, #15]
 8006458:	b298      	uxth	r0, r3
 800645a:	6879      	ldr	r1, [r7, #4]
 800645c:	4613      	mov	r3, r2
 800645e:	00db      	lsls	r3, r3, #3
 8006460:	4413      	add	r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	440b      	add	r3, r1
 8006466:	332e      	adds	r3, #46	@ 0x2e
 8006468:	4602      	mov	r2, r0
 800646a:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800646c:	7bfa      	ldrb	r2, [r7, #15]
 800646e:	6879      	ldr	r1, [r7, #4]
 8006470:	4613      	mov	r3, r2
 8006472:	00db      	lsls	r3, r3, #3
 8006474:	4413      	add	r3, r2
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	440b      	add	r3, r1
 800647a:	3318      	adds	r3, #24
 800647c:	2200      	movs	r2, #0
 800647e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006480:	7bfa      	ldrb	r2, [r7, #15]
 8006482:	6879      	ldr	r1, [r7, #4]
 8006484:	4613      	mov	r3, r2
 8006486:	00db      	lsls	r3, r3, #3
 8006488:	4413      	add	r3, r2
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	440b      	add	r3, r1
 800648e:	331c      	adds	r3, #28
 8006490:	2200      	movs	r2, #0
 8006492:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006494:	7bfa      	ldrb	r2, [r7, #15]
 8006496:	6879      	ldr	r1, [r7, #4]
 8006498:	4613      	mov	r3, r2
 800649a:	00db      	lsls	r3, r3, #3
 800649c:	4413      	add	r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	440b      	add	r3, r1
 80064a2:	3320      	adds	r3, #32
 80064a4:	2200      	movs	r2, #0
 80064a6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80064a8:	7bfa      	ldrb	r2, [r7, #15]
 80064aa:	6879      	ldr	r1, [r7, #4]
 80064ac:	4613      	mov	r3, r2
 80064ae:	00db      	lsls	r3, r3, #3
 80064b0:	4413      	add	r3, r2
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	440b      	add	r3, r1
 80064b6:	3324      	adds	r3, #36	@ 0x24
 80064b8:	2200      	movs	r2, #0
 80064ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064bc:	7bfb      	ldrb	r3, [r7, #15]
 80064be:	3301      	adds	r3, #1
 80064c0:	73fb      	strb	r3, [r7, #15]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	791b      	ldrb	r3, [r3, #4]
 80064c6:	7bfa      	ldrb	r2, [r7, #15]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d3af      	bcc.n	800642c <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064cc:	2300      	movs	r3, #0
 80064ce:	73fb      	strb	r3, [r7, #15]
 80064d0:	e044      	b.n	800655c <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80064d2:	7bfa      	ldrb	r2, [r7, #15]
 80064d4:	6879      	ldr	r1, [r7, #4]
 80064d6:	4613      	mov	r3, r2
 80064d8:	00db      	lsls	r3, r3, #3
 80064da:	4413      	add	r3, r2
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	440b      	add	r3, r1
 80064e0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80064e4:	2200      	movs	r2, #0
 80064e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80064e8:	7bfa      	ldrb	r2, [r7, #15]
 80064ea:	6879      	ldr	r1, [r7, #4]
 80064ec:	4613      	mov	r3, r2
 80064ee:	00db      	lsls	r3, r3, #3
 80064f0:	4413      	add	r3, r2
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	440b      	add	r3, r1
 80064f6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80064fa:	7bfa      	ldrb	r2, [r7, #15]
 80064fc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80064fe:	7bfa      	ldrb	r2, [r7, #15]
 8006500:	6879      	ldr	r1, [r7, #4]
 8006502:	4613      	mov	r3, r2
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	4413      	add	r3, r2
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	440b      	add	r3, r1
 800650c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006510:	2200      	movs	r2, #0
 8006512:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006514:	7bfa      	ldrb	r2, [r7, #15]
 8006516:	6879      	ldr	r1, [r7, #4]
 8006518:	4613      	mov	r3, r2
 800651a:	00db      	lsls	r3, r3, #3
 800651c:	4413      	add	r3, r2
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	440b      	add	r3, r1
 8006522:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006526:	2200      	movs	r2, #0
 8006528:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800652a:	7bfa      	ldrb	r2, [r7, #15]
 800652c:	6879      	ldr	r1, [r7, #4]
 800652e:	4613      	mov	r3, r2
 8006530:	00db      	lsls	r3, r3, #3
 8006532:	4413      	add	r3, r2
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	440b      	add	r3, r1
 8006538:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800653c:	2200      	movs	r2, #0
 800653e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006540:	7bfa      	ldrb	r2, [r7, #15]
 8006542:	6879      	ldr	r1, [r7, #4]
 8006544:	4613      	mov	r3, r2
 8006546:	00db      	lsls	r3, r3, #3
 8006548:	4413      	add	r3, r2
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	440b      	add	r3, r1
 800654e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006552:	2200      	movs	r2, #0
 8006554:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006556:	7bfb      	ldrb	r3, [r7, #15]
 8006558:	3301      	adds	r3, #1
 800655a:	73fb      	strb	r3, [r7, #15]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	791b      	ldrb	r3, [r3, #4]
 8006560:	7bfa      	ldrb	r2, [r7, #15]
 8006562:	429a      	cmp	r2, r3
 8006564:	d3b5      	bcc.n	80064d2 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6818      	ldr	r0, [r3, #0]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	7c1a      	ldrb	r2, [r3, #16]
 800656e:	f88d 2000 	strb.w	r2, [sp]
 8006572:	3304      	adds	r3, #4
 8006574:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006576:	f003 fcd1 	bl	8009f1c <USB_DevInit>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d005      	beq.n	800658c <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2202      	movs	r2, #2
 8006584:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e013      	b.n	80065b4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	7b1b      	ldrb	r3, [r3, #12]
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d102      	bne.n	80065a8 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f000 f80a 	bl	80065bc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4618      	mov	r0, r3
 80065ae:	f003 fe76 	bl	800a29e <USB_DevDisconnect>

  return HAL_OK;
 80065b2:	2300      	movs	r3, #0
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3710      	adds	r7, #16
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}

080065bc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2201      	movs	r2, #1
 80065ce:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065ee:	f043 0303 	orr.w	r3, r3, #3
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3714      	adds	r7, #20
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006604:	b480      	push	{r7}
 8006606:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006608:	4b05      	ldr	r3, [pc, #20]	@ (8006620 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a04      	ldr	r2, [pc, #16]	@ (8006620 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800660e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006612:	6013      	str	r3, [r2, #0]
}
 8006614:	bf00      	nop
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
 800661e:	bf00      	nop
 8006620:	40007000 	.word	0x40007000

08006624 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006624:	b480      	push	{r7}
 8006626:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006628:	4b04      	ldr	r3, [pc, #16]	@ (800663c <HAL_PWREx_GetVoltageRange+0x18>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8006630:	4618      	mov	r0, r3
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop
 800663c:	40007000 	.word	0x40007000

08006640 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006640:	b480      	push	{r7}
 8006642:	b085      	sub	sp, #20
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800664e:	d130      	bne.n	80066b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006650:	4b23      	ldr	r3, [pc, #140]	@ (80066e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006658:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800665c:	d038      	beq.n	80066d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800665e:	4b20      	ldr	r3, [pc, #128]	@ (80066e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006666:	4a1e      	ldr	r2, [pc, #120]	@ (80066e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006668:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800666c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800666e:	4b1d      	ldr	r3, [pc, #116]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2232      	movs	r2, #50	@ 0x32
 8006674:	fb02 f303 	mul.w	r3, r2, r3
 8006678:	4a1b      	ldr	r2, [pc, #108]	@ (80066e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800667a:	fba2 2303 	umull	r2, r3, r2, r3
 800667e:	0c9b      	lsrs	r3, r3, #18
 8006680:	3301      	adds	r3, #1
 8006682:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006684:	e002      	b.n	800668c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	3b01      	subs	r3, #1
 800668a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800668c:	4b14      	ldr	r3, [pc, #80]	@ (80066e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800668e:	695b      	ldr	r3, [r3, #20]
 8006690:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006694:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006698:	d102      	bne.n	80066a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1f2      	bne.n	8006686 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80066a0:	4b0f      	ldr	r3, [pc, #60]	@ (80066e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066a2:	695b      	ldr	r3, [r3, #20]
 80066a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066ac:	d110      	bne.n	80066d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80066ae:	2303      	movs	r3, #3
 80066b0:	e00f      	b.n	80066d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80066b2:	4b0b      	ldr	r3, [pc, #44]	@ (80066e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80066ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066be:	d007      	beq.n	80066d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80066c0:	4b07      	ldr	r3, [pc, #28]	@ (80066e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80066c8:	4a05      	ldr	r2, [pc, #20]	@ (80066e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80066ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3714      	adds	r7, #20
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	40007000 	.word	0x40007000
 80066e4:	2000003c 	.word	0x2000003c
 80066e8:	431bde83 	.word	0x431bde83

080066ec <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80066ec:	b480      	push	{r7}
 80066ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80066f0:	4b05      	ldr	r3, [pc, #20]	@ (8006708 <HAL_PWREx_EnableVddUSB+0x1c>)
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	4a04      	ldr	r2, [pc, #16]	@ (8006708 <HAL_PWREx_EnableVddUSB+0x1c>)
 80066f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80066fa:	6053      	str	r3, [r2, #4]
}
 80066fc:	bf00      	nop
 80066fe:	46bd      	mov	sp, r7
 8006700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006704:	4770      	bx	lr
 8006706:	bf00      	nop
 8006708:	40007000 	.word	0x40007000

0800670c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b086      	sub	sp, #24
 8006710:	af02      	add	r7, sp, #8
 8006712:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006714:	f7fe fa46 	bl	8004ba4 <HAL_GetTick>
 8006718:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d101      	bne.n	8006724 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e063      	b.n	80067ec <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800672a:	b2db      	uxtb	r3, r3
 800672c:	2b00      	cmp	r3, #0
 800672e:	d10b      	bne.n	8006748 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f7fc fe87 	bl	800344c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800673e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 f858 	bl	80067f8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	3b01      	subs	r3, #1
 8006758:	021a      	lsls	r2, r3, #8
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	430a      	orrs	r2, r1
 8006760:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006766:	9300      	str	r3, [sp, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2200      	movs	r2, #0
 800676c:	2120      	movs	r1, #32
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 f850 	bl	8006814 <QSPI_WaitFlagStateUntilTimeout>
 8006774:	4603      	mov	r3, r0
 8006776:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8006778:	7afb      	ldrb	r3, [r7, #11]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d131      	bne.n	80067e2 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006788:	f023 0310 	bic.w	r3, r3, #16
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	6852      	ldr	r2, [r2, #4]
 8006790:	0611      	lsls	r1, r2, #24
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	68d2      	ldr	r2, [r2, #12]
 8006796:	4311      	orrs	r1, r2
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	6812      	ldr	r2, [r2, #0]
 800679c:	430b      	orrs	r3, r1
 800679e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	685a      	ldr	r2, [r3, #4]
 80067a6:	4b13      	ldr	r3, [pc, #76]	@ (80067f4 <HAL_QSPI_Init+0xe8>)
 80067a8:	4013      	ands	r3, r2
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	6912      	ldr	r2, [r2, #16]
 80067ae:	0411      	lsls	r1, r2, #16
 80067b0:	687a      	ldr	r2, [r7, #4]
 80067b2:	6952      	ldr	r2, [r2, #20]
 80067b4:	4311      	orrs	r1, r2
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	6992      	ldr	r2, [r2, #24]
 80067ba:	4311      	orrs	r1, r2
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	6812      	ldr	r2, [r2, #0]
 80067c0:	430b      	orrs	r3, r1
 80067c2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f042 0201 	orr.w	r2, r2, #1
 80067d2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2201      	movs	r2, #1
 80067de:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 80067ea:	7afb      	ldrb	r3, [r7, #11]
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3710      	adds	r7, #16
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}
 80067f4:	ffe0f8fe 	.word	0xffe0f8fe

080067f8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	683a      	ldr	r2, [r7, #0]
 8006806:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006808:	bf00      	nop
 800680a:	370c      	adds	r7, #12
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	603b      	str	r3, [r7, #0]
 8006820:	4613      	mov	r3, r2
 8006822:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006824:	e01a      	b.n	800685c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800682c:	d016      	beq.n	800685c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800682e:	f7fe f9b9 	bl	8004ba4 <HAL_GetTick>
 8006832:	4602      	mov	r2, r0
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	1ad3      	subs	r3, r2, r3
 8006838:	69ba      	ldr	r2, [r7, #24]
 800683a:	429a      	cmp	r2, r3
 800683c:	d302      	bcc.n	8006844 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800683e:	69bb      	ldr	r3, [r7, #24]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d10b      	bne.n	800685c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2204      	movs	r2, #4
 8006848:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006850:	f043 0201 	orr.w	r2, r3, #1
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	e00e      	b.n	800687a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	689a      	ldr	r2, [r3, #8]
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	4013      	ands	r3, r2
 8006866:	2b00      	cmp	r3, #0
 8006868:	bf14      	ite	ne
 800686a:	2301      	movne	r3, #1
 800686c:	2300      	moveq	r3, #0
 800686e:	b2db      	uxtb	r3, r3
 8006870:	461a      	mov	r2, r3
 8006872:	79fb      	ldrb	r3, [r7, #7]
 8006874:	429a      	cmp	r2, r3
 8006876:	d1d6      	bne.n	8006826 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006878:	2300      	movs	r3, #0
}
 800687a:	4618      	mov	r0, r3
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
	...

08006884 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b088      	sub	sp, #32
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d101      	bne.n	8006896 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e3ca      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006896:	4b97      	ldr	r3, [pc, #604]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	f003 030c 	and.w	r3, r3, #12
 800689e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068a0:	4b94      	ldr	r3, [pc, #592]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	f003 0303 	and.w	r3, r3, #3
 80068a8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 0310 	and.w	r3, r3, #16
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f000 80e4 	beq.w	8006a80 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d007      	beq.n	80068ce <HAL_RCC_OscConfig+0x4a>
 80068be:	69bb      	ldr	r3, [r7, #24]
 80068c0:	2b0c      	cmp	r3, #12
 80068c2:	f040 808b 	bne.w	80069dc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	f040 8087 	bne.w	80069dc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80068ce:	4b89      	ldr	r3, [pc, #548]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0302 	and.w	r3, r3, #2
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d005      	beq.n	80068e6 <HAL_RCC_OscConfig+0x62>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	699b      	ldr	r3, [r3, #24]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d101      	bne.n	80068e6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e3a2      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a1a      	ldr	r2, [r3, #32]
 80068ea:	4b82      	ldr	r3, [pc, #520]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0308 	and.w	r3, r3, #8
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d004      	beq.n	8006900 <HAL_RCC_OscConfig+0x7c>
 80068f6:	4b7f      	ldr	r3, [pc, #508]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80068fe:	e005      	b.n	800690c <HAL_RCC_OscConfig+0x88>
 8006900:	4b7c      	ldr	r3, [pc, #496]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006902:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006906:	091b      	lsrs	r3, r3, #4
 8006908:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800690c:	4293      	cmp	r3, r2
 800690e:	d223      	bcs.n	8006958 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6a1b      	ldr	r3, [r3, #32]
 8006914:	4618      	mov	r0, r3
 8006916:	f000 fd55 	bl	80073c4 <RCC_SetFlashLatencyFromMSIRange>
 800691a:	4603      	mov	r3, r0
 800691c:	2b00      	cmp	r3, #0
 800691e:	d001      	beq.n	8006924 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e383      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006924:	4b73      	ldr	r3, [pc, #460]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a72      	ldr	r2, [pc, #456]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 800692a:	f043 0308 	orr.w	r3, r3, #8
 800692e:	6013      	str	r3, [r2, #0]
 8006930:	4b70      	ldr	r3, [pc, #448]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a1b      	ldr	r3, [r3, #32]
 800693c:	496d      	ldr	r1, [pc, #436]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 800693e:	4313      	orrs	r3, r2
 8006940:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006942:	4b6c      	ldr	r3, [pc, #432]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	69db      	ldr	r3, [r3, #28]
 800694e:	021b      	lsls	r3, r3, #8
 8006950:	4968      	ldr	r1, [pc, #416]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006952:	4313      	orrs	r3, r2
 8006954:	604b      	str	r3, [r1, #4]
 8006956:	e025      	b.n	80069a4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006958:	4b66      	ldr	r3, [pc, #408]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a65      	ldr	r2, [pc, #404]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 800695e:	f043 0308 	orr.w	r3, r3, #8
 8006962:	6013      	str	r3, [r2, #0]
 8006964:	4b63      	ldr	r3, [pc, #396]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6a1b      	ldr	r3, [r3, #32]
 8006970:	4960      	ldr	r1, [pc, #384]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006972:	4313      	orrs	r3, r2
 8006974:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006976:	4b5f      	ldr	r3, [pc, #380]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	021b      	lsls	r3, r3, #8
 8006984:	495b      	ldr	r1, [pc, #364]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006986:	4313      	orrs	r3, r2
 8006988:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d109      	bne.n	80069a4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6a1b      	ldr	r3, [r3, #32]
 8006994:	4618      	mov	r0, r3
 8006996:	f000 fd15 	bl	80073c4 <RCC_SetFlashLatencyFromMSIRange>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	d001      	beq.n	80069a4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	e343      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80069a4:	f000 fc4a 	bl	800723c <HAL_RCC_GetSysClockFreq>
 80069a8:	4602      	mov	r2, r0
 80069aa:	4b52      	ldr	r3, [pc, #328]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	091b      	lsrs	r3, r3, #4
 80069b0:	f003 030f 	and.w	r3, r3, #15
 80069b4:	4950      	ldr	r1, [pc, #320]	@ (8006af8 <HAL_RCC_OscConfig+0x274>)
 80069b6:	5ccb      	ldrb	r3, [r1, r3]
 80069b8:	f003 031f 	and.w	r3, r3, #31
 80069bc:	fa22 f303 	lsr.w	r3, r2, r3
 80069c0:	4a4e      	ldr	r2, [pc, #312]	@ (8006afc <HAL_RCC_OscConfig+0x278>)
 80069c2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80069c4:	4b4e      	ldr	r3, [pc, #312]	@ (8006b00 <HAL_RCC_OscConfig+0x27c>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4618      	mov	r0, r3
 80069ca:	f7fe f89b 	bl	8004b04 <HAL_InitTick>
 80069ce:	4603      	mov	r3, r0
 80069d0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80069d2:	7bfb      	ldrb	r3, [r7, #15]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d052      	beq.n	8006a7e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
 80069da:	e327      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	699b      	ldr	r3, [r3, #24]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d032      	beq.n	8006a4a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80069e4:	4b43      	ldr	r3, [pc, #268]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a42      	ldr	r2, [pc, #264]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 80069ea:	f043 0301 	orr.w	r3, r3, #1
 80069ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80069f0:	f7fe f8d8 	bl	8004ba4 <HAL_GetTick>
 80069f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80069f6:	e008      	b.n	8006a0a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80069f8:	f7fe f8d4 	bl	8004ba4 <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	d901      	bls.n	8006a0a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006a06:	2303      	movs	r3, #3
 8006a08:	e310      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006a0a:	4b3a      	ldr	r3, [pc, #232]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 0302 	and.w	r3, r3, #2
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d0f0      	beq.n	80069f8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006a16:	4b37      	ldr	r3, [pc, #220]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a36      	ldr	r2, [pc, #216]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006a1c:	f043 0308 	orr.w	r3, r3, #8
 8006a20:	6013      	str	r3, [r2, #0]
 8006a22:	4b34      	ldr	r3, [pc, #208]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a1b      	ldr	r3, [r3, #32]
 8006a2e:	4931      	ldr	r1, [pc, #196]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006a30:	4313      	orrs	r3, r2
 8006a32:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006a34:	4b2f      	ldr	r3, [pc, #188]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	69db      	ldr	r3, [r3, #28]
 8006a40:	021b      	lsls	r3, r3, #8
 8006a42:	492c      	ldr	r1, [pc, #176]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006a44:	4313      	orrs	r3, r2
 8006a46:	604b      	str	r3, [r1, #4]
 8006a48:	e01a      	b.n	8006a80 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006a4a:	4b2a      	ldr	r3, [pc, #168]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a29      	ldr	r2, [pc, #164]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006a50:	f023 0301 	bic.w	r3, r3, #1
 8006a54:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006a56:	f7fe f8a5 	bl	8004ba4 <HAL_GetTick>
 8006a5a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006a5c:	e008      	b.n	8006a70 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006a5e:	f7fe f8a1 	bl	8004ba4 <HAL_GetTick>
 8006a62:	4602      	mov	r2, r0
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	1ad3      	subs	r3, r2, r3
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d901      	bls.n	8006a70 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	e2dd      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006a70:	4b20      	ldr	r3, [pc, #128]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0302 	and.w	r3, r3, #2
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1f0      	bne.n	8006a5e <HAL_RCC_OscConfig+0x1da>
 8006a7c:	e000      	b.n	8006a80 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006a7e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0301 	and.w	r3, r3, #1
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d074      	beq.n	8006b76 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	2b08      	cmp	r3, #8
 8006a90:	d005      	beq.n	8006a9e <HAL_RCC_OscConfig+0x21a>
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	2b0c      	cmp	r3, #12
 8006a96:	d10e      	bne.n	8006ab6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	2b03      	cmp	r3, #3
 8006a9c:	d10b      	bne.n	8006ab6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a9e:	4b15      	ldr	r3, [pc, #84]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d064      	beq.n	8006b74 <HAL_RCC_OscConfig+0x2f0>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d160      	bne.n	8006b74 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e2ba      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006abe:	d106      	bne.n	8006ace <HAL_RCC_OscConfig+0x24a>
 8006ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a0b      	ldr	r2, [pc, #44]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006ac6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006aca:	6013      	str	r3, [r2, #0]
 8006acc:	e026      	b.n	8006b1c <HAL_RCC_OscConfig+0x298>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ad6:	d115      	bne.n	8006b04 <HAL_RCC_OscConfig+0x280>
 8006ad8:	4b06      	ldr	r3, [pc, #24]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a05      	ldr	r2, [pc, #20]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006ade:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006ae2:	6013      	str	r3, [r2, #0]
 8006ae4:	4b03      	ldr	r3, [pc, #12]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a02      	ldr	r2, [pc, #8]	@ (8006af4 <HAL_RCC_OscConfig+0x270>)
 8006aea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006aee:	6013      	str	r3, [r2, #0]
 8006af0:	e014      	b.n	8006b1c <HAL_RCC_OscConfig+0x298>
 8006af2:	bf00      	nop
 8006af4:	40021000 	.word	0x40021000
 8006af8:	08013cd4 	.word	0x08013cd4
 8006afc:	2000003c 	.word	0x2000003c
 8006b00:	200000f0 	.word	0x200000f0
 8006b04:	4ba0      	ldr	r3, [pc, #640]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a9f      	ldr	r2, [pc, #636]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006b0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b0e:	6013      	str	r3, [r2, #0]
 8006b10:	4b9d      	ldr	r3, [pc, #628]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a9c      	ldr	r2, [pc, #624]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006b16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006b1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d013      	beq.n	8006b4c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b24:	f7fe f83e 	bl	8004ba4 <HAL_GetTick>
 8006b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b2a:	e008      	b.n	8006b3e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b2c:	f7fe f83a 	bl	8004ba4 <HAL_GetTick>
 8006b30:	4602      	mov	r2, r0
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	2b64      	cmp	r3, #100	@ 0x64
 8006b38:	d901      	bls.n	8006b3e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e276      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b3e:	4b92      	ldr	r3, [pc, #584]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d0f0      	beq.n	8006b2c <HAL_RCC_OscConfig+0x2a8>
 8006b4a:	e014      	b.n	8006b76 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b4c:	f7fe f82a 	bl	8004ba4 <HAL_GetTick>
 8006b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b52:	e008      	b.n	8006b66 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b54:	f7fe f826 	bl	8004ba4 <HAL_GetTick>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	2b64      	cmp	r3, #100	@ 0x64
 8006b60:	d901      	bls.n	8006b66 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006b62:	2303      	movs	r3, #3
 8006b64:	e262      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b66:	4b88      	ldr	r3, [pc, #544]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d1f0      	bne.n	8006b54 <HAL_RCC_OscConfig+0x2d0>
 8006b72:	e000      	b.n	8006b76 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0302 	and.w	r3, r3, #2
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d060      	beq.n	8006c44 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	2b04      	cmp	r3, #4
 8006b86:	d005      	beq.n	8006b94 <HAL_RCC_OscConfig+0x310>
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	2b0c      	cmp	r3, #12
 8006b8c:	d119      	bne.n	8006bc2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d116      	bne.n	8006bc2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b94:	4b7c      	ldr	r3, [pc, #496]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d005      	beq.n	8006bac <HAL_RCC_OscConfig+0x328>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	68db      	ldr	r3, [r3, #12]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d101      	bne.n	8006bac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e23f      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bac:	4b76      	ldr	r3, [pc, #472]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	061b      	lsls	r3, r3, #24
 8006bba:	4973      	ldr	r1, [pc, #460]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006bc0:	e040      	b.n	8006c44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d023      	beq.n	8006c12 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006bca:	4b6f      	ldr	r3, [pc, #444]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a6e      	ldr	r2, [pc, #440]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006bd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bd6:	f7fd ffe5 	bl	8004ba4 <HAL_GetTick>
 8006bda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006bdc:	e008      	b.n	8006bf0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bde:	f7fd ffe1 	bl	8004ba4 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d901      	bls.n	8006bf0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006bec:	2303      	movs	r3, #3
 8006bee:	e21d      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006bf0:	4b65      	ldr	r3, [pc, #404]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d0f0      	beq.n	8006bde <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bfc:	4b62      	ldr	r3, [pc, #392]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	691b      	ldr	r3, [r3, #16]
 8006c08:	061b      	lsls	r3, r3, #24
 8006c0a:	495f      	ldr	r1, [pc, #380]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	604b      	str	r3, [r1, #4]
 8006c10:	e018      	b.n	8006c44 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c12:	4b5d      	ldr	r3, [pc, #372]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a5c      	ldr	r2, [pc, #368]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006c18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c1e:	f7fd ffc1 	bl	8004ba4 <HAL_GetTick>
 8006c22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c24:	e008      	b.n	8006c38 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c26:	f7fd ffbd 	bl	8004ba4 <HAL_GetTick>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	1ad3      	subs	r3, r2, r3
 8006c30:	2b02      	cmp	r3, #2
 8006c32:	d901      	bls.n	8006c38 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006c34:	2303      	movs	r3, #3
 8006c36:	e1f9      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c38:	4b53      	ldr	r3, [pc, #332]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d1f0      	bne.n	8006c26 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 0308 	and.w	r3, r3, #8
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d03c      	beq.n	8006cca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	695b      	ldr	r3, [r3, #20]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d01c      	beq.n	8006c92 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c58:	4b4b      	ldr	r3, [pc, #300]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006c5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c5e:	4a4a      	ldr	r2, [pc, #296]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006c60:	f043 0301 	orr.w	r3, r3, #1
 8006c64:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c68:	f7fd ff9c 	bl	8004ba4 <HAL_GetTick>
 8006c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c6e:	e008      	b.n	8006c82 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c70:	f7fd ff98 	bl	8004ba4 <HAL_GetTick>
 8006c74:	4602      	mov	r2, r0
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	1ad3      	subs	r3, r2, r3
 8006c7a:	2b02      	cmp	r3, #2
 8006c7c:	d901      	bls.n	8006c82 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e1d4      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c82:	4b41      	ldr	r3, [pc, #260]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006c84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c88:	f003 0302 	and.w	r3, r3, #2
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d0ef      	beq.n	8006c70 <HAL_RCC_OscConfig+0x3ec>
 8006c90:	e01b      	b.n	8006cca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c92:	4b3d      	ldr	r3, [pc, #244]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006c94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c98:	4a3b      	ldr	r2, [pc, #236]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006c9a:	f023 0301 	bic.w	r3, r3, #1
 8006c9e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ca2:	f7fd ff7f 	bl	8004ba4 <HAL_GetTick>
 8006ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006ca8:	e008      	b.n	8006cbc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006caa:	f7fd ff7b 	bl	8004ba4 <HAL_GetTick>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	2b02      	cmp	r3, #2
 8006cb6:	d901      	bls.n	8006cbc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006cb8:	2303      	movs	r3, #3
 8006cba:	e1b7      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006cbc:	4b32      	ldr	r3, [pc, #200]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cc2:	f003 0302 	and.w	r3, r3, #2
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d1ef      	bne.n	8006caa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 0304 	and.w	r3, r3, #4
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	f000 80a6 	beq.w	8006e24 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006cdc:	4b2a      	ldr	r3, [pc, #168]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d10d      	bne.n	8006d04 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ce8:	4b27      	ldr	r3, [pc, #156]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cec:	4a26      	ldr	r2, [pc, #152]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006cee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cf2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006cf4:	4b24      	ldr	r3, [pc, #144]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cfc:	60bb      	str	r3, [r7, #8]
 8006cfe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d00:	2301      	movs	r3, #1
 8006d02:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d04:	4b21      	ldr	r3, [pc, #132]	@ (8006d8c <HAL_RCC_OscConfig+0x508>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d118      	bne.n	8006d42 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d10:	4b1e      	ldr	r3, [pc, #120]	@ (8006d8c <HAL_RCC_OscConfig+0x508>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a1d      	ldr	r2, [pc, #116]	@ (8006d8c <HAL_RCC_OscConfig+0x508>)
 8006d16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d1c:	f7fd ff42 	bl	8004ba4 <HAL_GetTick>
 8006d20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d22:	e008      	b.n	8006d36 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d24:	f7fd ff3e 	bl	8004ba4 <HAL_GetTick>
 8006d28:	4602      	mov	r2, r0
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	1ad3      	subs	r3, r2, r3
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	d901      	bls.n	8006d36 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006d32:	2303      	movs	r3, #3
 8006d34:	e17a      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d36:	4b15      	ldr	r3, [pc, #84]	@ (8006d8c <HAL_RCC_OscConfig+0x508>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d0f0      	beq.n	8006d24 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d108      	bne.n	8006d5c <HAL_RCC_OscConfig+0x4d8>
 8006d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d50:	4a0d      	ldr	r2, [pc, #52]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006d52:	f043 0301 	orr.w	r3, r3, #1
 8006d56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006d5a:	e029      	b.n	8006db0 <HAL_RCC_OscConfig+0x52c>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	2b05      	cmp	r3, #5
 8006d62:	d115      	bne.n	8006d90 <HAL_RCC_OscConfig+0x50c>
 8006d64:	4b08      	ldr	r3, [pc, #32]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d6a:	4a07      	ldr	r2, [pc, #28]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006d6c:	f043 0304 	orr.w	r3, r3, #4
 8006d70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006d74:	4b04      	ldr	r3, [pc, #16]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d7a:	4a03      	ldr	r2, [pc, #12]	@ (8006d88 <HAL_RCC_OscConfig+0x504>)
 8006d7c:	f043 0301 	orr.w	r3, r3, #1
 8006d80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006d84:	e014      	b.n	8006db0 <HAL_RCC_OscConfig+0x52c>
 8006d86:	bf00      	nop
 8006d88:	40021000 	.word	0x40021000
 8006d8c:	40007000 	.word	0x40007000
 8006d90:	4b9c      	ldr	r3, [pc, #624]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d96:	4a9b      	ldr	r2, [pc, #620]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006d98:	f023 0301 	bic.w	r3, r3, #1
 8006d9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006da0:	4b98      	ldr	r3, [pc, #608]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006da6:	4a97      	ldr	r2, [pc, #604]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006da8:	f023 0304 	bic.w	r3, r3, #4
 8006dac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d016      	beq.n	8006de6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006db8:	f7fd fef4 	bl	8004ba4 <HAL_GetTick>
 8006dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006dbe:	e00a      	b.n	8006dd6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dc0:	f7fd fef0 	bl	8004ba4 <HAL_GetTick>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d901      	bls.n	8006dd6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e12a      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006dd6:	4b8b      	ldr	r3, [pc, #556]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ddc:	f003 0302 	and.w	r3, r3, #2
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d0ed      	beq.n	8006dc0 <HAL_RCC_OscConfig+0x53c>
 8006de4:	e015      	b.n	8006e12 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006de6:	f7fd fedd 	bl	8004ba4 <HAL_GetTick>
 8006dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006dec:	e00a      	b.n	8006e04 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dee:	f7fd fed9 	bl	8004ba4 <HAL_GetTick>
 8006df2:	4602      	mov	r2, r0
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	1ad3      	subs	r3, r2, r3
 8006df8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d901      	bls.n	8006e04 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006e00:	2303      	movs	r3, #3
 8006e02:	e113      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006e04:	4b7f      	ldr	r3, [pc, #508]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1ed      	bne.n	8006dee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e12:	7ffb      	ldrb	r3, [r7, #31]
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d105      	bne.n	8006e24 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e18:	4b7a      	ldr	r3, [pc, #488]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e1c:	4a79      	ldr	r2, [pc, #484]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006e1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e22:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f000 80fe 	beq.w	800702a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	f040 80d0 	bne.w	8006fd8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006e38:	4b72      	ldr	r3, [pc, #456]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	f003 0203 	and.w	r2, r3, #3
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	d130      	bne.n	8006eae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e56:	3b01      	subs	r3, #1
 8006e58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d127      	bne.n	8006eae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e68:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d11f      	bne.n	8006eae <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006e78:	2a07      	cmp	r2, #7
 8006e7a:	bf14      	ite	ne
 8006e7c:	2201      	movne	r2, #1
 8006e7e:	2200      	moveq	r2, #0
 8006e80:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d113      	bne.n	8006eae <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e90:	085b      	lsrs	r3, r3, #1
 8006e92:	3b01      	subs	r3, #1
 8006e94:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d109      	bne.n	8006eae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea4:	085b      	lsrs	r3, r3, #1
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d06e      	beq.n	8006f8c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	2b0c      	cmp	r3, #12
 8006eb2:	d069      	beq.n	8006f88 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006eb4:	4b53      	ldr	r3, [pc, #332]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d105      	bne.n	8006ecc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006ec0:	4b50      	ldr	r3, [pc, #320]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d001      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e0ad      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006ed0:	4b4c      	ldr	r3, [pc, #304]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a4b      	ldr	r2, [pc, #300]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006ed6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006eda:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006edc:	f7fd fe62 	bl	8004ba4 <HAL_GetTick>
 8006ee0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ee2:	e008      	b.n	8006ef6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ee4:	f7fd fe5e 	bl	8004ba4 <HAL_GetTick>
 8006ee8:	4602      	mov	r2, r0
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	1ad3      	subs	r3, r2, r3
 8006eee:	2b02      	cmp	r3, #2
 8006ef0:	d901      	bls.n	8006ef6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006ef2:	2303      	movs	r3, #3
 8006ef4:	e09a      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ef6:	4b43      	ldr	r3, [pc, #268]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d1f0      	bne.n	8006ee4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f02:	4b40      	ldr	r3, [pc, #256]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006f04:	68da      	ldr	r2, [r3, #12]
 8006f06:	4b40      	ldr	r3, [pc, #256]	@ (8007008 <HAL_RCC_OscConfig+0x784>)
 8006f08:	4013      	ands	r3, r2
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006f12:	3a01      	subs	r2, #1
 8006f14:	0112      	lsls	r2, r2, #4
 8006f16:	4311      	orrs	r1, r2
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006f1c:	0212      	lsls	r2, r2, #8
 8006f1e:	4311      	orrs	r1, r2
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006f24:	0852      	lsrs	r2, r2, #1
 8006f26:	3a01      	subs	r2, #1
 8006f28:	0552      	lsls	r2, r2, #21
 8006f2a:	4311      	orrs	r1, r2
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006f30:	0852      	lsrs	r2, r2, #1
 8006f32:	3a01      	subs	r2, #1
 8006f34:	0652      	lsls	r2, r2, #25
 8006f36:	4311      	orrs	r1, r2
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006f3c:	0912      	lsrs	r2, r2, #4
 8006f3e:	0452      	lsls	r2, r2, #17
 8006f40:	430a      	orrs	r2, r1
 8006f42:	4930      	ldr	r1, [pc, #192]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006f44:	4313      	orrs	r3, r2
 8006f46:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006f48:	4b2e      	ldr	r3, [pc, #184]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a2d      	ldr	r2, [pc, #180]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006f4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f52:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f54:	4b2b      	ldr	r3, [pc, #172]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006f56:	68db      	ldr	r3, [r3, #12]
 8006f58:	4a2a      	ldr	r2, [pc, #168]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006f5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f5e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006f60:	f7fd fe20 	bl	8004ba4 <HAL_GetTick>
 8006f64:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f66:	e008      	b.n	8006f7a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f68:	f7fd fe1c 	bl	8004ba4 <HAL_GetTick>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d901      	bls.n	8006f7a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e058      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f7a:	4b22      	ldr	r3, [pc, #136]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d0f0      	beq.n	8006f68 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006f86:	e050      	b.n	800702a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e04f      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d148      	bne.n	800702a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006f98:	4b1a      	ldr	r3, [pc, #104]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a19      	ldr	r2, [pc, #100]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006f9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006fa2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006fa4:	4b17      	ldr	r3, [pc, #92]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006fa6:	68db      	ldr	r3, [r3, #12]
 8006fa8:	4a16      	ldr	r2, [pc, #88]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006faa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006fae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006fb0:	f7fd fdf8 	bl	8004ba4 <HAL_GetTick>
 8006fb4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fb6:	e008      	b.n	8006fca <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fb8:	f7fd fdf4 	bl	8004ba4 <HAL_GetTick>
 8006fbc:	4602      	mov	r2, r0
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	1ad3      	subs	r3, r2, r3
 8006fc2:	2b02      	cmp	r3, #2
 8006fc4:	d901      	bls.n	8006fca <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	e030      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fca:	4b0e      	ldr	r3, [pc, #56]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d0f0      	beq.n	8006fb8 <HAL_RCC_OscConfig+0x734>
 8006fd6:	e028      	b.n	800702a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	2b0c      	cmp	r3, #12
 8006fdc:	d023      	beq.n	8007026 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fde:	4b09      	ldr	r3, [pc, #36]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a08      	ldr	r2, [pc, #32]	@ (8007004 <HAL_RCC_OscConfig+0x780>)
 8006fe4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006fe8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fea:	f7fd fddb 	bl	8004ba4 <HAL_GetTick>
 8006fee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ff0:	e00c      	b.n	800700c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ff2:	f7fd fdd7 	bl	8004ba4 <HAL_GetTick>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	2b02      	cmp	r3, #2
 8006ffe:	d905      	bls.n	800700c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8007000:	2303      	movs	r3, #3
 8007002:	e013      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
 8007004:	40021000 	.word	0x40021000
 8007008:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800700c:	4b09      	ldr	r3, [pc, #36]	@ (8007034 <HAL_RCC_OscConfig+0x7b0>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007014:	2b00      	cmp	r3, #0
 8007016:	d1ec      	bne.n	8006ff2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007018:	4b06      	ldr	r3, [pc, #24]	@ (8007034 <HAL_RCC_OscConfig+0x7b0>)
 800701a:	68da      	ldr	r2, [r3, #12]
 800701c:	4905      	ldr	r1, [pc, #20]	@ (8007034 <HAL_RCC_OscConfig+0x7b0>)
 800701e:	4b06      	ldr	r3, [pc, #24]	@ (8007038 <HAL_RCC_OscConfig+0x7b4>)
 8007020:	4013      	ands	r3, r2
 8007022:	60cb      	str	r3, [r1, #12]
 8007024:	e001      	b.n	800702a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	e000      	b.n	800702c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800702a:	2300      	movs	r3, #0
}
 800702c:	4618      	mov	r0, r3
 800702e:	3720      	adds	r7, #32
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}
 8007034:	40021000 	.word	0x40021000
 8007038:	feeefffc 	.word	0xfeeefffc

0800703c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d101      	bne.n	8007050 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e0e7      	b.n	8007220 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007050:	4b75      	ldr	r3, [pc, #468]	@ (8007228 <HAL_RCC_ClockConfig+0x1ec>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0307 	and.w	r3, r3, #7
 8007058:	683a      	ldr	r2, [r7, #0]
 800705a:	429a      	cmp	r2, r3
 800705c:	d910      	bls.n	8007080 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800705e:	4b72      	ldr	r3, [pc, #456]	@ (8007228 <HAL_RCC_ClockConfig+0x1ec>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f023 0207 	bic.w	r2, r3, #7
 8007066:	4970      	ldr	r1, [pc, #448]	@ (8007228 <HAL_RCC_ClockConfig+0x1ec>)
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	4313      	orrs	r3, r2
 800706c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800706e:	4b6e      	ldr	r3, [pc, #440]	@ (8007228 <HAL_RCC_ClockConfig+0x1ec>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 0307 	and.w	r3, r3, #7
 8007076:	683a      	ldr	r2, [r7, #0]
 8007078:	429a      	cmp	r2, r3
 800707a:	d001      	beq.n	8007080 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	e0cf      	b.n	8007220 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 0302 	and.w	r3, r3, #2
 8007088:	2b00      	cmp	r3, #0
 800708a:	d010      	beq.n	80070ae <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	689a      	ldr	r2, [r3, #8]
 8007090:	4b66      	ldr	r3, [pc, #408]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007098:	429a      	cmp	r2, r3
 800709a:	d908      	bls.n	80070ae <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800709c:	4b63      	ldr	r3, [pc, #396]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	4960      	ldr	r1, [pc, #384]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 80070aa:	4313      	orrs	r3, r2
 80070ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f003 0301 	and.w	r3, r3, #1
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d04c      	beq.n	8007154 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	2b03      	cmp	r3, #3
 80070c0:	d107      	bne.n	80070d2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80070c2:	4b5a      	ldr	r3, [pc, #360]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d121      	bne.n	8007112 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80070ce:	2301      	movs	r3, #1
 80070d0:	e0a6      	b.n	8007220 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	2b02      	cmp	r3, #2
 80070d8:	d107      	bne.n	80070ea <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80070da:	4b54      	ldr	r3, [pc, #336]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d115      	bne.n	8007112 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	e09a      	b.n	8007220 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d107      	bne.n	8007102 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80070f2:	4b4e      	ldr	r3, [pc, #312]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 0302 	and.w	r3, r3, #2
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d109      	bne.n	8007112 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	e08e      	b.n	8007220 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007102:	4b4a      	ldr	r3, [pc, #296]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800710a:	2b00      	cmp	r3, #0
 800710c:	d101      	bne.n	8007112 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	e086      	b.n	8007220 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007112:	4b46      	ldr	r3, [pc, #280]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f023 0203 	bic.w	r2, r3, #3
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	4943      	ldr	r1, [pc, #268]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 8007120:	4313      	orrs	r3, r2
 8007122:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007124:	f7fd fd3e 	bl	8004ba4 <HAL_GetTick>
 8007128:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800712a:	e00a      	b.n	8007142 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800712c:	f7fd fd3a 	bl	8004ba4 <HAL_GetTick>
 8007130:	4602      	mov	r2, r0
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	1ad3      	subs	r3, r2, r3
 8007136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800713a:	4293      	cmp	r3, r2
 800713c:	d901      	bls.n	8007142 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e06e      	b.n	8007220 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007142:	4b3a      	ldr	r3, [pc, #232]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f003 020c 	and.w	r2, r3, #12
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	009b      	lsls	r3, r3, #2
 8007150:	429a      	cmp	r2, r3
 8007152:	d1eb      	bne.n	800712c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 0302 	and.w	r3, r3, #2
 800715c:	2b00      	cmp	r3, #0
 800715e:	d010      	beq.n	8007182 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	689a      	ldr	r2, [r3, #8]
 8007164:	4b31      	ldr	r3, [pc, #196]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800716c:	429a      	cmp	r2, r3
 800716e:	d208      	bcs.n	8007182 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007170:	4b2e      	ldr	r3, [pc, #184]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 8007172:	689b      	ldr	r3, [r3, #8]
 8007174:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	689b      	ldr	r3, [r3, #8]
 800717c:	492b      	ldr	r1, [pc, #172]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 800717e:	4313      	orrs	r3, r2
 8007180:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007182:	4b29      	ldr	r3, [pc, #164]	@ (8007228 <HAL_RCC_ClockConfig+0x1ec>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f003 0307 	and.w	r3, r3, #7
 800718a:	683a      	ldr	r2, [r7, #0]
 800718c:	429a      	cmp	r2, r3
 800718e:	d210      	bcs.n	80071b2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007190:	4b25      	ldr	r3, [pc, #148]	@ (8007228 <HAL_RCC_ClockConfig+0x1ec>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f023 0207 	bic.w	r2, r3, #7
 8007198:	4923      	ldr	r1, [pc, #140]	@ (8007228 <HAL_RCC_ClockConfig+0x1ec>)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	4313      	orrs	r3, r2
 800719e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80071a0:	4b21      	ldr	r3, [pc, #132]	@ (8007228 <HAL_RCC_ClockConfig+0x1ec>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f003 0307 	and.w	r3, r3, #7
 80071a8:	683a      	ldr	r2, [r7, #0]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d001      	beq.n	80071b2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e036      	b.n	8007220 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f003 0304 	and.w	r3, r3, #4
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d008      	beq.n	80071d0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80071be:	4b1b      	ldr	r3, [pc, #108]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	4918      	ldr	r1, [pc, #96]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 80071cc:	4313      	orrs	r3, r2
 80071ce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f003 0308 	and.w	r3, r3, #8
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d009      	beq.n	80071f0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80071dc:	4b13      	ldr	r3, [pc, #76]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	00db      	lsls	r3, r3, #3
 80071ea:	4910      	ldr	r1, [pc, #64]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 80071ec:	4313      	orrs	r3, r2
 80071ee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80071f0:	f000 f824 	bl	800723c <HAL_RCC_GetSysClockFreq>
 80071f4:	4602      	mov	r2, r0
 80071f6:	4b0d      	ldr	r3, [pc, #52]	@ (800722c <HAL_RCC_ClockConfig+0x1f0>)
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	091b      	lsrs	r3, r3, #4
 80071fc:	f003 030f 	and.w	r3, r3, #15
 8007200:	490b      	ldr	r1, [pc, #44]	@ (8007230 <HAL_RCC_ClockConfig+0x1f4>)
 8007202:	5ccb      	ldrb	r3, [r1, r3]
 8007204:	f003 031f 	and.w	r3, r3, #31
 8007208:	fa22 f303 	lsr.w	r3, r2, r3
 800720c:	4a09      	ldr	r2, [pc, #36]	@ (8007234 <HAL_RCC_ClockConfig+0x1f8>)
 800720e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007210:	4b09      	ldr	r3, [pc, #36]	@ (8007238 <HAL_RCC_ClockConfig+0x1fc>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4618      	mov	r0, r3
 8007216:	f7fd fc75 	bl	8004b04 <HAL_InitTick>
 800721a:	4603      	mov	r3, r0
 800721c:	72fb      	strb	r3, [r7, #11]

  return status;
 800721e:	7afb      	ldrb	r3, [r7, #11]
}
 8007220:	4618      	mov	r0, r3
 8007222:	3710      	adds	r7, #16
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}
 8007228:	40022000 	.word	0x40022000
 800722c:	40021000 	.word	0x40021000
 8007230:	08013cd4 	.word	0x08013cd4
 8007234:	2000003c 	.word	0x2000003c
 8007238:	200000f0 	.word	0x200000f0

0800723c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800723c:	b480      	push	{r7}
 800723e:	b089      	sub	sp, #36	@ 0x24
 8007240:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007242:	2300      	movs	r3, #0
 8007244:	61fb      	str	r3, [r7, #28]
 8007246:	2300      	movs	r3, #0
 8007248:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800724a:	4b3e      	ldr	r3, [pc, #248]	@ (8007344 <HAL_RCC_GetSysClockFreq+0x108>)
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	f003 030c 	and.w	r3, r3, #12
 8007252:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007254:	4b3b      	ldr	r3, [pc, #236]	@ (8007344 <HAL_RCC_GetSysClockFreq+0x108>)
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	f003 0303 	and.w	r3, r3, #3
 800725c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d005      	beq.n	8007270 <HAL_RCC_GetSysClockFreq+0x34>
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	2b0c      	cmp	r3, #12
 8007268:	d121      	bne.n	80072ae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2b01      	cmp	r3, #1
 800726e:	d11e      	bne.n	80072ae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007270:	4b34      	ldr	r3, [pc, #208]	@ (8007344 <HAL_RCC_GetSysClockFreq+0x108>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 0308 	and.w	r3, r3, #8
 8007278:	2b00      	cmp	r3, #0
 800727a:	d107      	bne.n	800728c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800727c:	4b31      	ldr	r3, [pc, #196]	@ (8007344 <HAL_RCC_GetSysClockFreq+0x108>)
 800727e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007282:	0a1b      	lsrs	r3, r3, #8
 8007284:	f003 030f 	and.w	r3, r3, #15
 8007288:	61fb      	str	r3, [r7, #28]
 800728a:	e005      	b.n	8007298 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800728c:	4b2d      	ldr	r3, [pc, #180]	@ (8007344 <HAL_RCC_GetSysClockFreq+0x108>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	091b      	lsrs	r3, r3, #4
 8007292:	f003 030f 	and.w	r3, r3, #15
 8007296:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007298:	4a2b      	ldr	r2, [pc, #172]	@ (8007348 <HAL_RCC_GetSysClockFreq+0x10c>)
 800729a:	69fb      	ldr	r3, [r7, #28]
 800729c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072a0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d10d      	bne.n	80072c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80072a8:	69fb      	ldr	r3, [r7, #28]
 80072aa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80072ac:	e00a      	b.n	80072c4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	2b04      	cmp	r3, #4
 80072b2:	d102      	bne.n	80072ba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80072b4:	4b25      	ldr	r3, [pc, #148]	@ (800734c <HAL_RCC_GetSysClockFreq+0x110>)
 80072b6:	61bb      	str	r3, [r7, #24]
 80072b8:	e004      	b.n	80072c4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	2b08      	cmp	r3, #8
 80072be:	d101      	bne.n	80072c4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80072c0:	4b23      	ldr	r3, [pc, #140]	@ (8007350 <HAL_RCC_GetSysClockFreq+0x114>)
 80072c2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	2b0c      	cmp	r3, #12
 80072c8:	d134      	bne.n	8007334 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80072ca:	4b1e      	ldr	r3, [pc, #120]	@ (8007344 <HAL_RCC_GetSysClockFreq+0x108>)
 80072cc:	68db      	ldr	r3, [r3, #12]
 80072ce:	f003 0303 	and.w	r3, r3, #3
 80072d2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d003      	beq.n	80072e2 <HAL_RCC_GetSysClockFreq+0xa6>
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	2b03      	cmp	r3, #3
 80072de:	d003      	beq.n	80072e8 <HAL_RCC_GetSysClockFreq+0xac>
 80072e0:	e005      	b.n	80072ee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80072e2:	4b1a      	ldr	r3, [pc, #104]	@ (800734c <HAL_RCC_GetSysClockFreq+0x110>)
 80072e4:	617b      	str	r3, [r7, #20]
      break;
 80072e6:	e005      	b.n	80072f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80072e8:	4b19      	ldr	r3, [pc, #100]	@ (8007350 <HAL_RCC_GetSysClockFreq+0x114>)
 80072ea:	617b      	str	r3, [r7, #20]
      break;
 80072ec:	e002      	b.n	80072f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80072ee:	69fb      	ldr	r3, [r7, #28]
 80072f0:	617b      	str	r3, [r7, #20]
      break;
 80072f2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80072f4:	4b13      	ldr	r3, [pc, #76]	@ (8007344 <HAL_RCC_GetSysClockFreq+0x108>)
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	091b      	lsrs	r3, r3, #4
 80072fa:	f003 0307 	and.w	r3, r3, #7
 80072fe:	3301      	adds	r3, #1
 8007300:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007302:	4b10      	ldr	r3, [pc, #64]	@ (8007344 <HAL_RCC_GetSysClockFreq+0x108>)
 8007304:	68db      	ldr	r3, [r3, #12]
 8007306:	0a1b      	lsrs	r3, r3, #8
 8007308:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	fb03 f202 	mul.w	r2, r3, r2
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	fbb2 f3f3 	udiv	r3, r2, r3
 8007318:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800731a:	4b0a      	ldr	r3, [pc, #40]	@ (8007344 <HAL_RCC_GetSysClockFreq+0x108>)
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	0e5b      	lsrs	r3, r3, #25
 8007320:	f003 0303 	and.w	r3, r3, #3
 8007324:	3301      	adds	r3, #1
 8007326:	005b      	lsls	r3, r3, #1
 8007328:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800732a:	697a      	ldr	r2, [r7, #20]
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007332:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007334:	69bb      	ldr	r3, [r7, #24]
}
 8007336:	4618      	mov	r0, r3
 8007338:	3724      	adds	r7, #36	@ 0x24
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr
 8007342:	bf00      	nop
 8007344:	40021000 	.word	0x40021000
 8007348:	08013cec 	.word	0x08013cec
 800734c:	00f42400 	.word	0x00f42400
 8007350:	007a1200 	.word	0x007a1200

08007354 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007354:	b480      	push	{r7}
 8007356:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007358:	4b03      	ldr	r3, [pc, #12]	@ (8007368 <HAL_RCC_GetHCLKFreq+0x14>)
 800735a:	681b      	ldr	r3, [r3, #0]
}
 800735c:	4618      	mov	r0, r3
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr
 8007366:	bf00      	nop
 8007368:	2000003c 	.word	0x2000003c

0800736c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007370:	f7ff fff0 	bl	8007354 <HAL_RCC_GetHCLKFreq>
 8007374:	4602      	mov	r2, r0
 8007376:	4b06      	ldr	r3, [pc, #24]	@ (8007390 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	0a1b      	lsrs	r3, r3, #8
 800737c:	f003 0307 	and.w	r3, r3, #7
 8007380:	4904      	ldr	r1, [pc, #16]	@ (8007394 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007382:	5ccb      	ldrb	r3, [r1, r3]
 8007384:	f003 031f 	and.w	r3, r3, #31
 8007388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800738c:	4618      	mov	r0, r3
 800738e:	bd80      	pop	{r7, pc}
 8007390:	40021000 	.word	0x40021000
 8007394:	08013ce4 	.word	0x08013ce4

08007398 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800739c:	f7ff ffda 	bl	8007354 <HAL_RCC_GetHCLKFreq>
 80073a0:	4602      	mov	r2, r0
 80073a2:	4b06      	ldr	r3, [pc, #24]	@ (80073bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	0adb      	lsrs	r3, r3, #11
 80073a8:	f003 0307 	and.w	r3, r3, #7
 80073ac:	4904      	ldr	r1, [pc, #16]	@ (80073c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80073ae:	5ccb      	ldrb	r3, [r1, r3]
 80073b0:	f003 031f 	and.w	r3, r3, #31
 80073b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	bd80      	pop	{r7, pc}
 80073bc:	40021000 	.word	0x40021000
 80073c0:	08013ce4 	.word	0x08013ce4

080073c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b086      	sub	sp, #24
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80073cc:	2300      	movs	r3, #0
 80073ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80073d0:	4b2a      	ldr	r3, [pc, #168]	@ (800747c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d003      	beq.n	80073e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80073dc:	f7ff f922 	bl	8006624 <HAL_PWREx_GetVoltageRange>
 80073e0:	6178      	str	r0, [r7, #20]
 80073e2:	e014      	b.n	800740e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80073e4:	4b25      	ldr	r3, [pc, #148]	@ (800747c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073e8:	4a24      	ldr	r2, [pc, #144]	@ (800747c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80073f0:	4b22      	ldr	r3, [pc, #136]	@ (800747c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073f8:	60fb      	str	r3, [r7, #12]
 80073fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80073fc:	f7ff f912 	bl	8006624 <HAL_PWREx_GetVoltageRange>
 8007400:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007402:	4b1e      	ldr	r3, [pc, #120]	@ (800747c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007406:	4a1d      	ldr	r2, [pc, #116]	@ (800747c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007408:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800740c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007414:	d10b      	bne.n	800742e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2b80      	cmp	r3, #128	@ 0x80
 800741a:	d919      	bls.n	8007450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2ba0      	cmp	r3, #160	@ 0xa0
 8007420:	d902      	bls.n	8007428 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007422:	2302      	movs	r3, #2
 8007424:	613b      	str	r3, [r7, #16]
 8007426:	e013      	b.n	8007450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007428:	2301      	movs	r3, #1
 800742a:	613b      	str	r3, [r7, #16]
 800742c:	e010      	b.n	8007450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b80      	cmp	r3, #128	@ 0x80
 8007432:	d902      	bls.n	800743a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007434:	2303      	movs	r3, #3
 8007436:	613b      	str	r3, [r7, #16]
 8007438:	e00a      	b.n	8007450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2b80      	cmp	r3, #128	@ 0x80
 800743e:	d102      	bne.n	8007446 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007440:	2302      	movs	r3, #2
 8007442:	613b      	str	r3, [r7, #16]
 8007444:	e004      	b.n	8007450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2b70      	cmp	r3, #112	@ 0x70
 800744a:	d101      	bne.n	8007450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800744c:	2301      	movs	r3, #1
 800744e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007450:	4b0b      	ldr	r3, [pc, #44]	@ (8007480 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f023 0207 	bic.w	r2, r3, #7
 8007458:	4909      	ldr	r1, [pc, #36]	@ (8007480 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	4313      	orrs	r3, r2
 800745e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007460:	4b07      	ldr	r3, [pc, #28]	@ (8007480 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0307 	and.w	r3, r3, #7
 8007468:	693a      	ldr	r2, [r7, #16]
 800746a:	429a      	cmp	r2, r3
 800746c:	d001      	beq.n	8007472 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	e000      	b.n	8007474 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3718      	adds	r7, #24
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}
 800747c:	40021000 	.word	0x40021000
 8007480:	40022000 	.word	0x40022000

08007484 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b086      	sub	sp, #24
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800748c:	2300      	movs	r3, #0
 800748e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007490:	2300      	movs	r3, #0
 8007492:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800749c:	2b00      	cmp	r3, #0
 800749e:	d041      	beq.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074a4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80074a8:	d02a      	beq.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80074aa:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80074ae:	d824      	bhi.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80074b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80074b4:	d008      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80074b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80074ba:	d81e      	bhi.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00a      	beq.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80074c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80074c4:	d010      	beq.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80074c6:	e018      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80074c8:	4b86      	ldr	r3, [pc, #536]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	4a85      	ldr	r2, [pc, #532]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074d2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80074d4:	e015      	b.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	3304      	adds	r3, #4
 80074da:	2100      	movs	r1, #0
 80074dc:	4618      	mov	r0, r3
 80074de:	f000 facb 	bl	8007a78 <RCCEx_PLLSAI1_Config>
 80074e2:	4603      	mov	r3, r0
 80074e4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80074e6:	e00c      	b.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	3320      	adds	r3, #32
 80074ec:	2100      	movs	r1, #0
 80074ee:	4618      	mov	r0, r3
 80074f0:	f000 fbb6 	bl	8007c60 <RCCEx_PLLSAI2_Config>
 80074f4:	4603      	mov	r3, r0
 80074f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80074f8:	e003      	b.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	74fb      	strb	r3, [r7, #19]
      break;
 80074fe:	e000      	b.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007500:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007502:	7cfb      	ldrb	r3, [r7, #19]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10b      	bne.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007508:	4b76      	ldr	r3, [pc, #472]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800750a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800750e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007516:	4973      	ldr	r1, [pc, #460]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007518:	4313      	orrs	r3, r2
 800751a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800751e:	e001      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007520:	7cfb      	ldrb	r3, [r7, #19]
 8007522:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800752c:	2b00      	cmp	r3, #0
 800752e:	d041      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007534:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007538:	d02a      	beq.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800753a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800753e:	d824      	bhi.n	800758a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007540:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007544:	d008      	beq.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007546:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800754a:	d81e      	bhi.n	800758a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800754c:	2b00      	cmp	r3, #0
 800754e:	d00a      	beq.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8007550:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007554:	d010      	beq.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007556:	e018      	b.n	800758a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007558:	4b62      	ldr	r3, [pc, #392]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	4a61      	ldr	r2, [pc, #388]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800755e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007562:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007564:	e015      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	3304      	adds	r3, #4
 800756a:	2100      	movs	r1, #0
 800756c:	4618      	mov	r0, r3
 800756e:	f000 fa83 	bl	8007a78 <RCCEx_PLLSAI1_Config>
 8007572:	4603      	mov	r3, r0
 8007574:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007576:	e00c      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	3320      	adds	r3, #32
 800757c:	2100      	movs	r1, #0
 800757e:	4618      	mov	r0, r3
 8007580:	f000 fb6e 	bl	8007c60 <RCCEx_PLLSAI2_Config>
 8007584:	4603      	mov	r3, r0
 8007586:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007588:	e003      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	74fb      	strb	r3, [r7, #19]
      break;
 800758e:	e000      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8007590:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007592:	7cfb      	ldrb	r3, [r7, #19]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d10b      	bne.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007598:	4b52      	ldr	r3, [pc, #328]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800759a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800759e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80075a6:	494f      	ldr	r1, [pc, #316]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075a8:	4313      	orrs	r3, r2
 80075aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80075ae:	e001      	b.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075b0:	7cfb      	ldrb	r3, [r7, #19]
 80075b2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f000 80a0 	beq.w	8007702 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075c2:	2300      	movs	r3, #0
 80075c4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80075c6:	4b47      	ldr	r3, [pc, #284]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d101      	bne.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80075d2:	2301      	movs	r3, #1
 80075d4:	e000      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80075d6:	2300      	movs	r3, #0
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d00d      	beq.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075dc:	4b41      	ldr	r3, [pc, #260]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075e0:	4a40      	ldr	r2, [pc, #256]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80075e8:	4b3e      	ldr	r3, [pc, #248]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075f0:	60bb      	str	r3, [r7, #8]
 80075f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075f4:	2301      	movs	r3, #1
 80075f6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075f8:	4b3b      	ldr	r3, [pc, #236]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a3a      	ldr	r2, [pc, #232]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80075fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007602:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007604:	f7fd face 	bl	8004ba4 <HAL_GetTick>
 8007608:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800760a:	e009      	b.n	8007620 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800760c:	f7fd faca 	bl	8004ba4 <HAL_GetTick>
 8007610:	4602      	mov	r2, r0
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	1ad3      	subs	r3, r2, r3
 8007616:	2b02      	cmp	r3, #2
 8007618:	d902      	bls.n	8007620 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800761a:	2303      	movs	r3, #3
 800761c:	74fb      	strb	r3, [r7, #19]
        break;
 800761e:	e005      	b.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007620:	4b31      	ldr	r3, [pc, #196]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007628:	2b00      	cmp	r3, #0
 800762a:	d0ef      	beq.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800762c:	7cfb      	ldrb	r3, [r7, #19]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d15c      	bne.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007632:	4b2c      	ldr	r3, [pc, #176]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007638:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800763c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d01f      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800764a:	697a      	ldr	r2, [r7, #20]
 800764c:	429a      	cmp	r2, r3
 800764e:	d019      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007650:	4b24      	ldr	r3, [pc, #144]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007656:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800765a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800765c:	4b21      	ldr	r3, [pc, #132]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800765e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007662:	4a20      	ldr	r2, [pc, #128]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007668:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800766c:	4b1d      	ldr	r3, [pc, #116]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800766e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007672:	4a1c      	ldr	r2, [pc, #112]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007674:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007678:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800767c:	4a19      	ldr	r2, [pc, #100]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	f003 0301 	and.w	r3, r3, #1
 800768a:	2b00      	cmp	r3, #0
 800768c:	d016      	beq.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800768e:	f7fd fa89 	bl	8004ba4 <HAL_GetTick>
 8007692:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007694:	e00b      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007696:	f7fd fa85 	bl	8004ba4 <HAL_GetTick>
 800769a:	4602      	mov	r2, r0
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	1ad3      	subs	r3, r2, r3
 80076a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d902      	bls.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80076a8:	2303      	movs	r3, #3
 80076aa:	74fb      	strb	r3, [r7, #19]
            break;
 80076ac:	e006      	b.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076ae:	4b0d      	ldr	r3, [pc, #52]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076b4:	f003 0302 	and.w	r3, r3, #2
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d0ec      	beq.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80076bc:	7cfb      	ldrb	r3, [r7, #19]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d10c      	bne.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80076c2:	4b08      	ldr	r3, [pc, #32]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076d2:	4904      	ldr	r1, [pc, #16]	@ (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076d4:	4313      	orrs	r3, r2
 80076d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80076da:	e009      	b.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80076dc:	7cfb      	ldrb	r3, [r7, #19]
 80076de:	74bb      	strb	r3, [r7, #18]
 80076e0:	e006      	b.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80076e2:	bf00      	nop
 80076e4:	40021000 	.word	0x40021000
 80076e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076ec:	7cfb      	ldrb	r3, [r7, #19]
 80076ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076f0:	7c7b      	ldrb	r3, [r7, #17]
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d105      	bne.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076f6:	4b9e      	ldr	r3, [pc, #632]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076fa:	4a9d      	ldr	r2, [pc, #628]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007700:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	2b00      	cmp	r3, #0
 800770c:	d00a      	beq.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800770e:	4b98      	ldr	r3, [pc, #608]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007714:	f023 0203 	bic.w	r2, r3, #3
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800771c:	4994      	ldr	r1, [pc, #592]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800771e:	4313      	orrs	r3, r2
 8007720:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0302 	and.w	r3, r3, #2
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00a      	beq.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007730:	4b8f      	ldr	r3, [pc, #572]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007736:	f023 020c 	bic.w	r2, r3, #12
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800773e:	498c      	ldr	r1, [pc, #560]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007740:	4313      	orrs	r3, r2
 8007742:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 0304 	and.w	r3, r3, #4
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00a      	beq.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007752:	4b87      	ldr	r3, [pc, #540]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007758:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007760:	4983      	ldr	r1, [pc, #524]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007762:	4313      	orrs	r3, r2
 8007764:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f003 0308 	and.w	r3, r3, #8
 8007770:	2b00      	cmp	r3, #0
 8007772:	d00a      	beq.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007774:	4b7e      	ldr	r3, [pc, #504]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800777a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007782:	497b      	ldr	r1, [pc, #492]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007784:	4313      	orrs	r3, r2
 8007786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f003 0310 	and.w	r3, r3, #16
 8007792:	2b00      	cmp	r3, #0
 8007794:	d00a      	beq.n	80077ac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007796:	4b76      	ldr	r3, [pc, #472]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800779c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077a4:	4972      	ldr	r1, [pc, #456]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077a6:	4313      	orrs	r3, r2
 80077a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f003 0320 	and.w	r3, r3, #32
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d00a      	beq.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80077b8:	4b6d      	ldr	r3, [pc, #436]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077c6:	496a      	ldr	r1, [pc, #424]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077c8:	4313      	orrs	r3, r2
 80077ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00a      	beq.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80077da:	4b65      	ldr	r3, [pc, #404]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077e0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077e8:	4961      	ldr	r1, [pc, #388]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077ea:	4313      	orrs	r3, r2
 80077ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d00a      	beq.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80077fc:	4b5c      	ldr	r3, [pc, #368]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007802:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800780a:	4959      	ldr	r1, [pc, #356]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800780c:	4313      	orrs	r3, r2
 800780e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00a      	beq.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800781e:	4b54      	ldr	r3, [pc, #336]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007824:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800782c:	4950      	ldr	r1, [pc, #320]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800782e:	4313      	orrs	r3, r2
 8007830:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00a      	beq.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007840:	4b4b      	ldr	r3, [pc, #300]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007846:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800784e:	4948      	ldr	r1, [pc, #288]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007850:	4313      	orrs	r3, r2
 8007852:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800785e:	2b00      	cmp	r3, #0
 8007860:	d00a      	beq.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007862:	4b43      	ldr	r3, [pc, #268]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007868:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007870:	493f      	ldr	r1, [pc, #252]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007872:	4313      	orrs	r3, r2
 8007874:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007880:	2b00      	cmp	r3, #0
 8007882:	d028      	beq.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007884:	4b3a      	ldr	r3, [pc, #232]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800788a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007892:	4937      	ldr	r1, [pc, #220]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007894:	4313      	orrs	r3, r2
 8007896:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800789e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078a2:	d106      	bne.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80078a4:	4b32      	ldr	r3, [pc, #200]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	4a31      	ldr	r2, [pc, #196]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80078ae:	60d3      	str	r3, [r2, #12]
 80078b0:	e011      	b.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80078b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80078ba:	d10c      	bne.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	3304      	adds	r3, #4
 80078c0:	2101      	movs	r1, #1
 80078c2:	4618      	mov	r0, r3
 80078c4:	f000 f8d8 	bl	8007a78 <RCCEx_PLLSAI1_Config>
 80078c8:	4603      	mov	r3, r0
 80078ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80078cc:	7cfb      	ldrb	r3, [r7, #19]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d001      	beq.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80078d2:	7cfb      	ldrb	r3, [r7, #19]
 80078d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d028      	beq.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80078e2:	4b23      	ldr	r3, [pc, #140]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078e8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078f0:	491f      	ldr	r1, [pc, #124]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078f2:	4313      	orrs	r3, r2
 80078f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007900:	d106      	bne.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007902:	4b1b      	ldr	r3, [pc, #108]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007904:	68db      	ldr	r3, [r3, #12]
 8007906:	4a1a      	ldr	r2, [pc, #104]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007908:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800790c:	60d3      	str	r3, [r2, #12]
 800790e:	e011      	b.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007914:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007918:	d10c      	bne.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	3304      	adds	r3, #4
 800791e:	2101      	movs	r1, #1
 8007920:	4618      	mov	r0, r3
 8007922:	f000 f8a9 	bl	8007a78 <RCCEx_PLLSAI1_Config>
 8007926:	4603      	mov	r3, r0
 8007928:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800792a:	7cfb      	ldrb	r3, [r7, #19]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d001      	beq.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007930:	7cfb      	ldrb	r3, [r7, #19]
 8007932:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800793c:	2b00      	cmp	r3, #0
 800793e:	d02b      	beq.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007940:	4b0b      	ldr	r3, [pc, #44]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007946:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800794e:	4908      	ldr	r1, [pc, #32]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007950:	4313      	orrs	r3, r2
 8007952:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800795a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800795e:	d109      	bne.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007960:	4b03      	ldr	r3, [pc, #12]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007962:	68db      	ldr	r3, [r3, #12]
 8007964:	4a02      	ldr	r2, [pc, #8]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007966:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800796a:	60d3      	str	r3, [r2, #12]
 800796c:	e014      	b.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800796e:	bf00      	nop
 8007970:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007978:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800797c:	d10c      	bne.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	3304      	adds	r3, #4
 8007982:	2101      	movs	r1, #1
 8007984:	4618      	mov	r0, r3
 8007986:	f000 f877 	bl	8007a78 <RCCEx_PLLSAI1_Config>
 800798a:	4603      	mov	r3, r0
 800798c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800798e:	7cfb      	ldrb	r3, [r7, #19]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d001      	beq.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007994:	7cfb      	ldrb	r3, [r7, #19]
 8007996:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d02f      	beq.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80079a4:	4b2b      	ldr	r3, [pc, #172]	@ (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079aa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079b2:	4928      	ldr	r1, [pc, #160]	@ (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079b4:	4313      	orrs	r3, r2
 80079b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079c2:	d10d      	bne.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	3304      	adds	r3, #4
 80079c8:	2102      	movs	r1, #2
 80079ca:	4618      	mov	r0, r3
 80079cc:	f000 f854 	bl	8007a78 <RCCEx_PLLSAI1_Config>
 80079d0:	4603      	mov	r3, r0
 80079d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80079d4:	7cfb      	ldrb	r3, [r7, #19]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d014      	beq.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80079da:	7cfb      	ldrb	r3, [r7, #19]
 80079dc:	74bb      	strb	r3, [r7, #18]
 80079de:	e011      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079e8:	d10c      	bne.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	3320      	adds	r3, #32
 80079ee:	2102      	movs	r1, #2
 80079f0:	4618      	mov	r0, r3
 80079f2:	f000 f935 	bl	8007c60 <RCCEx_PLLSAI2_Config>
 80079f6:	4603      	mov	r3, r0
 80079f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80079fa:	7cfb      	ldrb	r3, [r7, #19]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d001      	beq.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007a00:	7cfb      	ldrb	r3, [r7, #19]
 8007a02:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d00a      	beq.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007a10:	4b10      	ldr	r3, [pc, #64]	@ (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a16:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a1e:	490d      	ldr	r1, [pc, #52]	@ (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a20:	4313      	orrs	r3, r2
 8007a22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d00b      	beq.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007a32:	4b08      	ldr	r3, [pc, #32]	@ (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a38:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a42:	4904      	ldr	r1, [pc, #16]	@ (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007a4a:	7cbb      	ldrb	r3, [r7, #18]
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3718      	adds	r7, #24
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}
 8007a54:	40021000 	.word	0x40021000

08007a58 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007a5c:	4b05      	ldr	r3, [pc, #20]	@ (8007a74 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a04      	ldr	r2, [pc, #16]	@ (8007a74 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007a62:	f043 0304 	orr.w	r3, r3, #4
 8007a66:	6013      	str	r3, [r2, #0]
}
 8007a68:	bf00      	nop
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr
 8007a72:	bf00      	nop
 8007a74:	40021000 	.word	0x40021000

08007a78 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007a82:	2300      	movs	r3, #0
 8007a84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007a86:	4b75      	ldr	r3, [pc, #468]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	f003 0303 	and.w	r3, r3, #3
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d018      	beq.n	8007ac4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007a92:	4b72      	ldr	r3, [pc, #456]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a94:	68db      	ldr	r3, [r3, #12]
 8007a96:	f003 0203 	and.w	r2, r3, #3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d10d      	bne.n	8007abe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
       ||
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d009      	beq.n	8007abe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007aaa:	4b6c      	ldr	r3, [pc, #432]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	091b      	lsrs	r3, r3, #4
 8007ab0:	f003 0307 	and.w	r3, r3, #7
 8007ab4:	1c5a      	adds	r2, r3, #1
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	685b      	ldr	r3, [r3, #4]
       ||
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d047      	beq.n	8007b4e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	73fb      	strb	r3, [r7, #15]
 8007ac2:	e044      	b.n	8007b4e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	2b03      	cmp	r3, #3
 8007aca:	d018      	beq.n	8007afe <RCCEx_PLLSAI1_Config+0x86>
 8007acc:	2b03      	cmp	r3, #3
 8007ace:	d825      	bhi.n	8007b1c <RCCEx_PLLSAI1_Config+0xa4>
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d002      	beq.n	8007ada <RCCEx_PLLSAI1_Config+0x62>
 8007ad4:	2b02      	cmp	r3, #2
 8007ad6:	d009      	beq.n	8007aec <RCCEx_PLLSAI1_Config+0x74>
 8007ad8:	e020      	b.n	8007b1c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007ada:	4b60      	ldr	r3, [pc, #384]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f003 0302 	and.w	r3, r3, #2
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d11d      	bne.n	8007b22 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007aea:	e01a      	b.n	8007b22 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007aec:	4b5b      	ldr	r3, [pc, #364]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d116      	bne.n	8007b26 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007afc:	e013      	b.n	8007b26 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007afe:	4b57      	ldr	r3, [pc, #348]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d10f      	bne.n	8007b2a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007b0a:	4b54      	ldr	r3, [pc, #336]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d109      	bne.n	8007b2a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007b16:	2301      	movs	r3, #1
 8007b18:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007b1a:	e006      	b.n	8007b2a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	73fb      	strb	r3, [r7, #15]
      break;
 8007b20:	e004      	b.n	8007b2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007b22:	bf00      	nop
 8007b24:	e002      	b.n	8007b2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007b26:	bf00      	nop
 8007b28:	e000      	b.n	8007b2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007b2a:	bf00      	nop
    }

    if(status == HAL_OK)
 8007b2c:	7bfb      	ldrb	r3, [r7, #15]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d10d      	bne.n	8007b4e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007b32:	4b4a      	ldr	r3, [pc, #296]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6819      	ldr	r1, [r3, #0]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	3b01      	subs	r3, #1
 8007b44:	011b      	lsls	r3, r3, #4
 8007b46:	430b      	orrs	r3, r1
 8007b48:	4944      	ldr	r1, [pc, #272]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007b4e:	7bfb      	ldrb	r3, [r7, #15]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d17d      	bne.n	8007c50 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007b54:	4b41      	ldr	r3, [pc, #260]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a40      	ldr	r2, [pc, #256]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b5a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007b5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b60:	f7fd f820 	bl	8004ba4 <HAL_GetTick>
 8007b64:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007b66:	e009      	b.n	8007b7c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007b68:	f7fd f81c 	bl	8004ba4 <HAL_GetTick>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	1ad3      	subs	r3, r2, r3
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d902      	bls.n	8007b7c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007b76:	2303      	movs	r3, #3
 8007b78:	73fb      	strb	r3, [r7, #15]
        break;
 8007b7a:	e005      	b.n	8007b88 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007b7c:	4b37      	ldr	r3, [pc, #220]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d1ef      	bne.n	8007b68 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007b88:	7bfb      	ldrb	r3, [r7, #15]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d160      	bne.n	8007c50 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d111      	bne.n	8007bb8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b94:	4b31      	ldr	r3, [pc, #196]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b96:	691b      	ldr	r3, [r3, #16]
 8007b98:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007b9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	6892      	ldr	r2, [r2, #8]
 8007ba4:	0211      	lsls	r1, r2, #8
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	68d2      	ldr	r2, [r2, #12]
 8007baa:	0912      	lsrs	r2, r2, #4
 8007bac:	0452      	lsls	r2, r2, #17
 8007bae:	430a      	orrs	r2, r1
 8007bb0:	492a      	ldr	r1, [pc, #168]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	610b      	str	r3, [r1, #16]
 8007bb6:	e027      	b.n	8007c08 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d112      	bne.n	8007be4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007bbe:	4b27      	ldr	r3, [pc, #156]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bc0:	691b      	ldr	r3, [r3, #16]
 8007bc2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007bc6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	6892      	ldr	r2, [r2, #8]
 8007bce:	0211      	lsls	r1, r2, #8
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	6912      	ldr	r2, [r2, #16]
 8007bd4:	0852      	lsrs	r2, r2, #1
 8007bd6:	3a01      	subs	r2, #1
 8007bd8:	0552      	lsls	r2, r2, #21
 8007bda:	430a      	orrs	r2, r1
 8007bdc:	491f      	ldr	r1, [pc, #124]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bde:	4313      	orrs	r3, r2
 8007be0:	610b      	str	r3, [r1, #16]
 8007be2:	e011      	b.n	8007c08 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007be4:	4b1d      	ldr	r3, [pc, #116]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007be6:	691b      	ldr	r3, [r3, #16]
 8007be8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007bec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	6892      	ldr	r2, [r2, #8]
 8007bf4:	0211      	lsls	r1, r2, #8
 8007bf6:	687a      	ldr	r2, [r7, #4]
 8007bf8:	6952      	ldr	r2, [r2, #20]
 8007bfa:	0852      	lsrs	r2, r2, #1
 8007bfc:	3a01      	subs	r2, #1
 8007bfe:	0652      	lsls	r2, r2, #25
 8007c00:	430a      	orrs	r2, r1
 8007c02:	4916      	ldr	r1, [pc, #88]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c04:	4313      	orrs	r3, r2
 8007c06:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007c08:	4b14      	ldr	r3, [pc, #80]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a13      	ldr	r2, [pc, #76]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c0e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007c12:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c14:	f7fc ffc6 	bl	8004ba4 <HAL_GetTick>
 8007c18:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007c1a:	e009      	b.n	8007c30 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007c1c:	f7fc ffc2 	bl	8004ba4 <HAL_GetTick>
 8007c20:	4602      	mov	r2, r0
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	1ad3      	subs	r3, r2, r3
 8007c26:	2b02      	cmp	r3, #2
 8007c28:	d902      	bls.n	8007c30 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8007c2a:	2303      	movs	r3, #3
 8007c2c:	73fb      	strb	r3, [r7, #15]
          break;
 8007c2e:	e005      	b.n	8007c3c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007c30:	4b0a      	ldr	r3, [pc, #40]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d0ef      	beq.n	8007c1c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007c3c:	7bfb      	ldrb	r3, [r7, #15]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d106      	bne.n	8007c50 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007c42:	4b06      	ldr	r3, [pc, #24]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c44:	691a      	ldr	r2, [r3, #16]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	699b      	ldr	r3, [r3, #24]
 8007c4a:	4904      	ldr	r1, [pc, #16]	@ (8007c5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3710      	adds	r7, #16
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}
 8007c5a:	bf00      	nop
 8007c5c:	40021000 	.word	0x40021000

08007c60 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b084      	sub	sp, #16
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007c6e:	4b6a      	ldr	r3, [pc, #424]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	f003 0303 	and.w	r3, r3, #3
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d018      	beq.n	8007cac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007c7a:	4b67      	ldr	r3, [pc, #412]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c7c:	68db      	ldr	r3, [r3, #12]
 8007c7e:	f003 0203 	and.w	r2, r3, #3
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d10d      	bne.n	8007ca6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
       ||
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d009      	beq.n	8007ca6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007c92:	4b61      	ldr	r3, [pc, #388]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c94:	68db      	ldr	r3, [r3, #12]
 8007c96:	091b      	lsrs	r3, r3, #4
 8007c98:	f003 0307 	and.w	r3, r3, #7
 8007c9c:	1c5a      	adds	r2, r3, #1
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	685b      	ldr	r3, [r3, #4]
       ||
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d047      	beq.n	8007d36 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	73fb      	strb	r3, [r7, #15]
 8007caa:	e044      	b.n	8007d36 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2b03      	cmp	r3, #3
 8007cb2:	d018      	beq.n	8007ce6 <RCCEx_PLLSAI2_Config+0x86>
 8007cb4:	2b03      	cmp	r3, #3
 8007cb6:	d825      	bhi.n	8007d04 <RCCEx_PLLSAI2_Config+0xa4>
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d002      	beq.n	8007cc2 <RCCEx_PLLSAI2_Config+0x62>
 8007cbc:	2b02      	cmp	r3, #2
 8007cbe:	d009      	beq.n	8007cd4 <RCCEx_PLLSAI2_Config+0x74>
 8007cc0:	e020      	b.n	8007d04 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007cc2:	4b55      	ldr	r3, [pc, #340]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 0302 	and.w	r3, r3, #2
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d11d      	bne.n	8007d0a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007cd2:	e01a      	b.n	8007d0a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007cd4:	4b50      	ldr	r3, [pc, #320]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d116      	bne.n	8007d0e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ce4:	e013      	b.n	8007d0e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007ce6:	4b4c      	ldr	r3, [pc, #304]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d10f      	bne.n	8007d12 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007cf2:	4b49      	ldr	r3, [pc, #292]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d109      	bne.n	8007d12 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007d02:	e006      	b.n	8007d12 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007d04:	2301      	movs	r3, #1
 8007d06:	73fb      	strb	r3, [r7, #15]
      break;
 8007d08:	e004      	b.n	8007d14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007d0a:	bf00      	nop
 8007d0c:	e002      	b.n	8007d14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007d0e:	bf00      	nop
 8007d10:	e000      	b.n	8007d14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007d12:	bf00      	nop
    }

    if(status == HAL_OK)
 8007d14:	7bfb      	ldrb	r3, [r7, #15]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d10d      	bne.n	8007d36 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007d1a:	4b3f      	ldr	r3, [pc, #252]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d1c:	68db      	ldr	r3, [r3, #12]
 8007d1e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6819      	ldr	r1, [r3, #0]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	3b01      	subs	r3, #1
 8007d2c:	011b      	lsls	r3, r3, #4
 8007d2e:	430b      	orrs	r3, r1
 8007d30:	4939      	ldr	r1, [pc, #228]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d32:	4313      	orrs	r3, r2
 8007d34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007d36:	7bfb      	ldrb	r3, [r7, #15]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d167      	bne.n	8007e0c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007d3c:	4b36      	ldr	r3, [pc, #216]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a35      	ldr	r2, [pc, #212]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d48:	f7fc ff2c 	bl	8004ba4 <HAL_GetTick>
 8007d4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007d4e:	e009      	b.n	8007d64 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007d50:	f7fc ff28 	bl	8004ba4 <HAL_GetTick>
 8007d54:	4602      	mov	r2, r0
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	1ad3      	subs	r3, r2, r3
 8007d5a:	2b02      	cmp	r3, #2
 8007d5c:	d902      	bls.n	8007d64 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007d5e:	2303      	movs	r3, #3
 8007d60:	73fb      	strb	r3, [r7, #15]
        break;
 8007d62:	e005      	b.n	8007d70 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007d64:	4b2c      	ldr	r3, [pc, #176]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1ef      	bne.n	8007d50 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007d70:	7bfb      	ldrb	r3, [r7, #15]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d14a      	bne.n	8007e0c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d111      	bne.n	8007da0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d7c:	4b26      	ldr	r3, [pc, #152]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d7e:	695b      	ldr	r3, [r3, #20]
 8007d80:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007d84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	6892      	ldr	r2, [r2, #8]
 8007d8c:	0211      	lsls	r1, r2, #8
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	68d2      	ldr	r2, [r2, #12]
 8007d92:	0912      	lsrs	r2, r2, #4
 8007d94:	0452      	lsls	r2, r2, #17
 8007d96:	430a      	orrs	r2, r1
 8007d98:	491f      	ldr	r1, [pc, #124]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	614b      	str	r3, [r1, #20]
 8007d9e:	e011      	b.n	8007dc4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007da0:	4b1d      	ldr	r3, [pc, #116]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007da2:	695b      	ldr	r3, [r3, #20]
 8007da4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007da8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007dac:	687a      	ldr	r2, [r7, #4]
 8007dae:	6892      	ldr	r2, [r2, #8]
 8007db0:	0211      	lsls	r1, r2, #8
 8007db2:	687a      	ldr	r2, [r7, #4]
 8007db4:	6912      	ldr	r2, [r2, #16]
 8007db6:	0852      	lsrs	r2, r2, #1
 8007db8:	3a01      	subs	r2, #1
 8007dba:	0652      	lsls	r2, r2, #25
 8007dbc:	430a      	orrs	r2, r1
 8007dbe:	4916      	ldr	r1, [pc, #88]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007dc4:	4b14      	ldr	r3, [pc, #80]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a13      	ldr	r2, [pc, #76]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007dca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dd0:	f7fc fee8 	bl	8004ba4 <HAL_GetTick>
 8007dd4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007dd6:	e009      	b.n	8007dec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007dd8:	f7fc fee4 	bl	8004ba4 <HAL_GetTick>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	1ad3      	subs	r3, r2, r3
 8007de2:	2b02      	cmp	r3, #2
 8007de4:	d902      	bls.n	8007dec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007de6:	2303      	movs	r3, #3
 8007de8:	73fb      	strb	r3, [r7, #15]
          break;
 8007dea:	e005      	b.n	8007df8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007dec:	4b0a      	ldr	r3, [pc, #40]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d0ef      	beq.n	8007dd8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007df8:	7bfb      	ldrb	r3, [r7, #15]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d106      	bne.n	8007e0c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007dfe:	4b06      	ldr	r3, [pc, #24]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e00:	695a      	ldr	r2, [r3, #20]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	695b      	ldr	r3, [r3, #20]
 8007e06:	4904      	ldr	r1, [pc, #16]	@ (8007e18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3710      	adds	r7, #16
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	40021000 	.word	0x40021000

08007e1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b084      	sub	sp, #16
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d101      	bne.n	8007e2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e095      	b.n	8007f5a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d108      	bne.n	8007e48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e3e:	d009      	beq.n	8007e54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2200      	movs	r2, #0
 8007e44:	61da      	str	r2, [r3, #28]
 8007e46:	e005      	b.n	8007e54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2200      	movs	r2, #0
 8007e52:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d106      	bne.n	8007e74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 f877 	bl	8007f62 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2202      	movs	r2, #2
 8007e78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e8a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e94:	d902      	bls.n	8007e9c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007e96:	2300      	movs	r3, #0
 8007e98:	60fb      	str	r3, [r7, #12]
 8007e9a:	e002      	b.n	8007ea2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007e9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007ea0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007eaa:	d007      	beq.n	8007ebc <HAL_SPI_Init+0xa0>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007eb4:	d002      	beq.n	8007ebc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007ecc:	431a      	orrs	r2, r3
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	691b      	ldr	r3, [r3, #16]
 8007ed2:	f003 0302 	and.w	r3, r3, #2
 8007ed6:	431a      	orrs	r2, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	695b      	ldr	r3, [r3, #20]
 8007edc:	f003 0301 	and.w	r3, r3, #1
 8007ee0:	431a      	orrs	r2, r3
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	699b      	ldr	r3, [r3, #24]
 8007ee6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007eea:	431a      	orrs	r2, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	69db      	ldr	r3, [r3, #28]
 8007ef0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007ef4:	431a      	orrs	r2, r3
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6a1b      	ldr	r3, [r3, #32]
 8007efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007efe:	ea42 0103 	orr.w	r1, r2, r3
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f06:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	430a      	orrs	r2, r1
 8007f10:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	699b      	ldr	r3, [r3, #24]
 8007f16:	0c1b      	lsrs	r3, r3, #16
 8007f18:	f003 0204 	and.w	r2, r3, #4
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f20:	f003 0310 	and.w	r3, r3, #16
 8007f24:	431a      	orrs	r2, r3
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f2a:	f003 0308 	and.w	r3, r3, #8
 8007f2e:	431a      	orrs	r2, r3
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	68db      	ldr	r3, [r3, #12]
 8007f34:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007f38:	ea42 0103 	orr.w	r1, r2, r3
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	430a      	orrs	r2, r1
 8007f48:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2201      	movs	r2, #1
 8007f54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3710      	adds	r7, #16
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}

08007f62 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8007f62:	b480      	push	{r7}
 8007f64:	b083      	sub	sp, #12
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8007f6a:	bf00      	nop
 8007f6c:	370c      	adds	r7, #12
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr

08007f76 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007f76:	b580      	push	{r7, lr}
 8007f78:	b08a      	sub	sp, #40	@ 0x28
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	60f8      	str	r0, [r7, #12]
 8007f7e:	60b9      	str	r1, [r7, #8]
 8007f80:	607a      	str	r2, [r7, #4]
 8007f82:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007f84:	2301      	movs	r3, #1
 8007f86:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f88:	f7fc fe0c 	bl	8004ba4 <HAL_GetTick>
 8007f8c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f94:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	685b      	ldr	r3, [r3, #4]
 8007f9a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007f9c:	887b      	ldrh	r3, [r7, #2]
 8007f9e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007fa0:	887b      	ldrh	r3, [r7, #2]
 8007fa2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007fa4:	7ffb      	ldrb	r3, [r7, #31]
 8007fa6:	2b01      	cmp	r3, #1
 8007fa8:	d00c      	beq.n	8007fc4 <HAL_SPI_TransmitReceive+0x4e>
 8007faa:	69bb      	ldr	r3, [r7, #24]
 8007fac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fb0:	d106      	bne.n	8007fc0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d102      	bne.n	8007fc0 <HAL_SPI_TransmitReceive+0x4a>
 8007fba:	7ffb      	ldrb	r3, [r7, #31]
 8007fbc:	2b04      	cmp	r3, #4
 8007fbe:	d001      	beq.n	8007fc4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007fc0:	2302      	movs	r3, #2
 8007fc2:	e1f3      	b.n	80083ac <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d005      	beq.n	8007fd6 <HAL_SPI_TransmitReceive+0x60>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d002      	beq.n	8007fd6 <HAL_SPI_TransmitReceive+0x60>
 8007fd0:	887b      	ldrh	r3, [r7, #2]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d101      	bne.n	8007fda <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	e1e8      	b.n	80083ac <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d101      	bne.n	8007fe8 <HAL_SPI_TransmitReceive+0x72>
 8007fe4:	2302      	movs	r3, #2
 8007fe6:	e1e1      	b.n	80083ac <HAL_SPI_TransmitReceive+0x436>
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	2b04      	cmp	r3, #4
 8007ffa:	d003      	beq.n	8008004 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2205      	movs	r2, #5
 8008000:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2200      	movs	r2, #0
 8008008:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	887a      	ldrh	r2, [r7, #2]
 8008014:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	887a      	ldrh	r2, [r7, #2]
 800801c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	68ba      	ldr	r2, [r7, #8]
 8008024:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	887a      	ldrh	r2, [r7, #2]
 800802a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	887a      	ldrh	r2, [r7, #2]
 8008030:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2200      	movs	r2, #0
 8008036:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2200      	movs	r2, #0
 800803c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	68db      	ldr	r3, [r3, #12]
 8008042:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008046:	d802      	bhi.n	800804e <HAL_SPI_TransmitReceive+0xd8>
 8008048:	8abb      	ldrh	r3, [r7, #20]
 800804a:	2b01      	cmp	r3, #1
 800804c:	d908      	bls.n	8008060 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	685a      	ldr	r2, [r3, #4]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800805c:	605a      	str	r2, [r3, #4]
 800805e:	e007      	b.n	8008070 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	685a      	ldr	r2, [r3, #4]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800806e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800807a:	2b40      	cmp	r3, #64	@ 0x40
 800807c:	d007      	beq.n	800808e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800808c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	68db      	ldr	r3, [r3, #12]
 8008092:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008096:	f240 8083 	bls.w	80081a0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d002      	beq.n	80080a8 <HAL_SPI_TransmitReceive+0x132>
 80080a2:	8afb      	ldrh	r3, [r7, #22]
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d16f      	bne.n	8008188 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ac:	881a      	ldrh	r2, [r3, #0]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080b8:	1c9a      	adds	r2, r3, #2
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	3b01      	subs	r3, #1
 80080c6:	b29a      	uxth	r2, r3
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080cc:	e05c      	b.n	8008188 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	f003 0302 	and.w	r3, r3, #2
 80080d8:	2b02      	cmp	r3, #2
 80080da:	d11b      	bne.n	8008114 <HAL_SPI_TransmitReceive+0x19e>
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080e0:	b29b      	uxth	r3, r3
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d016      	beq.n	8008114 <HAL_SPI_TransmitReceive+0x19e>
 80080e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e8:	2b01      	cmp	r3, #1
 80080ea:	d113      	bne.n	8008114 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080f0:	881a      	ldrh	r2, [r3, #0]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080fc:	1c9a      	adds	r2, r3, #2
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008106:	b29b      	uxth	r3, r3
 8008108:	3b01      	subs	r3, #1
 800810a:	b29a      	uxth	r2, r3
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008110:	2300      	movs	r3, #0
 8008112:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	f003 0301 	and.w	r3, r3, #1
 800811e:	2b01      	cmp	r3, #1
 8008120:	d11c      	bne.n	800815c <HAL_SPI_TransmitReceive+0x1e6>
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008128:	b29b      	uxth	r3, r3
 800812a:	2b00      	cmp	r3, #0
 800812c:	d016      	beq.n	800815c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	68da      	ldr	r2, [r3, #12]
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008138:	b292      	uxth	r2, r2
 800813a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008140:	1c9a      	adds	r2, r3, #2
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800814c:	b29b      	uxth	r3, r3
 800814e:	3b01      	subs	r3, #1
 8008150:	b29a      	uxth	r2, r3
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008158:	2301      	movs	r3, #1
 800815a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800815c:	f7fc fd22 	bl	8004ba4 <HAL_GetTick>
 8008160:	4602      	mov	r2, r0
 8008162:	6a3b      	ldr	r3, [r7, #32]
 8008164:	1ad3      	subs	r3, r2, r3
 8008166:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008168:	429a      	cmp	r2, r3
 800816a:	d80d      	bhi.n	8008188 <HAL_SPI_TransmitReceive+0x212>
 800816c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008172:	d009      	beq.n	8008188 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2201      	movs	r2, #1
 8008178:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2200      	movs	r2, #0
 8008180:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008184:	2303      	movs	r3, #3
 8008186:	e111      	b.n	80083ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800818c:	b29b      	uxth	r3, r3
 800818e:	2b00      	cmp	r3, #0
 8008190:	d19d      	bne.n	80080ce <HAL_SPI_TransmitReceive+0x158>
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008198:	b29b      	uxth	r3, r3
 800819a:	2b00      	cmp	r3, #0
 800819c:	d197      	bne.n	80080ce <HAL_SPI_TransmitReceive+0x158>
 800819e:	e0e5      	b.n	800836c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d003      	beq.n	80081b0 <HAL_SPI_TransmitReceive+0x23a>
 80081a8:	8afb      	ldrh	r3, [r7, #22]
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	f040 80d1 	bne.w	8008352 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081b4:	b29b      	uxth	r3, r3
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d912      	bls.n	80081e0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081be:	881a      	ldrh	r2, [r3, #0]
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ca:	1c9a      	adds	r2, r3, #2
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	3b02      	subs	r3, #2
 80081d8:	b29a      	uxth	r2, r3
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80081de:	e0b8      	b.n	8008352 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	330c      	adds	r3, #12
 80081ea:	7812      	ldrb	r2, [r2, #0]
 80081ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081f2:	1c5a      	adds	r2, r3, #1
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	3b01      	subs	r3, #1
 8008200:	b29a      	uxth	r2, r3
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008206:	e0a4      	b.n	8008352 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	f003 0302 	and.w	r3, r3, #2
 8008212:	2b02      	cmp	r3, #2
 8008214:	d134      	bne.n	8008280 <HAL_SPI_TransmitReceive+0x30a>
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800821a:	b29b      	uxth	r3, r3
 800821c:	2b00      	cmp	r3, #0
 800821e:	d02f      	beq.n	8008280 <HAL_SPI_TransmitReceive+0x30a>
 8008220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008222:	2b01      	cmp	r3, #1
 8008224:	d12c      	bne.n	8008280 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800822a:	b29b      	uxth	r3, r3
 800822c:	2b01      	cmp	r3, #1
 800822e:	d912      	bls.n	8008256 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008234:	881a      	ldrh	r2, [r3, #0]
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008240:	1c9a      	adds	r2, r3, #2
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800824a:	b29b      	uxth	r3, r3
 800824c:	3b02      	subs	r3, #2
 800824e:	b29a      	uxth	r2, r3
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008254:	e012      	b.n	800827c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	330c      	adds	r3, #12
 8008260:	7812      	ldrb	r2, [r2, #0]
 8008262:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008268:	1c5a      	adds	r2, r3, #1
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008272:	b29b      	uxth	r3, r3
 8008274:	3b01      	subs	r3, #1
 8008276:	b29a      	uxth	r2, r3
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800827c:	2300      	movs	r3, #0
 800827e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	f003 0301 	and.w	r3, r3, #1
 800828a:	2b01      	cmp	r3, #1
 800828c:	d148      	bne.n	8008320 <HAL_SPI_TransmitReceive+0x3aa>
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008294:	b29b      	uxth	r3, r3
 8008296:	2b00      	cmp	r3, #0
 8008298:	d042      	beq.n	8008320 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d923      	bls.n	80082ee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	68da      	ldr	r2, [r3, #12]
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082b0:	b292      	uxth	r2, r2
 80082b2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082b8:	1c9a      	adds	r2, r3, #2
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	3b02      	subs	r3, #2
 80082c8:	b29a      	uxth	r2, r3
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d81f      	bhi.n	800831c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	685a      	ldr	r2, [r3, #4]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80082ea:	605a      	str	r2, [r3, #4]
 80082ec:	e016      	b.n	800831c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f103 020c 	add.w	r2, r3, #12
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082fa:	7812      	ldrb	r2, [r2, #0]
 80082fc:	b2d2      	uxtb	r2, r2
 80082fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008304:	1c5a      	adds	r2, r3, #1
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008310:	b29b      	uxth	r3, r3
 8008312:	3b01      	subs	r3, #1
 8008314:	b29a      	uxth	r2, r3
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800831c:	2301      	movs	r3, #1
 800831e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008320:	f7fc fc40 	bl	8004ba4 <HAL_GetTick>
 8008324:	4602      	mov	r2, r0
 8008326:	6a3b      	ldr	r3, [r7, #32]
 8008328:	1ad3      	subs	r3, r2, r3
 800832a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800832c:	429a      	cmp	r2, r3
 800832e:	d803      	bhi.n	8008338 <HAL_SPI_TransmitReceive+0x3c2>
 8008330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008336:	d102      	bne.n	800833e <HAL_SPI_TransmitReceive+0x3c8>
 8008338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833a:	2b00      	cmp	r3, #0
 800833c:	d109      	bne.n	8008352 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2201      	movs	r2, #1
 8008342:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800834e:	2303      	movs	r3, #3
 8008350:	e02c      	b.n	80083ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008356:	b29b      	uxth	r3, r3
 8008358:	2b00      	cmp	r3, #0
 800835a:	f47f af55 	bne.w	8008208 <HAL_SPI_TransmitReceive+0x292>
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008364:	b29b      	uxth	r3, r3
 8008366:	2b00      	cmp	r3, #0
 8008368:	f47f af4e 	bne.w	8008208 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800836c:	6a3a      	ldr	r2, [r7, #32]
 800836e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008370:	68f8      	ldr	r0, [r7, #12]
 8008372:	f000 f94b 	bl	800860c <SPI_EndRxTxTransaction>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d008      	beq.n	800838e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2220      	movs	r2, #32
 8008380:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2200      	movs	r2, #0
 8008386:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800838a:	2301      	movs	r3, #1
 800838c:	e00e      	b.n	80083ac <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2201      	movs	r2, #1
 8008392:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2200      	movs	r2, #0
 800839a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d001      	beq.n	80083aa <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e000      	b.n	80083ac <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80083aa:	2300      	movs	r3, #0
  }
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3728      	adds	r7, #40	@ 0x28
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}

080083b4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80083c2:	b2db      	uxtb	r3, r3
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	370c      	adds	r7, #12
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr

080083d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b088      	sub	sp, #32
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	603b      	str	r3, [r7, #0]
 80083dc:	4613      	mov	r3, r2
 80083de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80083e0:	f7fc fbe0 	bl	8004ba4 <HAL_GetTick>
 80083e4:	4602      	mov	r2, r0
 80083e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083e8:	1a9b      	subs	r3, r3, r2
 80083ea:	683a      	ldr	r2, [r7, #0]
 80083ec:	4413      	add	r3, r2
 80083ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80083f0:	f7fc fbd8 	bl	8004ba4 <HAL_GetTick>
 80083f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80083f6:	4b39      	ldr	r3, [pc, #228]	@ (80084dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	015b      	lsls	r3, r3, #5
 80083fc:	0d1b      	lsrs	r3, r3, #20
 80083fe:	69fa      	ldr	r2, [r7, #28]
 8008400:	fb02 f303 	mul.w	r3, r2, r3
 8008404:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008406:	e055      	b.n	80084b4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800840e:	d051      	beq.n	80084b4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008410:	f7fc fbc8 	bl	8004ba4 <HAL_GetTick>
 8008414:	4602      	mov	r2, r0
 8008416:	69bb      	ldr	r3, [r7, #24]
 8008418:	1ad3      	subs	r3, r2, r3
 800841a:	69fa      	ldr	r2, [r7, #28]
 800841c:	429a      	cmp	r2, r3
 800841e:	d902      	bls.n	8008426 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d13d      	bne.n	80084a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	685a      	ldr	r2, [r3, #4]
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008434:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800843e:	d111      	bne.n	8008464 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008448:	d004      	beq.n	8008454 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008452:	d107      	bne.n	8008464 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008462:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008468:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800846c:	d10f      	bne.n	800848e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800847c:	601a      	str	r2, [r3, #0]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800848c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2201      	movs	r2, #1
 8008492:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2200      	movs	r2, #0
 800849a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800849e:	2303      	movs	r3, #3
 80084a0:	e018      	b.n	80084d4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d102      	bne.n	80084ae <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80084a8:	2300      	movs	r3, #0
 80084aa:	61fb      	str	r3, [r7, #28]
 80084ac:	e002      	b.n	80084b4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	3b01      	subs	r3, #1
 80084b2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	689a      	ldr	r2, [r3, #8]
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	4013      	ands	r3, r2
 80084be:	68ba      	ldr	r2, [r7, #8]
 80084c0:	429a      	cmp	r2, r3
 80084c2:	bf0c      	ite	eq
 80084c4:	2301      	moveq	r3, #1
 80084c6:	2300      	movne	r3, #0
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	461a      	mov	r2, r3
 80084cc:	79fb      	ldrb	r3, [r7, #7]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d19a      	bne.n	8008408 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80084d2:	2300      	movs	r3, #0
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3720      	adds	r7, #32
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}
 80084dc:	2000003c 	.word	0x2000003c

080084e0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b08a      	sub	sp, #40	@ 0x28
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	60f8      	str	r0, [r7, #12]
 80084e8:	60b9      	str	r1, [r7, #8]
 80084ea:	607a      	str	r2, [r7, #4]
 80084ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80084ee:	2300      	movs	r3, #0
 80084f0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80084f2:	f7fc fb57 	bl	8004ba4 <HAL_GetTick>
 80084f6:	4602      	mov	r2, r0
 80084f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084fa:	1a9b      	subs	r3, r3, r2
 80084fc:	683a      	ldr	r2, [r7, #0]
 80084fe:	4413      	add	r3, r2
 8008500:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008502:	f7fc fb4f 	bl	8004ba4 <HAL_GetTick>
 8008506:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	330c      	adds	r3, #12
 800850e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008510:	4b3d      	ldr	r3, [pc, #244]	@ (8008608 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	4613      	mov	r3, r2
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	4413      	add	r3, r2
 800851a:	00da      	lsls	r2, r3, #3
 800851c:	1ad3      	subs	r3, r2, r3
 800851e:	0d1b      	lsrs	r3, r3, #20
 8008520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008522:	fb02 f303 	mul.w	r3, r2, r3
 8008526:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008528:	e061      	b.n	80085ee <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008530:	d107      	bne.n	8008542 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d104      	bne.n	8008542 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	b2db      	uxtb	r3, r3
 800853e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008540:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008548:	d051      	beq.n	80085ee <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800854a:	f7fc fb2b 	bl	8004ba4 <HAL_GetTick>
 800854e:	4602      	mov	r2, r0
 8008550:	6a3b      	ldr	r3, [r7, #32]
 8008552:	1ad3      	subs	r3, r2, r3
 8008554:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008556:	429a      	cmp	r2, r3
 8008558:	d902      	bls.n	8008560 <SPI_WaitFifoStateUntilTimeout+0x80>
 800855a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800855c:	2b00      	cmp	r3, #0
 800855e:	d13d      	bne.n	80085dc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	685a      	ldr	r2, [r3, #4]
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800856e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008578:	d111      	bne.n	800859e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008582:	d004      	beq.n	800858e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800858c:	d107      	bne.n	800859e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800859c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085a6:	d10f      	bne.n	80085c8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	681a      	ldr	r2, [r3, #0]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80085b6:	601a      	str	r2, [r3, #0]
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80085c6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	2201      	movs	r2, #1
 80085cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2200      	movs	r2, #0
 80085d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80085d8:	2303      	movs	r3, #3
 80085da:	e011      	b.n	8008600 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80085dc:	69bb      	ldr	r3, [r7, #24]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d102      	bne.n	80085e8 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 80085e2:	2300      	movs	r3, #0
 80085e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80085e6:	e002      	b.n	80085ee <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80085e8:	69bb      	ldr	r3, [r7, #24]
 80085ea:	3b01      	subs	r3, #1
 80085ec:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	689a      	ldr	r2, [r3, #8]
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	4013      	ands	r3, r2
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d195      	bne.n	800852a <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80085fe:	2300      	movs	r3, #0
}
 8008600:	4618      	mov	r0, r3
 8008602:	3728      	adds	r7, #40	@ 0x28
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}
 8008608:	2000003c 	.word	0x2000003c

0800860c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b086      	sub	sp, #24
 8008610:	af02      	add	r7, sp, #8
 8008612:	60f8      	str	r0, [r7, #12]
 8008614:	60b9      	str	r1, [r7, #8]
 8008616:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	9300      	str	r3, [sp, #0]
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	2200      	movs	r2, #0
 8008620:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008624:	68f8      	ldr	r0, [r7, #12]
 8008626:	f7ff ff5b 	bl	80084e0 <SPI_WaitFifoStateUntilTimeout>
 800862a:	4603      	mov	r3, r0
 800862c:	2b00      	cmp	r3, #0
 800862e:	d007      	beq.n	8008640 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008634:	f043 0220 	orr.w	r2, r3, #32
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800863c:	2303      	movs	r3, #3
 800863e:	e027      	b.n	8008690 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	9300      	str	r3, [sp, #0]
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	2200      	movs	r2, #0
 8008648:	2180      	movs	r1, #128	@ 0x80
 800864a:	68f8      	ldr	r0, [r7, #12]
 800864c:	f7ff fec0 	bl	80083d0 <SPI_WaitFlagStateUntilTimeout>
 8008650:	4603      	mov	r3, r0
 8008652:	2b00      	cmp	r3, #0
 8008654:	d007      	beq.n	8008666 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800865a:	f043 0220 	orr.w	r2, r3, #32
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008662:	2303      	movs	r3, #3
 8008664:	e014      	b.n	8008690 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	9300      	str	r3, [sp, #0]
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	2200      	movs	r2, #0
 800866e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008672:	68f8      	ldr	r0, [r7, #12]
 8008674:	f7ff ff34 	bl	80084e0 <SPI_WaitFifoStateUntilTimeout>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	d007      	beq.n	800868e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008682:	f043 0220 	orr.w	r2, r3, #32
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800868a:	2303      	movs	r3, #3
 800868c:	e000      	b.n	8008690 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800868e:	2300      	movs	r3, #0
}
 8008690:	4618      	mov	r0, r3
 8008692:	3710      	adds	r7, #16
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b082      	sub	sp, #8
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d101      	bne.n	80086aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80086a6:	2301      	movs	r3, #1
 80086a8:	e049      	b.n	800873e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d106      	bne.n	80086c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2200      	movs	r2, #0
 80086ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f7fa ff08 	bl	80034d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2202      	movs	r2, #2
 80086c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	3304      	adds	r3, #4
 80086d4:	4619      	mov	r1, r3
 80086d6:	4610      	mov	r0, r2
 80086d8:	f000 fba4 	bl	8008e24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2201      	movs	r2, #1
 80086e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2201      	movs	r2, #1
 8008700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2201      	movs	r2, #1
 8008720:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2201      	movs	r2, #1
 8008730:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2201      	movs	r2, #1
 8008738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800873c:	2300      	movs	r3, #0
}
 800873e:	4618      	mov	r0, r3
 8008740:	3708      	adds	r7, #8
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
	...

08008748 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008748:	b480      	push	{r7}
 800874a:	b085      	sub	sp, #20
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008756:	b2db      	uxtb	r3, r3
 8008758:	2b01      	cmp	r3, #1
 800875a:	d001      	beq.n	8008760 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	e04f      	b.n	8008800 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2202      	movs	r2, #2
 8008764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	68da      	ldr	r2, [r3, #12]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f042 0201 	orr.w	r2, r2, #1
 8008776:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a23      	ldr	r2, [pc, #140]	@ (800880c <HAL_TIM_Base_Start_IT+0xc4>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d01d      	beq.n	80087be <HAL_TIM_Base_Start_IT+0x76>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800878a:	d018      	beq.n	80087be <HAL_TIM_Base_Start_IT+0x76>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a1f      	ldr	r2, [pc, #124]	@ (8008810 <HAL_TIM_Base_Start_IT+0xc8>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d013      	beq.n	80087be <HAL_TIM_Base_Start_IT+0x76>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4a1e      	ldr	r2, [pc, #120]	@ (8008814 <HAL_TIM_Base_Start_IT+0xcc>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d00e      	beq.n	80087be <HAL_TIM_Base_Start_IT+0x76>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a1c      	ldr	r2, [pc, #112]	@ (8008818 <HAL_TIM_Base_Start_IT+0xd0>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d009      	beq.n	80087be <HAL_TIM_Base_Start_IT+0x76>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a1b      	ldr	r2, [pc, #108]	@ (800881c <HAL_TIM_Base_Start_IT+0xd4>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d004      	beq.n	80087be <HAL_TIM_Base_Start_IT+0x76>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a19      	ldr	r2, [pc, #100]	@ (8008820 <HAL_TIM_Base_Start_IT+0xd8>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d115      	bne.n	80087ea <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	689a      	ldr	r2, [r3, #8]
 80087c4:	4b17      	ldr	r3, [pc, #92]	@ (8008824 <HAL_TIM_Base_Start_IT+0xdc>)
 80087c6:	4013      	ands	r3, r2
 80087c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2b06      	cmp	r3, #6
 80087ce:	d015      	beq.n	80087fc <HAL_TIM_Base_Start_IT+0xb4>
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087d6:	d011      	beq.n	80087fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	681a      	ldr	r2, [r3, #0]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f042 0201 	orr.w	r2, r2, #1
 80087e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087e8:	e008      	b.n	80087fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f042 0201 	orr.w	r2, r2, #1
 80087f8:	601a      	str	r2, [r3, #0]
 80087fa:	e000      	b.n	80087fe <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80087fe:	2300      	movs	r3, #0
}
 8008800:	4618      	mov	r0, r3
 8008802:	3714      	adds	r7, #20
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr
 800880c:	40012c00 	.word	0x40012c00
 8008810:	40000400 	.word	0x40000400
 8008814:	40000800 	.word	0x40000800
 8008818:	40000c00 	.word	0x40000c00
 800881c:	40013400 	.word	0x40013400
 8008820:	40014000 	.word	0x40014000
 8008824:	00010007 	.word	0x00010007

08008828 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
 8008830:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d109      	bne.n	800884c <HAL_TIM_PWM_Start+0x24>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800883e:	b2db      	uxtb	r3, r3
 8008840:	2b01      	cmp	r3, #1
 8008842:	bf14      	ite	ne
 8008844:	2301      	movne	r3, #1
 8008846:	2300      	moveq	r3, #0
 8008848:	b2db      	uxtb	r3, r3
 800884a:	e03c      	b.n	80088c6 <HAL_TIM_PWM_Start+0x9e>
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	2b04      	cmp	r3, #4
 8008850:	d109      	bne.n	8008866 <HAL_TIM_PWM_Start+0x3e>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008858:	b2db      	uxtb	r3, r3
 800885a:	2b01      	cmp	r3, #1
 800885c:	bf14      	ite	ne
 800885e:	2301      	movne	r3, #1
 8008860:	2300      	moveq	r3, #0
 8008862:	b2db      	uxtb	r3, r3
 8008864:	e02f      	b.n	80088c6 <HAL_TIM_PWM_Start+0x9e>
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	2b08      	cmp	r3, #8
 800886a:	d109      	bne.n	8008880 <HAL_TIM_PWM_Start+0x58>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008872:	b2db      	uxtb	r3, r3
 8008874:	2b01      	cmp	r3, #1
 8008876:	bf14      	ite	ne
 8008878:	2301      	movne	r3, #1
 800887a:	2300      	moveq	r3, #0
 800887c:	b2db      	uxtb	r3, r3
 800887e:	e022      	b.n	80088c6 <HAL_TIM_PWM_Start+0x9e>
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	2b0c      	cmp	r3, #12
 8008884:	d109      	bne.n	800889a <HAL_TIM_PWM_Start+0x72>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800888c:	b2db      	uxtb	r3, r3
 800888e:	2b01      	cmp	r3, #1
 8008890:	bf14      	ite	ne
 8008892:	2301      	movne	r3, #1
 8008894:	2300      	moveq	r3, #0
 8008896:	b2db      	uxtb	r3, r3
 8008898:	e015      	b.n	80088c6 <HAL_TIM_PWM_Start+0x9e>
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	2b10      	cmp	r3, #16
 800889e:	d109      	bne.n	80088b4 <HAL_TIM_PWM_Start+0x8c>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	bf14      	ite	ne
 80088ac:	2301      	movne	r3, #1
 80088ae:	2300      	moveq	r3, #0
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	e008      	b.n	80088c6 <HAL_TIM_PWM_Start+0x9e>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	2b01      	cmp	r3, #1
 80088be:	bf14      	ite	ne
 80088c0:	2301      	movne	r3, #1
 80088c2:	2300      	moveq	r3, #0
 80088c4:	b2db      	uxtb	r3, r3
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d001      	beq.n	80088ce <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80088ca:	2301      	movs	r3, #1
 80088cc:	e09c      	b.n	8008a08 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d104      	bne.n	80088de <HAL_TIM_PWM_Start+0xb6>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2202      	movs	r2, #2
 80088d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088dc:	e023      	b.n	8008926 <HAL_TIM_PWM_Start+0xfe>
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	2b04      	cmp	r3, #4
 80088e2:	d104      	bne.n	80088ee <HAL_TIM_PWM_Start+0xc6>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2202      	movs	r2, #2
 80088e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088ec:	e01b      	b.n	8008926 <HAL_TIM_PWM_Start+0xfe>
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	2b08      	cmp	r3, #8
 80088f2:	d104      	bne.n	80088fe <HAL_TIM_PWM_Start+0xd6>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2202      	movs	r2, #2
 80088f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088fc:	e013      	b.n	8008926 <HAL_TIM_PWM_Start+0xfe>
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	2b0c      	cmp	r3, #12
 8008902:	d104      	bne.n	800890e <HAL_TIM_PWM_Start+0xe6>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2202      	movs	r2, #2
 8008908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800890c:	e00b      	b.n	8008926 <HAL_TIM_PWM_Start+0xfe>
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	2b10      	cmp	r3, #16
 8008912:	d104      	bne.n	800891e <HAL_TIM_PWM_Start+0xf6>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2202      	movs	r2, #2
 8008918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800891c:	e003      	b.n	8008926 <HAL_TIM_PWM_Start+0xfe>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2202      	movs	r2, #2
 8008922:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2201      	movs	r2, #1
 800892c:	6839      	ldr	r1, [r7, #0]
 800892e:	4618      	mov	r0, r3
 8008930:	f000 fbe9 	bl	8009106 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a35      	ldr	r2, [pc, #212]	@ (8008a10 <HAL_TIM_PWM_Start+0x1e8>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d013      	beq.n	8008966 <HAL_TIM_PWM_Start+0x13e>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a34      	ldr	r2, [pc, #208]	@ (8008a14 <HAL_TIM_PWM_Start+0x1ec>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d00e      	beq.n	8008966 <HAL_TIM_PWM_Start+0x13e>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a32      	ldr	r2, [pc, #200]	@ (8008a18 <HAL_TIM_PWM_Start+0x1f0>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d009      	beq.n	8008966 <HAL_TIM_PWM_Start+0x13e>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4a31      	ldr	r2, [pc, #196]	@ (8008a1c <HAL_TIM_PWM_Start+0x1f4>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d004      	beq.n	8008966 <HAL_TIM_PWM_Start+0x13e>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a2f      	ldr	r2, [pc, #188]	@ (8008a20 <HAL_TIM_PWM_Start+0x1f8>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d101      	bne.n	800896a <HAL_TIM_PWM_Start+0x142>
 8008966:	2301      	movs	r3, #1
 8008968:	e000      	b.n	800896c <HAL_TIM_PWM_Start+0x144>
 800896a:	2300      	movs	r3, #0
 800896c:	2b00      	cmp	r3, #0
 800896e:	d007      	beq.n	8008980 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800897e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a22      	ldr	r2, [pc, #136]	@ (8008a10 <HAL_TIM_PWM_Start+0x1e8>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d01d      	beq.n	80089c6 <HAL_TIM_PWM_Start+0x19e>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008992:	d018      	beq.n	80089c6 <HAL_TIM_PWM_Start+0x19e>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a22      	ldr	r2, [pc, #136]	@ (8008a24 <HAL_TIM_PWM_Start+0x1fc>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d013      	beq.n	80089c6 <HAL_TIM_PWM_Start+0x19e>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a21      	ldr	r2, [pc, #132]	@ (8008a28 <HAL_TIM_PWM_Start+0x200>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d00e      	beq.n	80089c6 <HAL_TIM_PWM_Start+0x19e>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a1f      	ldr	r2, [pc, #124]	@ (8008a2c <HAL_TIM_PWM_Start+0x204>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d009      	beq.n	80089c6 <HAL_TIM_PWM_Start+0x19e>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4a17      	ldr	r2, [pc, #92]	@ (8008a14 <HAL_TIM_PWM_Start+0x1ec>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d004      	beq.n	80089c6 <HAL_TIM_PWM_Start+0x19e>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a15      	ldr	r2, [pc, #84]	@ (8008a18 <HAL_TIM_PWM_Start+0x1f0>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d115      	bne.n	80089f2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	689a      	ldr	r2, [r3, #8]
 80089cc:	4b18      	ldr	r3, [pc, #96]	@ (8008a30 <HAL_TIM_PWM_Start+0x208>)
 80089ce:	4013      	ands	r3, r2
 80089d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2b06      	cmp	r3, #6
 80089d6:	d015      	beq.n	8008a04 <HAL_TIM_PWM_Start+0x1dc>
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089de:	d011      	beq.n	8008a04 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	681a      	ldr	r2, [r3, #0]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f042 0201 	orr.w	r2, r2, #1
 80089ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089f0:	e008      	b.n	8008a04 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f042 0201 	orr.w	r2, r2, #1
 8008a00:	601a      	str	r2, [r3, #0]
 8008a02:	e000      	b.n	8008a06 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008a06:	2300      	movs	r3, #0
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3710      	adds	r7, #16
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}
 8008a10:	40012c00 	.word	0x40012c00
 8008a14:	40013400 	.word	0x40013400
 8008a18:	40014000 	.word	0x40014000
 8008a1c:	40014400 	.word	0x40014400
 8008a20:	40014800 	.word	0x40014800
 8008a24:	40000400 	.word	0x40000400
 8008a28:	40000800 	.word	0x40000800
 8008a2c:	40000c00 	.word	0x40000c00
 8008a30:	00010007 	.word	0x00010007

08008a34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b084      	sub	sp, #16
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68db      	ldr	r3, [r3, #12]
 8008a42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	691b      	ldr	r3, [r3, #16]
 8008a4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	f003 0302 	and.w	r3, r3, #2
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d020      	beq.n	8008a98 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f003 0302 	and.w	r3, r3, #2
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d01b      	beq.n	8008a98 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f06f 0202 	mvn.w	r2, #2
 8008a68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	699b      	ldr	r3, [r3, #24]
 8008a76:	f003 0303 	and.w	r3, r3, #3
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d003      	beq.n	8008a86 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 f9b2 	bl	8008de8 <HAL_TIM_IC_CaptureCallback>
 8008a84:	e005      	b.n	8008a92 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 f9a4 	bl	8008dd4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f000 f9b5 	bl	8008dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	f003 0304 	and.w	r3, r3, #4
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d020      	beq.n	8008ae4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	f003 0304 	and.w	r3, r3, #4
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d01b      	beq.n	8008ae4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f06f 0204 	mvn.w	r2, #4
 8008ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2202      	movs	r2, #2
 8008aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	699b      	ldr	r3, [r3, #24]
 8008ac2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d003      	beq.n	8008ad2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 f98c 	bl	8008de8 <HAL_TIM_IC_CaptureCallback>
 8008ad0:	e005      	b.n	8008ade <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 f97e 	bl	8008dd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 f98f 	bl	8008dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	f003 0308 	and.w	r3, r3, #8
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d020      	beq.n	8008b30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f003 0308 	and.w	r3, r3, #8
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d01b      	beq.n	8008b30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f06f 0208 	mvn.w	r2, #8
 8008b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2204      	movs	r2, #4
 8008b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	69db      	ldr	r3, [r3, #28]
 8008b0e:	f003 0303 	and.w	r3, r3, #3
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d003      	beq.n	8008b1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 f966 	bl	8008de8 <HAL_TIM_IC_CaptureCallback>
 8008b1c:	e005      	b.n	8008b2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 f958 	bl	8008dd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 f969 	bl	8008dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	f003 0310 	and.w	r3, r3, #16
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d020      	beq.n	8008b7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f003 0310 	and.w	r3, r3, #16
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d01b      	beq.n	8008b7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f06f 0210 	mvn.w	r2, #16
 8008b4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2208      	movs	r2, #8
 8008b52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	69db      	ldr	r3, [r3, #28]
 8008b5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d003      	beq.n	8008b6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 f940 	bl	8008de8 <HAL_TIM_IC_CaptureCallback>
 8008b68:	e005      	b.n	8008b76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 f932 	bl	8008dd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 f943 	bl	8008dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	f003 0301 	and.w	r3, r3, #1
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d00c      	beq.n	8008ba0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f003 0301 	and.w	r3, r3, #1
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d007      	beq.n	8008ba0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f06f 0201 	mvn.w	r2, #1
 8008b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f7fa f8dc 	bl	8002d58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d104      	bne.n	8008bb4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d00c      	beq.n	8008bce <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d007      	beq.n	8008bce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008bc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 fb53 	bl	8009274 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d00c      	beq.n	8008bf2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d007      	beq.n	8008bf2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008bea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f000 fb4b 	bl	8009288 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d00c      	beq.n	8008c16 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d007      	beq.n	8008c16 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 f8fd 	bl	8008e10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	f003 0320 	and.w	r3, r3, #32
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d00c      	beq.n	8008c3a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f003 0320 	and.w	r3, r3, #32
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d007      	beq.n	8008c3a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f06f 0220 	mvn.w	r2, #32
 8008c32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 fb13 	bl	8009260 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c3a:	bf00      	nop
 8008c3c:	3710      	adds	r7, #16
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}

08008c42 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008c42:	b580      	push	{r7, lr}
 8008c44:	b084      	sub	sp, #16
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
 8008c4a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d101      	bne.n	8008c5e <HAL_TIM_ConfigClockSource+0x1c>
 8008c5a:	2302      	movs	r3, #2
 8008c5c:	e0b6      	b.n	8008dcc <HAL_TIM_ConfigClockSource+0x18a>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2201      	movs	r2, #1
 8008c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2202      	movs	r2, #2
 8008c6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	689b      	ldr	r3, [r3, #8]
 8008c74:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c7c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008c80:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c88:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	68ba      	ldr	r2, [r7, #8]
 8008c90:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c9a:	d03e      	beq.n	8008d1a <HAL_TIM_ConfigClockSource+0xd8>
 8008c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ca0:	f200 8087 	bhi.w	8008db2 <HAL_TIM_ConfigClockSource+0x170>
 8008ca4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ca8:	f000 8086 	beq.w	8008db8 <HAL_TIM_ConfigClockSource+0x176>
 8008cac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cb0:	d87f      	bhi.n	8008db2 <HAL_TIM_ConfigClockSource+0x170>
 8008cb2:	2b70      	cmp	r3, #112	@ 0x70
 8008cb4:	d01a      	beq.n	8008cec <HAL_TIM_ConfigClockSource+0xaa>
 8008cb6:	2b70      	cmp	r3, #112	@ 0x70
 8008cb8:	d87b      	bhi.n	8008db2 <HAL_TIM_ConfigClockSource+0x170>
 8008cba:	2b60      	cmp	r3, #96	@ 0x60
 8008cbc:	d050      	beq.n	8008d60 <HAL_TIM_ConfigClockSource+0x11e>
 8008cbe:	2b60      	cmp	r3, #96	@ 0x60
 8008cc0:	d877      	bhi.n	8008db2 <HAL_TIM_ConfigClockSource+0x170>
 8008cc2:	2b50      	cmp	r3, #80	@ 0x50
 8008cc4:	d03c      	beq.n	8008d40 <HAL_TIM_ConfigClockSource+0xfe>
 8008cc6:	2b50      	cmp	r3, #80	@ 0x50
 8008cc8:	d873      	bhi.n	8008db2 <HAL_TIM_ConfigClockSource+0x170>
 8008cca:	2b40      	cmp	r3, #64	@ 0x40
 8008ccc:	d058      	beq.n	8008d80 <HAL_TIM_ConfigClockSource+0x13e>
 8008cce:	2b40      	cmp	r3, #64	@ 0x40
 8008cd0:	d86f      	bhi.n	8008db2 <HAL_TIM_ConfigClockSource+0x170>
 8008cd2:	2b30      	cmp	r3, #48	@ 0x30
 8008cd4:	d064      	beq.n	8008da0 <HAL_TIM_ConfigClockSource+0x15e>
 8008cd6:	2b30      	cmp	r3, #48	@ 0x30
 8008cd8:	d86b      	bhi.n	8008db2 <HAL_TIM_ConfigClockSource+0x170>
 8008cda:	2b20      	cmp	r3, #32
 8008cdc:	d060      	beq.n	8008da0 <HAL_TIM_ConfigClockSource+0x15e>
 8008cde:	2b20      	cmp	r3, #32
 8008ce0:	d867      	bhi.n	8008db2 <HAL_TIM_ConfigClockSource+0x170>
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d05c      	beq.n	8008da0 <HAL_TIM_ConfigClockSource+0x15e>
 8008ce6:	2b10      	cmp	r3, #16
 8008ce8:	d05a      	beq.n	8008da0 <HAL_TIM_ConfigClockSource+0x15e>
 8008cea:	e062      	b.n	8008db2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008cfc:	f000 f9e3 	bl	80090c6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	689b      	ldr	r3, [r3, #8]
 8008d06:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008d0e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	68ba      	ldr	r2, [r7, #8]
 8008d16:	609a      	str	r2, [r3, #8]
      break;
 8008d18:	e04f      	b.n	8008dba <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d2a:	f000 f9cc 	bl	80090c6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	689a      	ldr	r2, [r3, #8]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d3c:	609a      	str	r2, [r3, #8]
      break;
 8008d3e:	e03c      	b.n	8008dba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d4c:	461a      	mov	r2, r3
 8008d4e:	f000 f909 	bl	8008f64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	2150      	movs	r1, #80	@ 0x50
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f000 f999 	bl	8009090 <TIM_ITRx_SetConfig>
      break;
 8008d5e:	e02c      	b.n	8008dba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	f000 f94d 	bl	800900c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	2160      	movs	r1, #96	@ 0x60
 8008d78:	4618      	mov	r0, r3
 8008d7a:	f000 f989 	bl	8009090 <TIM_ITRx_SetConfig>
      break;
 8008d7e:	e01c      	b.n	8008dba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d8c:	461a      	mov	r2, r3
 8008d8e:	f000 f8e9 	bl	8008f64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	2140      	movs	r1, #64	@ 0x40
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f000 f979 	bl	8009090 <TIM_ITRx_SetConfig>
      break;
 8008d9e:	e00c      	b.n	8008dba <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4619      	mov	r1, r3
 8008daa:	4610      	mov	r0, r2
 8008dac:	f000 f970 	bl	8009090 <TIM_ITRx_SetConfig>
      break;
 8008db0:	e003      	b.n	8008dba <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	73fb      	strb	r3, [r7, #15]
      break;
 8008db6:	e000      	b.n	8008dba <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008db8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3710      	adds	r7, #16
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b083      	sub	sp, #12
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008ddc:	bf00      	nop
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr

08008de8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b083      	sub	sp, #12
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008df0:	bf00      	nop
 8008df2:	370c      	adds	r7, #12
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr

08008dfc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b083      	sub	sp, #12
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e04:	bf00      	nop
 8008e06:	370c      	adds	r7, #12
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0e:	4770      	bx	lr

08008e10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e18:	bf00      	nop
 8008e1a:	370c      	adds	r7, #12
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
 8008e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	4a43      	ldr	r2, [pc, #268]	@ (8008f44 <TIM_Base_SetConfig+0x120>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d013      	beq.n	8008e64 <TIM_Base_SetConfig+0x40>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e42:	d00f      	beq.n	8008e64 <TIM_Base_SetConfig+0x40>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	4a40      	ldr	r2, [pc, #256]	@ (8008f48 <TIM_Base_SetConfig+0x124>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d00b      	beq.n	8008e64 <TIM_Base_SetConfig+0x40>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	4a3f      	ldr	r2, [pc, #252]	@ (8008f4c <TIM_Base_SetConfig+0x128>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d007      	beq.n	8008e64 <TIM_Base_SetConfig+0x40>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	4a3e      	ldr	r2, [pc, #248]	@ (8008f50 <TIM_Base_SetConfig+0x12c>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d003      	beq.n	8008e64 <TIM_Base_SetConfig+0x40>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	4a3d      	ldr	r2, [pc, #244]	@ (8008f54 <TIM_Base_SetConfig+0x130>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d108      	bne.n	8008e76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	68fa      	ldr	r2, [r7, #12]
 8008e72:	4313      	orrs	r3, r2
 8008e74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4a32      	ldr	r2, [pc, #200]	@ (8008f44 <TIM_Base_SetConfig+0x120>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d01f      	beq.n	8008ebe <TIM_Base_SetConfig+0x9a>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e84:	d01b      	beq.n	8008ebe <TIM_Base_SetConfig+0x9a>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	4a2f      	ldr	r2, [pc, #188]	@ (8008f48 <TIM_Base_SetConfig+0x124>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d017      	beq.n	8008ebe <TIM_Base_SetConfig+0x9a>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	4a2e      	ldr	r2, [pc, #184]	@ (8008f4c <TIM_Base_SetConfig+0x128>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d013      	beq.n	8008ebe <TIM_Base_SetConfig+0x9a>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4a2d      	ldr	r2, [pc, #180]	@ (8008f50 <TIM_Base_SetConfig+0x12c>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d00f      	beq.n	8008ebe <TIM_Base_SetConfig+0x9a>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4a2c      	ldr	r2, [pc, #176]	@ (8008f54 <TIM_Base_SetConfig+0x130>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d00b      	beq.n	8008ebe <TIM_Base_SetConfig+0x9a>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a2b      	ldr	r2, [pc, #172]	@ (8008f58 <TIM_Base_SetConfig+0x134>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d007      	beq.n	8008ebe <TIM_Base_SetConfig+0x9a>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	4a2a      	ldr	r2, [pc, #168]	@ (8008f5c <TIM_Base_SetConfig+0x138>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d003      	beq.n	8008ebe <TIM_Base_SetConfig+0x9a>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4a29      	ldr	r2, [pc, #164]	@ (8008f60 <TIM_Base_SetConfig+0x13c>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d108      	bne.n	8008ed0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ec4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	68fa      	ldr	r2, [r7, #12]
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	695b      	ldr	r3, [r3, #20]
 8008eda:	4313      	orrs	r3, r2
 8008edc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	689a      	ldr	r2, [r3, #8]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	4a14      	ldr	r2, [pc, #80]	@ (8008f44 <TIM_Base_SetConfig+0x120>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d00f      	beq.n	8008f16 <TIM_Base_SetConfig+0xf2>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	4a16      	ldr	r2, [pc, #88]	@ (8008f54 <TIM_Base_SetConfig+0x130>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d00b      	beq.n	8008f16 <TIM_Base_SetConfig+0xf2>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4a15      	ldr	r2, [pc, #84]	@ (8008f58 <TIM_Base_SetConfig+0x134>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d007      	beq.n	8008f16 <TIM_Base_SetConfig+0xf2>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	4a14      	ldr	r2, [pc, #80]	@ (8008f5c <TIM_Base_SetConfig+0x138>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d003      	beq.n	8008f16 <TIM_Base_SetConfig+0xf2>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	4a13      	ldr	r2, [pc, #76]	@ (8008f60 <TIM_Base_SetConfig+0x13c>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d103      	bne.n	8008f1e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	691a      	ldr	r2, [r3, #16]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f043 0204 	orr.w	r2, r3, #4
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2201      	movs	r2, #1
 8008f2e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	68fa      	ldr	r2, [r7, #12]
 8008f34:	601a      	str	r2, [r3, #0]
}
 8008f36:	bf00      	nop
 8008f38:	3714      	adds	r7, #20
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f40:	4770      	bx	lr
 8008f42:	bf00      	nop
 8008f44:	40012c00 	.word	0x40012c00
 8008f48:	40000400 	.word	0x40000400
 8008f4c:	40000800 	.word	0x40000800
 8008f50:	40000c00 	.word	0x40000c00
 8008f54:	40013400 	.word	0x40013400
 8008f58:	40014000 	.word	0x40014000
 8008f5c:	40014400 	.word	0x40014400
 8008f60:	40014800 	.word	0x40014800

08008f64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f64:	b480      	push	{r7}
 8008f66:	b087      	sub	sp, #28
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	60f8      	str	r0, [r7, #12]
 8008f6c:	60b9      	str	r1, [r7, #8]
 8008f6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	6a1b      	ldr	r3, [r3, #32]
 8008f74:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	6a1b      	ldr	r3, [r3, #32]
 8008f7a:	f023 0201 	bic.w	r2, r3, #1
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	4a1c      	ldr	r2, [pc, #112]	@ (8008ff8 <TIM_TI1_ConfigInputStage+0x94>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d00f      	beq.n	8008faa <TIM_TI1_ConfigInputStage+0x46>
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	4a1b      	ldr	r2, [pc, #108]	@ (8008ffc <TIM_TI1_ConfigInputStage+0x98>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d00b      	beq.n	8008faa <TIM_TI1_ConfigInputStage+0x46>
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	4a1a      	ldr	r2, [pc, #104]	@ (8009000 <TIM_TI1_ConfigInputStage+0x9c>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d007      	beq.n	8008faa <TIM_TI1_ConfigInputStage+0x46>
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	4a19      	ldr	r2, [pc, #100]	@ (8009004 <TIM_TI1_ConfigInputStage+0xa0>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d003      	beq.n	8008faa <TIM_TI1_ConfigInputStage+0x46>
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	4a18      	ldr	r2, [pc, #96]	@ (8009008 <TIM_TI1_ConfigInputStage+0xa4>)
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d105      	bne.n	8008fb6 <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	6a1b      	ldr	r3, [r3, #32]
 8008fae:	f023 0204 	bic.w	r2, r3, #4
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	699b      	ldr	r3, [r3, #24]
 8008fba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008fc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	011b      	lsls	r3, r3, #4
 8008fc8:	693a      	ldr	r2, [r7, #16]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	f023 030a 	bic.w	r3, r3, #10
 8008fd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008fd6:	697a      	ldr	r2, [r7, #20]
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	4313      	orrs	r3, r2
 8008fdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	693a      	ldr	r2, [r7, #16]
 8008fe2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	697a      	ldr	r2, [r7, #20]
 8008fe8:	621a      	str	r2, [r3, #32]
}
 8008fea:	bf00      	nop
 8008fec:	371c      	adds	r7, #28
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr
 8008ff6:	bf00      	nop
 8008ff8:	40012c00 	.word	0x40012c00
 8008ffc:	40013400 	.word	0x40013400
 8009000:	40014000 	.word	0x40014000
 8009004:	40014400 	.word	0x40014400
 8009008:	40014800 	.word	0x40014800

0800900c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800900c:	b480      	push	{r7}
 800900e:	b087      	sub	sp, #28
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	6a1b      	ldr	r3, [r3, #32]
 800901c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	6a1b      	ldr	r3, [r3, #32]
 8009022:	f023 0210 	bic.w	r2, r3, #16
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	4a16      	ldr	r2, [pc, #88]	@ (8009088 <TIM_TI2_ConfigInputStage+0x7c>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d003      	beq.n	800903a <TIM_TI2_ConfigInputStage+0x2e>
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	4a15      	ldr	r2, [pc, #84]	@ (800908c <TIM_TI2_ConfigInputStage+0x80>)
 8009036:	4293      	cmp	r3, r2
 8009038:	d105      	bne.n	8009046 <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	6a1b      	ldr	r3, [r3, #32]
 800903e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	699b      	ldr	r3, [r3, #24]
 800904a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800904c:	693b      	ldr	r3, [r7, #16]
 800904e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009052:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	031b      	lsls	r3, r3, #12
 8009058:	693a      	ldr	r2, [r7, #16]
 800905a:	4313      	orrs	r3, r2
 800905c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009064:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	011b      	lsls	r3, r3, #4
 800906a:	697a      	ldr	r2, [r7, #20]
 800906c:	4313      	orrs	r3, r2
 800906e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	693a      	ldr	r2, [r7, #16]
 8009074:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	697a      	ldr	r2, [r7, #20]
 800907a:	621a      	str	r2, [r3, #32]
}
 800907c:	bf00      	nop
 800907e:	371c      	adds	r7, #28
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr
 8009088:	40012c00 	.word	0x40012c00
 800908c:	40013400 	.word	0x40013400

08009090 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009090:	b480      	push	{r7}
 8009092:	b085      	sub	sp, #20
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090a6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80090a8:	683a      	ldr	r2, [r7, #0]
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	4313      	orrs	r3, r2
 80090ae:	f043 0307 	orr.w	r3, r3, #7
 80090b2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	68fa      	ldr	r2, [r7, #12]
 80090b8:	609a      	str	r2, [r3, #8]
}
 80090ba:	bf00      	nop
 80090bc:	3714      	adds	r7, #20
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr

080090c6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80090c6:	b480      	push	{r7}
 80090c8:	b087      	sub	sp, #28
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	60f8      	str	r0, [r7, #12]
 80090ce:	60b9      	str	r1, [r7, #8]
 80090d0:	607a      	str	r2, [r7, #4]
 80090d2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	689b      	ldr	r3, [r3, #8]
 80090d8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80090e0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	021a      	lsls	r2, r3, #8
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	431a      	orrs	r2, r3
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	4313      	orrs	r3, r2
 80090ee:	697a      	ldr	r2, [r7, #20]
 80090f0:	4313      	orrs	r3, r2
 80090f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	697a      	ldr	r2, [r7, #20]
 80090f8:	609a      	str	r2, [r3, #8]
}
 80090fa:	bf00      	nop
 80090fc:	371c      	adds	r7, #28
 80090fe:	46bd      	mov	sp, r7
 8009100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009104:	4770      	bx	lr

08009106 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009106:	b480      	push	{r7}
 8009108:	b087      	sub	sp, #28
 800910a:	af00      	add	r7, sp, #0
 800910c:	60f8      	str	r0, [r7, #12]
 800910e:	60b9      	str	r1, [r7, #8]
 8009110:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	f003 031f 	and.w	r3, r3, #31
 8009118:	2201      	movs	r2, #1
 800911a:	fa02 f303 	lsl.w	r3, r2, r3
 800911e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6a1a      	ldr	r2, [r3, #32]
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	43db      	mvns	r3, r3
 8009128:	401a      	ands	r2, r3
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	6a1a      	ldr	r2, [r3, #32]
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	f003 031f 	and.w	r3, r3, #31
 8009138:	6879      	ldr	r1, [r7, #4]
 800913a:	fa01 f303 	lsl.w	r3, r1, r3
 800913e:	431a      	orrs	r2, r3
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	621a      	str	r2, [r3, #32]
}
 8009144:	bf00      	nop
 8009146:	371c      	adds	r7, #28
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009150:	b480      	push	{r7}
 8009152:	b085      	sub	sp, #20
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009160:	2b01      	cmp	r3, #1
 8009162:	d101      	bne.n	8009168 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009164:	2302      	movs	r3, #2
 8009166:	e068      	b.n	800923a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2201      	movs	r2, #1
 800916c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2202      	movs	r2, #2
 8009174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	4a2e      	ldr	r2, [pc, #184]	@ (8009248 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d004      	beq.n	800919c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	4a2d      	ldr	r2, [pc, #180]	@ (800924c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009198:	4293      	cmp	r3, r2
 800919a:	d108      	bne.n	80091ae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80091a2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	68fa      	ldr	r2, [r7, #12]
 80091aa:	4313      	orrs	r3, r2
 80091ac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	68fa      	ldr	r2, [r7, #12]
 80091bc:	4313      	orrs	r3, r2
 80091be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4a1e      	ldr	r2, [pc, #120]	@ (8009248 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d01d      	beq.n	800920e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091da:	d018      	beq.n	800920e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a1b      	ldr	r2, [pc, #108]	@ (8009250 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d013      	beq.n	800920e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4a1a      	ldr	r2, [pc, #104]	@ (8009254 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d00e      	beq.n	800920e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4a18      	ldr	r2, [pc, #96]	@ (8009258 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d009      	beq.n	800920e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a13      	ldr	r2, [pc, #76]	@ (800924c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d004      	beq.n	800920e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a14      	ldr	r2, [pc, #80]	@ (800925c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d10c      	bne.n	8009228 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009214:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	689b      	ldr	r3, [r3, #8]
 800921a:	68ba      	ldr	r2, [r7, #8]
 800921c:	4313      	orrs	r3, r2
 800921e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	68ba      	ldr	r2, [r7, #8]
 8009226:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2201      	movs	r2, #1
 800922c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2200      	movs	r2, #0
 8009234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009238:	2300      	movs	r3, #0
}
 800923a:	4618      	mov	r0, r3
 800923c:	3714      	adds	r7, #20
 800923e:	46bd      	mov	sp, r7
 8009240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009244:	4770      	bx	lr
 8009246:	bf00      	nop
 8009248:	40012c00 	.word	0x40012c00
 800924c:	40013400 	.word	0x40013400
 8009250:	40000400 	.word	0x40000400
 8009254:	40000800 	.word	0x40000800
 8009258:	40000c00 	.word	0x40000c00
 800925c:	40014000 	.word	0x40014000

08009260 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009260:	b480      	push	{r7}
 8009262:	b083      	sub	sp, #12
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009268:	bf00      	nop
 800926a:	370c      	adds	r7, #12
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009274:	b480      	push	{r7}
 8009276:	b083      	sub	sp, #12
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800927c:	bf00      	nop
 800927e:	370c      	adds	r7, #12
 8009280:	46bd      	mov	sp, r7
 8009282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009286:	4770      	bx	lr

08009288 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009288:	b480      	push	{r7}
 800928a:	b083      	sub	sp, #12
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009290:	bf00      	nop
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d101      	bne.n	80092ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80092aa:	2301      	movs	r3, #1
 80092ac:	e040      	b.n	8009330 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d106      	bne.n	80092c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2200      	movs	r2, #0
 80092ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f7fa f950 	bl	8003564 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2224      	movs	r2, #36	@ 0x24
 80092c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	681a      	ldr	r2, [r3, #0]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f022 0201 	bic.w	r2, r2, #1
 80092d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d002      	beq.n	80092e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f000 fb74 	bl	80099d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f000 f8b9 	bl	8009460 <UART_SetConfig>
 80092ee:	4603      	mov	r3, r0
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d101      	bne.n	80092f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	e01b      	b.n	8009330 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	685a      	ldr	r2, [r3, #4]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009306:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	689a      	ldr	r2, [r3, #8]
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009316:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f042 0201 	orr.w	r2, r2, #1
 8009326:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f000 fbf3 	bl	8009b14 <UART_CheckIdleState>
 800932e:	4603      	mov	r3, r0
}
 8009330:	4618      	mov	r0, r3
 8009332:	3708      	adds	r7, #8
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}

08009338 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b08a      	sub	sp, #40	@ 0x28
 800933c:	af02      	add	r7, sp, #8
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	603b      	str	r3, [r7, #0]
 8009344:	4613      	mov	r3, r2
 8009346:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800934c:	2b20      	cmp	r3, #32
 800934e:	f040 8081 	bne.w	8009454 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d002      	beq.n	800935e <HAL_UART_Transmit+0x26>
 8009358:	88fb      	ldrh	r3, [r7, #6]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d101      	bne.n	8009362 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800935e:	2301      	movs	r3, #1
 8009360:	e079      	b.n	8009456 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2200      	movs	r2, #0
 8009366:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2221      	movs	r2, #33	@ 0x21
 800936e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009370:	f7fb fc18 	bl	8004ba4 <HAL_GetTick>
 8009374:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	88fa      	ldrh	r2, [r7, #6]
 800937a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	88fa      	ldrh	r2, [r7, #6]
 8009382:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	689b      	ldr	r3, [r3, #8]
 800938a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800938e:	d108      	bne.n	80093a2 <HAL_UART_Transmit+0x6a>
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	691b      	ldr	r3, [r3, #16]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d104      	bne.n	80093a2 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8009398:	2300      	movs	r3, #0
 800939a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	61bb      	str	r3, [r7, #24]
 80093a0:	e003      	b.n	80093aa <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80093a6:	2300      	movs	r3, #0
 80093a8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80093aa:	e038      	b.n	800941e <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	9300      	str	r3, [sp, #0]
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	2200      	movs	r2, #0
 80093b4:	2180      	movs	r1, #128	@ 0x80
 80093b6:	68f8      	ldr	r0, [r7, #12]
 80093b8:	f000 fc54 	bl	8009c64 <UART_WaitOnFlagUntilTimeout>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d004      	beq.n	80093cc <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2220      	movs	r2, #32
 80093c6:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80093c8:	2303      	movs	r3, #3
 80093ca:	e044      	b.n	8009456 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80093cc:	69fb      	ldr	r3, [r7, #28]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d10b      	bne.n	80093ea <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80093d2:	69bb      	ldr	r3, [r7, #24]
 80093d4:	881b      	ldrh	r3, [r3, #0]
 80093d6:	461a      	mov	r2, r3
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093e0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80093e2:	69bb      	ldr	r3, [r7, #24]
 80093e4:	3302      	adds	r3, #2
 80093e6:	61bb      	str	r3, [r7, #24]
 80093e8:	e007      	b.n	80093fa <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80093ea:	69fb      	ldr	r3, [r7, #28]
 80093ec:	781a      	ldrb	r2, [r3, #0]
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80093f4:	69fb      	ldr	r3, [r7, #28]
 80093f6:	3301      	adds	r3, #1
 80093f8:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80093fe:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8009402:	2b21      	cmp	r3, #33	@ 0x21
 8009404:	d109      	bne.n	800941a <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800940c:	b29b      	uxth	r3, r3
 800940e:	3b01      	subs	r3, #1
 8009410:	b29a      	uxth	r2, r3
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8009418:	e001      	b.n	800941e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 800941a:	2301      	movs	r3, #1
 800941c:	e01b      	b.n	8009456 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009424:	b29b      	uxth	r3, r3
 8009426:	2b00      	cmp	r3, #0
 8009428:	d1c0      	bne.n	80093ac <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	9300      	str	r3, [sp, #0]
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	2200      	movs	r2, #0
 8009432:	2140      	movs	r1, #64	@ 0x40
 8009434:	68f8      	ldr	r0, [r7, #12]
 8009436:	f000 fc15 	bl	8009c64 <UART_WaitOnFlagUntilTimeout>
 800943a:	4603      	mov	r3, r0
 800943c:	2b00      	cmp	r3, #0
 800943e:	d004      	beq.n	800944a <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2220      	movs	r2, #32
 8009444:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009446:	2303      	movs	r3, #3
 8009448:	e005      	b.n	8009456 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2220      	movs	r2, #32
 800944e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009450:	2300      	movs	r3, #0
 8009452:	e000      	b.n	8009456 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8009454:	2302      	movs	r3, #2
  }
}
 8009456:	4618      	mov	r0, r3
 8009458:	3720      	adds	r7, #32
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
	...

08009460 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009460:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009464:	b08a      	sub	sp, #40	@ 0x28
 8009466:	af00      	add	r7, sp, #0
 8009468:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800946a:	2300      	movs	r3, #0
 800946c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	689a      	ldr	r2, [r3, #8]
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	691b      	ldr	r3, [r3, #16]
 8009478:	431a      	orrs	r2, r3
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	695b      	ldr	r3, [r3, #20]
 800947e:	431a      	orrs	r2, r3
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	69db      	ldr	r3, [r3, #28]
 8009484:	4313      	orrs	r3, r2
 8009486:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	681a      	ldr	r2, [r3, #0]
 800948e:	4ba4      	ldr	r3, [pc, #656]	@ (8009720 <UART_SetConfig+0x2c0>)
 8009490:	4013      	ands	r3, r2
 8009492:	68fa      	ldr	r2, [r7, #12]
 8009494:	6812      	ldr	r2, [r2, #0]
 8009496:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009498:	430b      	orrs	r3, r1
 800949a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	685b      	ldr	r3, [r3, #4]
 80094a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	68da      	ldr	r2, [r3, #12]
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	430a      	orrs	r2, r1
 80094b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	699b      	ldr	r3, [r3, #24]
 80094b6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4a99      	ldr	r2, [pc, #612]	@ (8009724 <UART_SetConfig+0x2c4>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d004      	beq.n	80094cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	6a1b      	ldr	r3, [r3, #32]
 80094c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094c8:	4313      	orrs	r3, r2
 80094ca:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	689b      	ldr	r3, [r3, #8]
 80094d2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094dc:	430a      	orrs	r2, r1
 80094de:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a90      	ldr	r2, [pc, #576]	@ (8009728 <UART_SetConfig+0x2c8>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d126      	bne.n	8009538 <UART_SetConfig+0xd8>
 80094ea:	4b90      	ldr	r3, [pc, #576]	@ (800972c <UART_SetConfig+0x2cc>)
 80094ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094f0:	f003 0303 	and.w	r3, r3, #3
 80094f4:	2b03      	cmp	r3, #3
 80094f6:	d81b      	bhi.n	8009530 <UART_SetConfig+0xd0>
 80094f8:	a201      	add	r2, pc, #4	@ (adr r2, 8009500 <UART_SetConfig+0xa0>)
 80094fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094fe:	bf00      	nop
 8009500:	08009511 	.word	0x08009511
 8009504:	08009521 	.word	0x08009521
 8009508:	08009519 	.word	0x08009519
 800950c:	08009529 	.word	0x08009529
 8009510:	2301      	movs	r3, #1
 8009512:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009516:	e116      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009518:	2302      	movs	r3, #2
 800951a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800951e:	e112      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009520:	2304      	movs	r3, #4
 8009522:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009526:	e10e      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009528:	2308      	movs	r3, #8
 800952a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800952e:	e10a      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009530:	2310      	movs	r3, #16
 8009532:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009536:	e106      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a7c      	ldr	r2, [pc, #496]	@ (8009730 <UART_SetConfig+0x2d0>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d138      	bne.n	80095b4 <UART_SetConfig+0x154>
 8009542:	4b7a      	ldr	r3, [pc, #488]	@ (800972c <UART_SetConfig+0x2cc>)
 8009544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009548:	f003 030c 	and.w	r3, r3, #12
 800954c:	2b0c      	cmp	r3, #12
 800954e:	d82d      	bhi.n	80095ac <UART_SetConfig+0x14c>
 8009550:	a201      	add	r2, pc, #4	@ (adr r2, 8009558 <UART_SetConfig+0xf8>)
 8009552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009556:	bf00      	nop
 8009558:	0800958d 	.word	0x0800958d
 800955c:	080095ad 	.word	0x080095ad
 8009560:	080095ad 	.word	0x080095ad
 8009564:	080095ad 	.word	0x080095ad
 8009568:	0800959d 	.word	0x0800959d
 800956c:	080095ad 	.word	0x080095ad
 8009570:	080095ad 	.word	0x080095ad
 8009574:	080095ad 	.word	0x080095ad
 8009578:	08009595 	.word	0x08009595
 800957c:	080095ad 	.word	0x080095ad
 8009580:	080095ad 	.word	0x080095ad
 8009584:	080095ad 	.word	0x080095ad
 8009588:	080095a5 	.word	0x080095a5
 800958c:	2300      	movs	r3, #0
 800958e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009592:	e0d8      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009594:	2302      	movs	r3, #2
 8009596:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800959a:	e0d4      	b.n	8009746 <UART_SetConfig+0x2e6>
 800959c:	2304      	movs	r3, #4
 800959e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095a2:	e0d0      	b.n	8009746 <UART_SetConfig+0x2e6>
 80095a4:	2308      	movs	r3, #8
 80095a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095aa:	e0cc      	b.n	8009746 <UART_SetConfig+0x2e6>
 80095ac:	2310      	movs	r3, #16
 80095ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095b2:	e0c8      	b.n	8009746 <UART_SetConfig+0x2e6>
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a5e      	ldr	r2, [pc, #376]	@ (8009734 <UART_SetConfig+0x2d4>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d125      	bne.n	800960a <UART_SetConfig+0x1aa>
 80095be:	4b5b      	ldr	r3, [pc, #364]	@ (800972c <UART_SetConfig+0x2cc>)
 80095c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80095c8:	2b30      	cmp	r3, #48	@ 0x30
 80095ca:	d016      	beq.n	80095fa <UART_SetConfig+0x19a>
 80095cc:	2b30      	cmp	r3, #48	@ 0x30
 80095ce:	d818      	bhi.n	8009602 <UART_SetConfig+0x1a2>
 80095d0:	2b20      	cmp	r3, #32
 80095d2:	d00a      	beq.n	80095ea <UART_SetConfig+0x18a>
 80095d4:	2b20      	cmp	r3, #32
 80095d6:	d814      	bhi.n	8009602 <UART_SetConfig+0x1a2>
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d002      	beq.n	80095e2 <UART_SetConfig+0x182>
 80095dc:	2b10      	cmp	r3, #16
 80095de:	d008      	beq.n	80095f2 <UART_SetConfig+0x192>
 80095e0:	e00f      	b.n	8009602 <UART_SetConfig+0x1a2>
 80095e2:	2300      	movs	r3, #0
 80095e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095e8:	e0ad      	b.n	8009746 <UART_SetConfig+0x2e6>
 80095ea:	2302      	movs	r3, #2
 80095ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095f0:	e0a9      	b.n	8009746 <UART_SetConfig+0x2e6>
 80095f2:	2304      	movs	r3, #4
 80095f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095f8:	e0a5      	b.n	8009746 <UART_SetConfig+0x2e6>
 80095fa:	2308      	movs	r3, #8
 80095fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009600:	e0a1      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009602:	2310      	movs	r3, #16
 8009604:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009608:	e09d      	b.n	8009746 <UART_SetConfig+0x2e6>
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	4a4a      	ldr	r2, [pc, #296]	@ (8009738 <UART_SetConfig+0x2d8>)
 8009610:	4293      	cmp	r3, r2
 8009612:	d125      	bne.n	8009660 <UART_SetConfig+0x200>
 8009614:	4b45      	ldr	r3, [pc, #276]	@ (800972c <UART_SetConfig+0x2cc>)
 8009616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800961a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800961e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009620:	d016      	beq.n	8009650 <UART_SetConfig+0x1f0>
 8009622:	2bc0      	cmp	r3, #192	@ 0xc0
 8009624:	d818      	bhi.n	8009658 <UART_SetConfig+0x1f8>
 8009626:	2b80      	cmp	r3, #128	@ 0x80
 8009628:	d00a      	beq.n	8009640 <UART_SetConfig+0x1e0>
 800962a:	2b80      	cmp	r3, #128	@ 0x80
 800962c:	d814      	bhi.n	8009658 <UART_SetConfig+0x1f8>
 800962e:	2b00      	cmp	r3, #0
 8009630:	d002      	beq.n	8009638 <UART_SetConfig+0x1d8>
 8009632:	2b40      	cmp	r3, #64	@ 0x40
 8009634:	d008      	beq.n	8009648 <UART_SetConfig+0x1e8>
 8009636:	e00f      	b.n	8009658 <UART_SetConfig+0x1f8>
 8009638:	2300      	movs	r3, #0
 800963a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800963e:	e082      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009640:	2302      	movs	r3, #2
 8009642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009646:	e07e      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009648:	2304      	movs	r3, #4
 800964a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800964e:	e07a      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009650:	2308      	movs	r3, #8
 8009652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009656:	e076      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009658:	2310      	movs	r3, #16
 800965a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800965e:	e072      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	4a35      	ldr	r2, [pc, #212]	@ (800973c <UART_SetConfig+0x2dc>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d12a      	bne.n	80096c0 <UART_SetConfig+0x260>
 800966a:	4b30      	ldr	r3, [pc, #192]	@ (800972c <UART_SetConfig+0x2cc>)
 800966c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009670:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009674:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009678:	d01a      	beq.n	80096b0 <UART_SetConfig+0x250>
 800967a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800967e:	d81b      	bhi.n	80096b8 <UART_SetConfig+0x258>
 8009680:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009684:	d00c      	beq.n	80096a0 <UART_SetConfig+0x240>
 8009686:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800968a:	d815      	bhi.n	80096b8 <UART_SetConfig+0x258>
 800968c:	2b00      	cmp	r3, #0
 800968e:	d003      	beq.n	8009698 <UART_SetConfig+0x238>
 8009690:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009694:	d008      	beq.n	80096a8 <UART_SetConfig+0x248>
 8009696:	e00f      	b.n	80096b8 <UART_SetConfig+0x258>
 8009698:	2300      	movs	r3, #0
 800969a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800969e:	e052      	b.n	8009746 <UART_SetConfig+0x2e6>
 80096a0:	2302      	movs	r3, #2
 80096a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80096a6:	e04e      	b.n	8009746 <UART_SetConfig+0x2e6>
 80096a8:	2304      	movs	r3, #4
 80096aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80096ae:	e04a      	b.n	8009746 <UART_SetConfig+0x2e6>
 80096b0:	2308      	movs	r3, #8
 80096b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80096b6:	e046      	b.n	8009746 <UART_SetConfig+0x2e6>
 80096b8:	2310      	movs	r3, #16
 80096ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80096be:	e042      	b.n	8009746 <UART_SetConfig+0x2e6>
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4a17      	ldr	r2, [pc, #92]	@ (8009724 <UART_SetConfig+0x2c4>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d13a      	bne.n	8009740 <UART_SetConfig+0x2e0>
 80096ca:	4b18      	ldr	r3, [pc, #96]	@ (800972c <UART_SetConfig+0x2cc>)
 80096cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80096d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80096d8:	d01a      	beq.n	8009710 <UART_SetConfig+0x2b0>
 80096da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80096de:	d81b      	bhi.n	8009718 <UART_SetConfig+0x2b8>
 80096e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80096e4:	d00c      	beq.n	8009700 <UART_SetConfig+0x2a0>
 80096e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80096ea:	d815      	bhi.n	8009718 <UART_SetConfig+0x2b8>
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d003      	beq.n	80096f8 <UART_SetConfig+0x298>
 80096f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096f4:	d008      	beq.n	8009708 <UART_SetConfig+0x2a8>
 80096f6:	e00f      	b.n	8009718 <UART_SetConfig+0x2b8>
 80096f8:	2300      	movs	r3, #0
 80096fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80096fe:	e022      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009700:	2302      	movs	r3, #2
 8009702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009706:	e01e      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009708:	2304      	movs	r3, #4
 800970a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800970e:	e01a      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009710:	2308      	movs	r3, #8
 8009712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009716:	e016      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009718:	2310      	movs	r3, #16
 800971a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800971e:	e012      	b.n	8009746 <UART_SetConfig+0x2e6>
 8009720:	efff69f3 	.word	0xefff69f3
 8009724:	40008000 	.word	0x40008000
 8009728:	40013800 	.word	0x40013800
 800972c:	40021000 	.word	0x40021000
 8009730:	40004400 	.word	0x40004400
 8009734:	40004800 	.word	0x40004800
 8009738:	40004c00 	.word	0x40004c00
 800973c:	40005000 	.word	0x40005000
 8009740:	2310      	movs	r3, #16
 8009742:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4a9f      	ldr	r2, [pc, #636]	@ (80099c8 <UART_SetConfig+0x568>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d17a      	bne.n	8009846 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009750:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009754:	2b08      	cmp	r3, #8
 8009756:	d824      	bhi.n	80097a2 <UART_SetConfig+0x342>
 8009758:	a201      	add	r2, pc, #4	@ (adr r2, 8009760 <UART_SetConfig+0x300>)
 800975a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800975e:	bf00      	nop
 8009760:	08009785 	.word	0x08009785
 8009764:	080097a3 	.word	0x080097a3
 8009768:	0800978d 	.word	0x0800978d
 800976c:	080097a3 	.word	0x080097a3
 8009770:	08009793 	.word	0x08009793
 8009774:	080097a3 	.word	0x080097a3
 8009778:	080097a3 	.word	0x080097a3
 800977c:	080097a3 	.word	0x080097a3
 8009780:	0800979b 	.word	0x0800979b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009784:	f7fd fdf2 	bl	800736c <HAL_RCC_GetPCLK1Freq>
 8009788:	61f8      	str	r0, [r7, #28]
        break;
 800978a:	e010      	b.n	80097ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800978c:	4b8f      	ldr	r3, [pc, #572]	@ (80099cc <UART_SetConfig+0x56c>)
 800978e:	61fb      	str	r3, [r7, #28]
        break;
 8009790:	e00d      	b.n	80097ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009792:	f7fd fd53 	bl	800723c <HAL_RCC_GetSysClockFreq>
 8009796:	61f8      	str	r0, [r7, #28]
        break;
 8009798:	e009      	b.n	80097ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800979a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800979e:	61fb      	str	r3, [r7, #28]
        break;
 80097a0:	e005      	b.n	80097ae <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80097a2:	2300      	movs	r3, #0
 80097a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80097a6:	2301      	movs	r3, #1
 80097a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80097ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80097ae:	69fb      	ldr	r3, [r7, #28]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	f000 80fb 	beq.w	80099ac <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	685a      	ldr	r2, [r3, #4]
 80097ba:	4613      	mov	r3, r2
 80097bc:	005b      	lsls	r3, r3, #1
 80097be:	4413      	add	r3, r2
 80097c0:	69fa      	ldr	r2, [r7, #28]
 80097c2:	429a      	cmp	r2, r3
 80097c4:	d305      	bcc.n	80097d2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80097cc:	69fa      	ldr	r2, [r7, #28]
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d903      	bls.n	80097da <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80097d2:	2301      	movs	r3, #1
 80097d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80097d8:	e0e8      	b.n	80099ac <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80097da:	69fb      	ldr	r3, [r7, #28]
 80097dc:	2200      	movs	r2, #0
 80097de:	461c      	mov	r4, r3
 80097e0:	4615      	mov	r5, r2
 80097e2:	f04f 0200 	mov.w	r2, #0
 80097e6:	f04f 0300 	mov.w	r3, #0
 80097ea:	022b      	lsls	r3, r5, #8
 80097ec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80097f0:	0222      	lsls	r2, r4, #8
 80097f2:	68f9      	ldr	r1, [r7, #12]
 80097f4:	6849      	ldr	r1, [r1, #4]
 80097f6:	0849      	lsrs	r1, r1, #1
 80097f8:	2000      	movs	r0, #0
 80097fa:	4688      	mov	r8, r1
 80097fc:	4681      	mov	r9, r0
 80097fe:	eb12 0a08 	adds.w	sl, r2, r8
 8009802:	eb43 0b09 	adc.w	fp, r3, r9
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	685b      	ldr	r3, [r3, #4]
 800980a:	2200      	movs	r2, #0
 800980c:	603b      	str	r3, [r7, #0]
 800980e:	607a      	str	r2, [r7, #4]
 8009810:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009814:	4650      	mov	r0, sl
 8009816:	4659      	mov	r1, fp
 8009818:	f7f7 fa36 	bl	8000c88 <__aeabi_uldivmod>
 800981c:	4602      	mov	r2, r0
 800981e:	460b      	mov	r3, r1
 8009820:	4613      	mov	r3, r2
 8009822:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009824:	69bb      	ldr	r3, [r7, #24]
 8009826:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800982a:	d308      	bcc.n	800983e <UART_SetConfig+0x3de>
 800982c:	69bb      	ldr	r3, [r7, #24]
 800982e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009832:	d204      	bcs.n	800983e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	69ba      	ldr	r2, [r7, #24]
 800983a:	60da      	str	r2, [r3, #12]
 800983c:	e0b6      	b.n	80099ac <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800983e:	2301      	movs	r3, #1
 8009840:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009844:	e0b2      	b.n	80099ac <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	69db      	ldr	r3, [r3, #28]
 800984a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800984e:	d15e      	bne.n	800990e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009850:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009854:	2b08      	cmp	r3, #8
 8009856:	d828      	bhi.n	80098aa <UART_SetConfig+0x44a>
 8009858:	a201      	add	r2, pc, #4	@ (adr r2, 8009860 <UART_SetConfig+0x400>)
 800985a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800985e:	bf00      	nop
 8009860:	08009885 	.word	0x08009885
 8009864:	0800988d 	.word	0x0800988d
 8009868:	08009895 	.word	0x08009895
 800986c:	080098ab 	.word	0x080098ab
 8009870:	0800989b 	.word	0x0800989b
 8009874:	080098ab 	.word	0x080098ab
 8009878:	080098ab 	.word	0x080098ab
 800987c:	080098ab 	.word	0x080098ab
 8009880:	080098a3 	.word	0x080098a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009884:	f7fd fd72 	bl	800736c <HAL_RCC_GetPCLK1Freq>
 8009888:	61f8      	str	r0, [r7, #28]
        break;
 800988a:	e014      	b.n	80098b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800988c:	f7fd fd84 	bl	8007398 <HAL_RCC_GetPCLK2Freq>
 8009890:	61f8      	str	r0, [r7, #28]
        break;
 8009892:	e010      	b.n	80098b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009894:	4b4d      	ldr	r3, [pc, #308]	@ (80099cc <UART_SetConfig+0x56c>)
 8009896:	61fb      	str	r3, [r7, #28]
        break;
 8009898:	e00d      	b.n	80098b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800989a:	f7fd fccf 	bl	800723c <HAL_RCC_GetSysClockFreq>
 800989e:	61f8      	str	r0, [r7, #28]
        break;
 80098a0:	e009      	b.n	80098b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80098a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098a6:	61fb      	str	r3, [r7, #28]
        break;
 80098a8:	e005      	b.n	80098b6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80098aa:	2300      	movs	r3, #0
 80098ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80098ae:	2301      	movs	r3, #1
 80098b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80098b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80098b6:	69fb      	ldr	r3, [r7, #28]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d077      	beq.n	80099ac <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80098bc:	69fb      	ldr	r3, [r7, #28]
 80098be:	005a      	lsls	r2, r3, #1
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	085b      	lsrs	r3, r3, #1
 80098c6:	441a      	add	r2, r3
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	685b      	ldr	r3, [r3, #4]
 80098cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80098d0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	2b0f      	cmp	r3, #15
 80098d6:	d916      	bls.n	8009906 <UART_SetConfig+0x4a6>
 80098d8:	69bb      	ldr	r3, [r7, #24]
 80098da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098de:	d212      	bcs.n	8009906 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	f023 030f 	bic.w	r3, r3, #15
 80098e8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80098ea:	69bb      	ldr	r3, [r7, #24]
 80098ec:	085b      	lsrs	r3, r3, #1
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	f003 0307 	and.w	r3, r3, #7
 80098f4:	b29a      	uxth	r2, r3
 80098f6:	8afb      	ldrh	r3, [r7, #22]
 80098f8:	4313      	orrs	r3, r2
 80098fa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	8afa      	ldrh	r2, [r7, #22]
 8009902:	60da      	str	r2, [r3, #12]
 8009904:	e052      	b.n	80099ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009906:	2301      	movs	r3, #1
 8009908:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800990c:	e04e      	b.n	80099ac <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800990e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009912:	2b08      	cmp	r3, #8
 8009914:	d827      	bhi.n	8009966 <UART_SetConfig+0x506>
 8009916:	a201      	add	r2, pc, #4	@ (adr r2, 800991c <UART_SetConfig+0x4bc>)
 8009918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800991c:	08009941 	.word	0x08009941
 8009920:	08009949 	.word	0x08009949
 8009924:	08009951 	.word	0x08009951
 8009928:	08009967 	.word	0x08009967
 800992c:	08009957 	.word	0x08009957
 8009930:	08009967 	.word	0x08009967
 8009934:	08009967 	.word	0x08009967
 8009938:	08009967 	.word	0x08009967
 800993c:	0800995f 	.word	0x0800995f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009940:	f7fd fd14 	bl	800736c <HAL_RCC_GetPCLK1Freq>
 8009944:	61f8      	str	r0, [r7, #28]
        break;
 8009946:	e014      	b.n	8009972 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009948:	f7fd fd26 	bl	8007398 <HAL_RCC_GetPCLK2Freq>
 800994c:	61f8      	str	r0, [r7, #28]
        break;
 800994e:	e010      	b.n	8009972 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009950:	4b1e      	ldr	r3, [pc, #120]	@ (80099cc <UART_SetConfig+0x56c>)
 8009952:	61fb      	str	r3, [r7, #28]
        break;
 8009954:	e00d      	b.n	8009972 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009956:	f7fd fc71 	bl	800723c <HAL_RCC_GetSysClockFreq>
 800995a:	61f8      	str	r0, [r7, #28]
        break;
 800995c:	e009      	b.n	8009972 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800995e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009962:	61fb      	str	r3, [r7, #28]
        break;
 8009964:	e005      	b.n	8009972 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009966:	2300      	movs	r3, #0
 8009968:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009970:	bf00      	nop
    }

    if (pclk != 0U)
 8009972:	69fb      	ldr	r3, [r7, #28]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d019      	beq.n	80099ac <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	085a      	lsrs	r2, r3, #1
 800997e:	69fb      	ldr	r3, [r7, #28]
 8009980:	441a      	add	r2, r3
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	fbb2 f3f3 	udiv	r3, r2, r3
 800998a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800998c:	69bb      	ldr	r3, [r7, #24]
 800998e:	2b0f      	cmp	r3, #15
 8009990:	d909      	bls.n	80099a6 <UART_SetConfig+0x546>
 8009992:	69bb      	ldr	r3, [r7, #24]
 8009994:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009998:	d205      	bcs.n	80099a6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800999a:	69bb      	ldr	r3, [r7, #24]
 800999c:	b29a      	uxth	r2, r3
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	60da      	str	r2, [r3, #12]
 80099a4:	e002      	b.n	80099ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80099a6:	2301      	movs	r3, #1
 80099a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	2200      	movs	r2, #0
 80099b0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	2200      	movs	r2, #0
 80099b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80099b8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3728      	adds	r7, #40	@ 0x28
 80099c0:	46bd      	mov	sp, r7
 80099c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80099c6:	bf00      	nop
 80099c8:	40008000 	.word	0x40008000
 80099cc:	00f42400 	.word	0x00f42400

080099d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b083      	sub	sp, #12
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099dc:	f003 0308 	and.w	r3, r3, #8
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d00a      	beq.n	80099fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	430a      	orrs	r2, r1
 80099f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099fe:	f003 0301 	and.w	r3, r3, #1
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d00a      	beq.n	8009a1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	430a      	orrs	r2, r1
 8009a1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a20:	f003 0302 	and.w	r3, r3, #2
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d00a      	beq.n	8009a3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	685b      	ldr	r3, [r3, #4]
 8009a2e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	430a      	orrs	r2, r1
 8009a3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a42:	f003 0304 	and.w	r3, r3, #4
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d00a      	beq.n	8009a60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	685b      	ldr	r3, [r3, #4]
 8009a50:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	430a      	orrs	r2, r1
 8009a5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a64:	f003 0310 	and.w	r3, r3, #16
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d00a      	beq.n	8009a82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	689b      	ldr	r3, [r3, #8]
 8009a72:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	430a      	orrs	r2, r1
 8009a80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a86:	f003 0320 	and.w	r3, r3, #32
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d00a      	beq.n	8009aa4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	689b      	ldr	r3, [r3, #8]
 8009a94:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	430a      	orrs	r2, r1
 8009aa2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d01a      	beq.n	8009ae6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	430a      	orrs	r2, r1
 8009ac4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ace:	d10a      	bne.n	8009ae6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	430a      	orrs	r2, r1
 8009ae4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d00a      	beq.n	8009b08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	430a      	orrs	r2, r1
 8009b06:	605a      	str	r2, [r3, #4]
  }
}
 8009b08:	bf00      	nop
 8009b0a:	370c      	adds	r7, #12
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr

08009b14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b098      	sub	sp, #96	@ 0x60
 8009b18:	af02      	add	r7, sp, #8
 8009b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009b24:	f7fb f83e 	bl	8004ba4 <HAL_GetTick>
 8009b28:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f003 0308 	and.w	r3, r3, #8
 8009b34:	2b08      	cmp	r3, #8
 8009b36:	d12e      	bne.n	8009b96 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b3c:	9300      	str	r3, [sp, #0]
 8009b3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b40:	2200      	movs	r2, #0
 8009b42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f000 f88c 	bl	8009c64 <UART_WaitOnFlagUntilTimeout>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d021      	beq.n	8009b96 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b5a:	e853 3f00 	ldrex	r3, [r3]
 8009b5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b66:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	461a      	mov	r2, r3
 8009b6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b70:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b72:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b78:	e841 2300 	strex	r3, r2, [r1]
 8009b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d1e6      	bne.n	8009b52 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2220      	movs	r2, #32
 8009b88:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b92:	2303      	movs	r3, #3
 8009b94:	e062      	b.n	8009c5c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f003 0304 	and.w	r3, r3, #4
 8009ba0:	2b04      	cmp	r3, #4
 8009ba2:	d149      	bne.n	8009c38 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ba4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009ba8:	9300      	str	r3, [sp, #0]
 8009baa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009bac:	2200      	movs	r2, #0
 8009bae:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f000 f856 	bl	8009c64 <UART_WaitOnFlagUntilTimeout>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d03c      	beq.n	8009c38 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc6:	e853 3f00 	ldrex	r3, [r3]
 8009bca:	623b      	str	r3, [r7, #32]
   return(result);
 8009bcc:	6a3b      	ldr	r3, [r7, #32]
 8009bce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	461a      	mov	r2, r3
 8009bda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bdc:	633b      	str	r3, [r7, #48]	@ 0x30
 8009bde:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009be2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009be4:	e841 2300 	strex	r3, r2, [r1]
 8009be8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d1e6      	bne.n	8009bbe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	3308      	adds	r3, #8
 8009bf6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	e853 3f00 	ldrex	r3, [r3]
 8009bfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f023 0301 	bic.w	r3, r3, #1
 8009c06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	3308      	adds	r3, #8
 8009c0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c10:	61fa      	str	r2, [r7, #28]
 8009c12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c14:	69b9      	ldr	r1, [r7, #24]
 8009c16:	69fa      	ldr	r2, [r7, #28]
 8009c18:	e841 2300 	strex	r3, r2, [r1]
 8009c1c:	617b      	str	r3, [r7, #20]
   return(result);
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d1e5      	bne.n	8009bf0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2220      	movs	r2, #32
 8009c28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2200      	movs	r2, #0
 8009c30:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c34:	2303      	movs	r3, #3
 8009c36:	e011      	b.n	8009c5c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2220      	movs	r2, #32
 8009c3c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2220      	movs	r2, #32
 8009c42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2200      	movs	r2, #0
 8009c50:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2200      	movs	r2, #0
 8009c56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009c5a:	2300      	movs	r3, #0
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	3758      	adds	r7, #88	@ 0x58
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}

08009c64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b084      	sub	sp, #16
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	60f8      	str	r0, [r7, #12]
 8009c6c:	60b9      	str	r1, [r7, #8]
 8009c6e:	603b      	str	r3, [r7, #0]
 8009c70:	4613      	mov	r3, r2
 8009c72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c74:	e04f      	b.n	8009d16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c76:	69bb      	ldr	r3, [r7, #24]
 8009c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c7c:	d04b      	beq.n	8009d16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c7e:	f7fa ff91 	bl	8004ba4 <HAL_GetTick>
 8009c82:	4602      	mov	r2, r0
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	1ad3      	subs	r3, r2, r3
 8009c88:	69ba      	ldr	r2, [r7, #24]
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d302      	bcc.n	8009c94 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c8e:	69bb      	ldr	r3, [r7, #24]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d101      	bne.n	8009c98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009c94:	2303      	movs	r3, #3
 8009c96:	e04e      	b.n	8009d36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f003 0304 	and.w	r3, r3, #4
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d037      	beq.n	8009d16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	2b80      	cmp	r3, #128	@ 0x80
 8009caa:	d034      	beq.n	8009d16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	2b40      	cmp	r3, #64	@ 0x40
 8009cb0:	d031      	beq.n	8009d16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	69db      	ldr	r3, [r3, #28]
 8009cb8:	f003 0308 	and.w	r3, r3, #8
 8009cbc:	2b08      	cmp	r3, #8
 8009cbe:	d110      	bne.n	8009ce2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	2208      	movs	r2, #8
 8009cc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009cc8:	68f8      	ldr	r0, [r7, #12]
 8009cca:	f000 f838 	bl	8009d3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2208      	movs	r2, #8
 8009cd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	e029      	b.n	8009d36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	69db      	ldr	r3, [r3, #28]
 8009ce8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009cec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009cf0:	d111      	bne.n	8009d16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009cfa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009cfc:	68f8      	ldr	r0, [r7, #12]
 8009cfe:	f000 f81e 	bl	8009d3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2220      	movs	r2, #32
 8009d06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009d12:	2303      	movs	r3, #3
 8009d14:	e00f      	b.n	8009d36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	69da      	ldr	r2, [r3, #28]
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	4013      	ands	r3, r2
 8009d20:	68ba      	ldr	r2, [r7, #8]
 8009d22:	429a      	cmp	r2, r3
 8009d24:	bf0c      	ite	eq
 8009d26:	2301      	moveq	r3, #1
 8009d28:	2300      	movne	r3, #0
 8009d2a:	b2db      	uxtb	r3, r3
 8009d2c:	461a      	mov	r2, r3
 8009d2e:	79fb      	ldrb	r3, [r7, #7]
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d0a0      	beq.n	8009c76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d34:	2300      	movs	r3, #0
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3710      	adds	r7, #16
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd80      	pop	{r7, pc}

08009d3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d3e:	b480      	push	{r7}
 8009d40:	b095      	sub	sp, #84	@ 0x54
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d4e:	e853 3f00 	ldrex	r3, [r3]
 8009d52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	461a      	mov	r2, r3
 8009d62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d64:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009d6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d6c:	e841 2300 	strex	r3, r2, [r1]
 8009d70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d1e6      	bne.n	8009d46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	3308      	adds	r3, #8
 8009d7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d80:	6a3b      	ldr	r3, [r7, #32]
 8009d82:	e853 3f00 	ldrex	r3, [r3]
 8009d86:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d88:	69fb      	ldr	r3, [r7, #28]
 8009d8a:	f023 0301 	bic.w	r3, r3, #1
 8009d8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	3308      	adds	r3, #8
 8009d96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009da0:	e841 2300 	strex	r3, r2, [r1]
 8009da4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d1e5      	bne.n	8009d78 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	d118      	bne.n	8009de6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	e853 3f00 	ldrex	r3, [r3]
 8009dc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	f023 0310 	bic.w	r3, r3, #16
 8009dc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	461a      	mov	r2, r3
 8009dd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dd2:	61bb      	str	r3, [r7, #24]
 8009dd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd6:	6979      	ldr	r1, [r7, #20]
 8009dd8:	69ba      	ldr	r2, [r7, #24]
 8009dda:	e841 2300 	strex	r3, r2, [r1]
 8009dde:	613b      	str	r3, [r7, #16]
   return(result);
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d1e6      	bne.n	8009db4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2220      	movs	r2, #32
 8009dea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2200      	movs	r2, #0
 8009df8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009dfa:	bf00      	nop
 8009dfc:	3754      	adds	r7, #84	@ 0x54
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e04:	4770      	bx	lr

08009e06 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009e06:	b084      	sub	sp, #16
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
 8009e10:	f107 001c 	add.w	r0, r7, #28
 8009e14:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	68db      	ldr	r3, [r3, #12]
 8009e1c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f000 fa69 	bl	800a2fc <USB_CoreReset>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8009e2e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d106      	bne.n	8009e44 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e3a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	639a      	str	r2, [r3, #56]	@ 0x38
 8009e42:	e005      	b.n	8009e50 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e48:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8009e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e52:	4618      	mov	r0, r3
 8009e54:	3710      	adds	r7, #16
 8009e56:	46bd      	mov	sp, r7
 8009e58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009e5c:	b004      	add	sp, #16
 8009e5e:	4770      	bx	lr

08009e60 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	689b      	ldr	r3, [r3, #8]
 8009e6c:	f023 0201 	bic.w	r2, r3, #1
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009e74:	2300      	movs	r3, #0
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	370c      	adds	r7, #12
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e80:	4770      	bx	lr

08009e82 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8009e82:	b580      	push	{r7, lr}
 8009e84:	b084      	sub	sp, #16
 8009e86:	af00      	add	r7, sp, #0
 8009e88:	6078      	str	r0, [r7, #4]
 8009e8a:	460b      	mov	r3, r1
 8009e8c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	68db      	ldr	r3, [r3, #12]
 8009e96:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009e9e:	78fb      	ldrb	r3, [r7, #3]
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	d115      	bne.n	8009ed0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	68db      	ldr	r3, [r3, #12]
 8009ea8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009eb0:	200a      	movs	r0, #10
 8009eb2:	f7fa fe83 	bl	8004bbc <HAL_Delay>
      ms += 10U;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	330a      	adds	r3, #10
 8009eba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	f000 fa0f 	bl	800a2e0 <USB_GetMode>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	2b01      	cmp	r3, #1
 8009ec6:	d01e      	beq.n	8009f06 <USB_SetCurrentMode+0x84>
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	2bc7      	cmp	r3, #199	@ 0xc7
 8009ecc:	d9f0      	bls.n	8009eb0 <USB_SetCurrentMode+0x2e>
 8009ece:	e01a      	b.n	8009f06 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009ed0:	78fb      	ldrb	r3, [r7, #3]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d115      	bne.n	8009f02 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	68db      	ldr	r3, [r3, #12]
 8009eda:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009ee2:	200a      	movs	r0, #10
 8009ee4:	f7fa fe6a 	bl	8004bbc <HAL_Delay>
      ms += 10U;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	330a      	adds	r3, #10
 8009eec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f000 f9f6 	bl	800a2e0 <USB_GetMode>
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d005      	beq.n	8009f06 <USB_SetCurrentMode+0x84>
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2bc7      	cmp	r3, #199	@ 0xc7
 8009efe:	d9f0      	bls.n	8009ee2 <USB_SetCurrentMode+0x60>
 8009f00:	e001      	b.n	8009f06 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009f02:	2301      	movs	r3, #1
 8009f04:	e005      	b.n	8009f12 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2bc8      	cmp	r3, #200	@ 0xc8
 8009f0a:	d101      	bne.n	8009f10 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	e000      	b.n	8009f12 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009f10:	2300      	movs	r3, #0
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3710      	adds	r7, #16
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
	...

08009f1c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009f1c:	b084      	sub	sp, #16
 8009f1e:	b580      	push	{r7, lr}
 8009f20:	b086      	sub	sp, #24
 8009f22:	af00      	add	r7, sp, #0
 8009f24:	6078      	str	r0, [r7, #4]
 8009f26:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009f2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009f36:	2300      	movs	r3, #0
 8009f38:	613b      	str	r3, [r7, #16]
 8009f3a:	e009      	b.n	8009f50 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	3340      	adds	r3, #64	@ 0x40
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	4413      	add	r3, r2
 8009f46:	2200      	movs	r2, #0
 8009f48:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	3301      	adds	r3, #1
 8009f4e:	613b      	str	r3, [r7, #16]
 8009f50:	693b      	ldr	r3, [r7, #16]
 8009f52:	2b0e      	cmp	r3, #14
 8009f54:	d9f2      	bls.n	8009f3c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009f56:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d11c      	bne.n	8009f98 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	68fa      	ldr	r2, [r7, #12]
 8009f68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f6c:	f043 0302 	orr.w	r3, r3, #2
 8009f70:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f76:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	601a      	str	r2, [r3, #0]
 8009f96:	e005      	b.n	8009fa4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f9c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009faa:	461a      	mov	r2, r3
 8009fac:	2300      	movs	r3, #0
 8009fae:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009fb0:	2103      	movs	r1, #3
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 f95a 	bl	800a26c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009fb8:	2110      	movs	r1, #16
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 f8f6 	bl	800a1ac <USB_FlushTxFifo>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d001      	beq.n	8009fca <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 f920 	bl	800a210 <USB_FlushRxFifo>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d001      	beq.n	8009fda <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fec:	461a      	mov	r2, r3
 8009fee:	2300      	movs	r3, #0
 8009ff0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009ffe:	2300      	movs	r3, #0
 800a000:	613b      	str	r3, [r7, #16]
 800a002:	e043      	b.n	800a08c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a004:	693b      	ldr	r3, [r7, #16]
 800a006:	015a      	lsls	r2, r3, #5
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	4413      	add	r3, r2
 800a00c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a016:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a01a:	d118      	bne.n	800a04e <USB_DevInit+0x132>
    {
      if (i == 0U)
 800a01c:	693b      	ldr	r3, [r7, #16]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d10a      	bne.n	800a038 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	015a      	lsls	r2, r3, #5
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	4413      	add	r3, r2
 800a02a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a02e:	461a      	mov	r2, r3
 800a030:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a034:	6013      	str	r3, [r2, #0]
 800a036:	e013      	b.n	800a060 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	015a      	lsls	r2, r3, #5
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	4413      	add	r3, r2
 800a040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a044:	461a      	mov	r2, r3
 800a046:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a04a:	6013      	str	r3, [r2, #0]
 800a04c:	e008      	b.n	800a060 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	015a      	lsls	r2, r3, #5
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	4413      	add	r3, r2
 800a056:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a05a:	461a      	mov	r2, r3
 800a05c:	2300      	movs	r3, #0
 800a05e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	015a      	lsls	r2, r3, #5
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	4413      	add	r3, r2
 800a068:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a06c:	461a      	mov	r2, r3
 800a06e:	2300      	movs	r3, #0
 800a070:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	015a      	lsls	r2, r3, #5
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	4413      	add	r3, r2
 800a07a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a07e:	461a      	mov	r2, r3
 800a080:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a084:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	3301      	adds	r3, #1
 800a08a:	613b      	str	r3, [r7, #16]
 800a08c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a090:	461a      	mov	r2, r3
 800a092:	693b      	ldr	r3, [r7, #16]
 800a094:	4293      	cmp	r3, r2
 800a096:	d3b5      	bcc.n	800a004 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a098:	2300      	movs	r3, #0
 800a09a:	613b      	str	r3, [r7, #16]
 800a09c:	e043      	b.n	800a126 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	015a      	lsls	r2, r3, #5
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	4413      	add	r3, r2
 800a0a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a0b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0b4:	d118      	bne.n	800a0e8 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d10a      	bne.n	800a0d2 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	015a      	lsls	r2, r3, #5
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	4413      	add	r3, r2
 800a0c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0c8:	461a      	mov	r2, r3
 800a0ca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a0ce:	6013      	str	r3, [r2, #0]
 800a0d0:	e013      	b.n	800a0fa <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	015a      	lsls	r2, r3, #5
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	4413      	add	r3, r2
 800a0da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0de:	461a      	mov	r2, r3
 800a0e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a0e4:	6013      	str	r3, [r2, #0]
 800a0e6:	e008      	b.n	800a0fa <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	015a      	lsls	r2, r3, #5
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	4413      	add	r3, r2
 800a0f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0f4:	461a      	mov	r2, r3
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	015a      	lsls	r2, r3, #5
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	4413      	add	r3, r2
 800a102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a106:	461a      	mov	r2, r3
 800a108:	2300      	movs	r3, #0
 800a10a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	015a      	lsls	r2, r3, #5
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	4413      	add	r3, r2
 800a114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a118:	461a      	mov	r2, r3
 800a11a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a11e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	3301      	adds	r3, #1
 800a124:	613b      	str	r3, [r7, #16]
 800a126:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a12a:	461a      	mov	r2, r3
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	4293      	cmp	r3, r2
 800a130:	d3b5      	bcc.n	800a09e <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a138:	691b      	ldr	r3, [r3, #16]
 800a13a:	68fa      	ldr	r2, [r7, #12]
 800a13c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a140:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a144:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2200      	movs	r2, #0
 800a14a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a152:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	699b      	ldr	r3, [r3, #24]
 800a158:	f043 0210 	orr.w	r2, r3, #16
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	699a      	ldr	r2, [r3, #24]
 800a164:	4b10      	ldr	r3, [pc, #64]	@ (800a1a8 <USB_DevInit+0x28c>)
 800a166:	4313      	orrs	r3, r2
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a16c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a170:	2b00      	cmp	r3, #0
 800a172:	d005      	beq.n	800a180 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	699b      	ldr	r3, [r3, #24]
 800a178:	f043 0208 	orr.w	r2, r3, #8
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a180:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a184:	2b01      	cmp	r3, #1
 800a186:	d107      	bne.n	800a198 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	699b      	ldr	r3, [r3, #24]
 800a18c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a190:	f043 0304 	orr.w	r3, r3, #4
 800a194:	687a      	ldr	r2, [r7, #4]
 800a196:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a198:	7dfb      	ldrb	r3, [r7, #23]
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	3718      	adds	r7, #24
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a1a4:	b004      	add	sp, #16
 800a1a6:	4770      	bx	lr
 800a1a8:	803c3800 	.word	0x803c3800

0800a1ac <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b085      	sub	sp, #20
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	3301      	adds	r3, #1
 800a1be:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1c6:	d901      	bls.n	800a1cc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a1c8:	2303      	movs	r3, #3
 800a1ca:	e01b      	b.n	800a204 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	691b      	ldr	r3, [r3, #16]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	daf2      	bge.n	800a1ba <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	019b      	lsls	r3, r3, #6
 800a1dc:	f043 0220 	orr.w	r2, r3, #32
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1f0:	d901      	bls.n	800a1f6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a1f2:	2303      	movs	r3, #3
 800a1f4:	e006      	b.n	800a204 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	691b      	ldr	r3, [r3, #16]
 800a1fa:	f003 0320 	and.w	r3, r3, #32
 800a1fe:	2b20      	cmp	r3, #32
 800a200:	d0f0      	beq.n	800a1e4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a202:	2300      	movs	r3, #0
}
 800a204:	4618      	mov	r0, r3
 800a206:	3714      	adds	r7, #20
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr

0800a210 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a210:	b480      	push	{r7}
 800a212:	b085      	sub	sp, #20
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a218:	2300      	movs	r3, #0
 800a21a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	3301      	adds	r3, #1
 800a220:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a228:	d901      	bls.n	800a22e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a22a:	2303      	movs	r3, #3
 800a22c:	e018      	b.n	800a260 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	691b      	ldr	r3, [r3, #16]
 800a232:	2b00      	cmp	r3, #0
 800a234:	daf2      	bge.n	800a21c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a236:	2300      	movs	r3, #0
 800a238:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	2210      	movs	r2, #16
 800a23e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	3301      	adds	r3, #1
 800a244:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a24c:	d901      	bls.n	800a252 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a24e:	2303      	movs	r3, #3
 800a250:	e006      	b.n	800a260 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	691b      	ldr	r3, [r3, #16]
 800a256:	f003 0310 	and.w	r3, r3, #16
 800a25a:	2b10      	cmp	r3, #16
 800a25c:	d0f0      	beq.n	800a240 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a25e:	2300      	movs	r3, #0
}
 800a260:	4618      	mov	r0, r3
 800a262:	3714      	adds	r7, #20
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr

0800a26c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a26c:	b480      	push	{r7}
 800a26e:	b085      	sub	sp, #20
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	460b      	mov	r3, r1
 800a276:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a282:	681a      	ldr	r2, [r3, #0]
 800a284:	78fb      	ldrb	r3, [r7, #3]
 800a286:	68f9      	ldr	r1, [r7, #12]
 800a288:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a28c:	4313      	orrs	r3, r2
 800a28e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a290:	2300      	movs	r3, #0
}
 800a292:	4618      	mov	r0, r3
 800a294:	3714      	adds	r7, #20
 800a296:	46bd      	mov	sp, r7
 800a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29c:	4770      	bx	lr

0800a29e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a29e:	b480      	push	{r7}
 800a2a0:	b085      	sub	sp, #20
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	68fa      	ldr	r2, [r7, #12]
 800a2b4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a2b8:	f023 0303 	bic.w	r3, r3, #3
 800a2bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2c4:	685b      	ldr	r3, [r3, #4]
 800a2c6:	68fa      	ldr	r2, [r7, #12]
 800a2c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a2cc:	f043 0302 	orr.w	r3, r3, #2
 800a2d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a2d2:	2300      	movs	r3, #0
}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	3714      	adds	r7, #20
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr

0800a2e0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b083      	sub	sp, #12
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	695b      	ldr	r3, [r3, #20]
 800a2ec:	f003 0301 	and.w	r3, r3, #1
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	370c      	adds	r7, #12
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr

0800a2fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	b085      	sub	sp, #20
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a304:	2300      	movs	r3, #0
 800a306:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	3301      	adds	r3, #1
 800a30c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a314:	d901      	bls.n	800a31a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a316:	2303      	movs	r3, #3
 800a318:	e022      	b.n	800a360 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	691b      	ldr	r3, [r3, #16]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	daf2      	bge.n	800a308 <USB_CoreReset+0xc>

  count = 10U;
 800a322:	230a      	movs	r3, #10
 800a324:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a326:	e002      	b.n	800a32e <USB_CoreReset+0x32>
  {
    count--;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	3b01      	subs	r3, #1
 800a32c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d1f9      	bne.n	800a328 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	691b      	ldr	r3, [r3, #16]
 800a338:	f043 0201 	orr.w	r2, r3, #1
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	3301      	adds	r3, #1
 800a344:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a34c:	d901      	bls.n	800a352 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a34e:	2303      	movs	r3, #3
 800a350:	e006      	b.n	800a360 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	691b      	ldr	r3, [r3, #16]
 800a356:	f003 0301 	and.w	r3, r3, #1
 800a35a:	2b01      	cmp	r3, #1
 800a35c:	d0f0      	beq.n	800a340 <USB_CoreReset+0x44>

  return HAL_OK;
 800a35e:	2300      	movs	r3, #0
}
 800a360:	4618      	mov	r0, r3
 800a362:	3714      	adds	r7, #20
 800a364:	46bd      	mov	sp, r7
 800a366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36a:	4770      	bx	lr

0800a36c <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b08c      	sub	sp, #48	@ 0x30
 800a370:	af00      	add	r7, sp, #0
 800a372:	603b      	str	r3, [r7, #0]
 800a374:	4603      	mov	r3, r0
 800a376:	71fb      	strb	r3, [r7, #7]
 800a378:	460b      	mov	r3, r1
 800a37a:	71bb      	strb	r3, [r7, #6]
 800a37c:	4613      	mov	r3, r2
 800a37e:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 800a380:	79fb      	ldrb	r3, [r7, #7]
 800a382:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 800a384:	79bb      	ldrb	r3, [r7, #6]
 800a386:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 800a388:	797b      	ldrb	r3, [r7, #5]
 800a38a:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800a38c:	f107 030c 	add.w	r3, r7, #12
 800a390:	2207      	movs	r2, #7
 800a392:	2100      	movs	r1, #0
 800a394:	4618      	mov	r0, r3
 800a396:	f005 fdad 	bl	800fef4 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a39a:	f107 0318 	add.w	r3, r7, #24
 800a39e:	2218      	movs	r2, #24
 800a3a0:	2100      	movs	r1, #0
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f005 fda6 	bl	800fef4 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a3a8:	233f      	movs	r3, #63	@ 0x3f
 800a3aa:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 800a3ac:	238a      	movs	r3, #138	@ 0x8a
 800a3ae:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 800a3b0:	f107 0314 	add.w	r3, r7, #20
 800a3b4:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 800a3b6:	2303      	movs	r3, #3
 800a3b8:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 800a3ba:	f107 030c 	add.w	r3, r7, #12
 800a3be:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 800a3c0:	2307      	movs	r3, #7
 800a3c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a3c4:	f107 0318 	add.w	r3, r7, #24
 800a3c8:	2100      	movs	r1, #0
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f000 fea2 	bl	800b114 <hci_send_req>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	da01      	bge.n	800a3da <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 800a3d6:	23ff      	movs	r3, #255	@ 0xff
 800a3d8:	e014      	b.n	800a404 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 800a3da:	7b3b      	ldrb	r3, [r7, #12]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d001      	beq.n	800a3e4 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 800a3e0:	7b3b      	ldrb	r3, [r7, #12]
 800a3e2:	e00f      	b.n	800a404 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 800a3e4:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 800a3e8:	b29a      	uxth	r2, r3
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800a3ee:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 800a3f2:	b29a      	uxth	r2, r3
 800a3f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3f6:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800a3f8:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 800a3fc:	b29a      	uxth	r2, r3
 800a3fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a400:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800a402:	2300      	movs	r3, #0
}
 800a404:	4618      	mov	r0, r3
 800a406:	3730      	adds	r7, #48	@ 0x30
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b08e      	sub	sp, #56	@ 0x38
 800a410:	af00      	add	r7, sp, #0
 800a412:	60b9      	str	r1, [r7, #8]
 800a414:	607a      	str	r2, [r7, #4]
 800a416:	603b      	str	r3, [r7, #0]
 800a418:	4603      	mov	r3, r0
 800a41a:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 800a41c:	7bfb      	ldrb	r3, [r7, #15]
 800a41e:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800a420:	f107 0314 	add.w	r3, r7, #20
 800a424:	2207      	movs	r2, #7
 800a426:	2100      	movs	r1, #0
 800a428:	4618      	mov	r0, r3
 800a42a:	f005 fd63 	bl	800fef4 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a42e:	f107 0320 	add.w	r3, r7, #32
 800a432:	2218      	movs	r2, #24
 800a434:	2100      	movs	r1, #0
 800a436:	4618      	mov	r0, r3
 800a438:	f005 fd5c 	bl	800fef4 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a43c:	233f      	movs	r3, #63	@ 0x3f
 800a43e:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 800a440:	238a      	movs	r3, #138	@ 0x8a
 800a442:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 800a444:	f107 031c 	add.w	r3, r7, #28
 800a448:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 800a44a:	2301      	movs	r3, #1
 800a44c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800a44e:	f107 0314 	add.w	r3, r7, #20
 800a452:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 800a454:	2307      	movs	r3, #7
 800a456:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a458:	f107 0320 	add.w	r3, r7, #32
 800a45c:	2100      	movs	r1, #0
 800a45e:	4618      	mov	r0, r3
 800a460:	f000 fe58 	bl	800b114 <hci_send_req>
 800a464:	4603      	mov	r3, r0
 800a466:	2b00      	cmp	r3, #0
 800a468:	da01      	bge.n	800a46e <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 800a46a:	23ff      	movs	r3, #255	@ 0xff
 800a46c:	e014      	b.n	800a498 <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 800a46e:	7d3b      	ldrb	r3, [r7, #20]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d001      	beq.n	800a478 <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 800a474:	7d3b      	ldrb	r3, [r7, #20]
 800a476:	e00f      	b.n	800a498 <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 800a478:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 800a47c:	b29a      	uxth	r2, r3
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800a482:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 800a486:	b29a      	uxth	r2, r3
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800a48c:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800a490:	b29a      	uxth	r2, r3
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800a496:	2300      	movs	r3, #0
}
 800a498:	4618      	mov	r0, r3
 800a49a:	3738      	adds	r7, #56	@ 0x38
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}

0800a4a0 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 800a4a0:	b590      	push	{r4, r7, lr}
 800a4a2:	b095      	sub	sp, #84	@ 0x54
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	4604      	mov	r4, r0
 800a4a8:	4608      	mov	r0, r1
 800a4aa:	4611      	mov	r1, r2
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	4623      	mov	r3, r4
 800a4b0:	71fb      	strb	r3, [r7, #7]
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	80bb      	strh	r3, [r7, #4]
 800a4b6:	460b      	mov	r3, r1
 800a4b8:	807b      	strh	r3, [r7, #2]
 800a4ba:	4613      	mov	r3, r2
 800a4bc:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14u) > sizeof(buffer))
 800a4c4:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800a4c8:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800a4cc:	4413      	add	r3, r2
 800a4ce:	330e      	adds	r3, #14
 800a4d0:	2b28      	cmp	r3, #40	@ 0x28
 800a4d2:	d901      	bls.n	800a4d8 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 800a4d4:	2342      	movs	r3, #66	@ 0x42
 800a4d6:	e0c9      	b.n	800a66c <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 800a4d8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a4dc:	3350      	adds	r3, #80	@ 0x50
 800a4de:	443b      	add	r3, r7
 800a4e0:	79fa      	ldrb	r2, [r7, #7]
 800a4e2:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800a4e6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a4ea:	3301      	adds	r3, #1
 800a4ec:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 800a4f0:	88bb      	ldrh	r3, [r7, #4]
 800a4f2:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 800a4f4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a4f8:	f107 0208 	add.w	r2, r7, #8
 800a4fc:	4413      	add	r3, r2
 800a4fe:	88ba      	ldrh	r2, [r7, #4]
 800a500:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800a502:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a506:	3302      	adds	r3, #2
 800a508:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 800a50c:	887b      	ldrh	r3, [r7, #2]
 800a50e:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 800a510:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a514:	f107 0208 	add.w	r2, r7, #8
 800a518:	4413      	add	r3, r2
 800a51a:	887a      	ldrh	r2, [r7, #2]
 800a51c:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800a51e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a522:	3302      	adds	r3, #2
 800a524:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 800a528:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a52c:	3350      	adds	r3, #80	@ 0x50
 800a52e:	443b      	add	r3, r7
 800a530:	79ba      	ldrb	r2, [r7, #6]
 800a532:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800a536:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a53a:	3301      	adds	r3, #1
 800a53c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 800a540:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a544:	3350      	adds	r3, #80	@ 0x50
 800a546:	443b      	add	r3, r7
 800a548:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800a54c:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800a550:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a554:	3301      	adds	r3, #1
 800a556:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 800a55a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a55e:	3350      	adds	r3, #80	@ 0x50
 800a560:	443b      	add	r3, r7
 800a562:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800a566:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800a56a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a56e:	3301      	adds	r3, #1
 800a570:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 800a574:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a578:	f107 0208 	add.w	r2, r7, #8
 800a57c:	4413      	add	r3, r2
 800a57e:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800a582:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a584:	4618      	mov	r0, r3
 800a586:	f005 fd34 	bl	800fff2 <memcpy>
  indx +=  LocalNameLen;
 800a58a:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800a58e:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800a592:	4413      	add	r3, r2
 800a594:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 800a598:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a59c:	3350      	adds	r3, #80	@ 0x50
 800a59e:	443b      	add	r3, r7
 800a5a0:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800a5a4:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800a5a8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 800a5b2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a5b6:	f107 0208 	add.w	r2, r7, #8
 800a5ba:	4413      	add	r3, r2
 800a5bc:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800a5c0:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	f005 fd15 	bl	800fff2 <memcpy>
  indx +=  ServiceUUIDLen;  
 800a5c8:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800a5cc:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800a5d0:	4413      	add	r3, r2
 800a5d2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 800a5d6:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800a5da:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 800a5de:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a5e2:	f107 0208 	add.w	r2, r7, #8
 800a5e6:	4413      	add	r3, r2
 800a5e8:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 800a5ec:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800a5ee:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a5f2:	3302      	adds	r3, #2
 800a5f4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800a5f8:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800a5fc:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 800a600:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a604:	f107 0208 	add.w	r2, r7, #8
 800a608:	4413      	add	r3, r2
 800a60a:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 800a60e:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 800a610:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a614:	3302      	adds	r3, #2
 800a616:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a61a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800a61e:	2218      	movs	r2, #24
 800a620:	2100      	movs	r1, #0
 800a622:	4618      	mov	r0, r3
 800a624:	f005 fc66 	bl	800fef4 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a628:	233f      	movs	r3, #63	@ 0x3f
 800a62a:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800a62c:	2383      	movs	r3, #131	@ 0x83
 800a62e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 800a630:	f107 0308 	add.w	r3, r7, #8
 800a634:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 800a636:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a63a:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 800a63c:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a640:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 800a642:	2301      	movs	r3, #1
 800a644:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 800a646:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800a64a:	2100      	movs	r1, #0
 800a64c:	4618      	mov	r0, r3
 800a64e:	f000 fd61 	bl	800b114 <hci_send_req>
 800a652:	4603      	mov	r3, r0
 800a654:	2b00      	cmp	r3, #0
 800a656:	da01      	bge.n	800a65c <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 800a658:	23ff      	movs	r3, #255	@ 0xff
 800a65a:	e007      	b.n	800a66c <aci_gap_set_discoverable+0x1cc>

  if (status) {
 800a65c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a660:	2b00      	cmp	r3, #0
 800a662:	d002      	beq.n	800a66a <aci_gap_set_discoverable+0x1ca>
    return status;
 800a664:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a668:	e000      	b.n	800a66c <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 800a66a:	2300      	movs	r3, #0
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3754      	adds	r7, #84	@ 0x54
 800a670:	46bd      	mov	sp, r7
 800a672:	bd90      	pop	{r4, r7, pc}

0800a674 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 800a674:	b590      	push	{r4, r7, lr}
 800a676:	b091      	sub	sp, #68	@ 0x44
 800a678:	af00      	add	r7, sp, #0
 800a67a:	603a      	str	r2, [r7, #0]
 800a67c:	461a      	mov	r2, r3
 800a67e:	4603      	mov	r3, r0
 800a680:	71fb      	strb	r3, [r7, #7]
 800a682:	460b      	mov	r3, r1
 800a684:	71bb      	strb	r3, [r7, #6]
 800a686:	4613      	mov	r3, r2
 800a688:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 800a68a:	79fb      	ldrb	r3, [r7, #7]
 800a68c:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 800a68e:	79bb      	ldrb	r3, [r7, #6]
 800a690:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 800a692:	79bb      	ldrb	r3, [r7, #6]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d00a      	beq.n	800a6ae <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 800a698:	683a      	ldr	r2, [r7, #0]
 800a69a:	f107 030e 	add.w	r3, r7, #14
 800a69e:	6814      	ldr	r4, [r2, #0]
 800a6a0:	6850      	ldr	r0, [r2, #4]
 800a6a2:	6891      	ldr	r1, [r2, #8]
 800a6a4:	68d2      	ldr	r2, [r2, #12]
 800a6a6:	601c      	str	r4, [r3, #0]
 800a6a8:	6058      	str	r0, [r3, #4]
 800a6aa:	6099      	str	r1, [r3, #8]
 800a6ac:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 800a6ae:	797b      	ldrb	r3, [r7, #5]
 800a6b0:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 800a6b2:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800a6b6:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 800a6b8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800a6bc:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 800a6c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a6c2:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 800a6c6:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800a6ca:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a6ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a6d2:	2218      	movs	r2, #24
 800a6d4:	2100      	movs	r1, #0
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f005 fc0c 	bl	800fef4 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a6dc:	233f      	movs	r3, #63	@ 0x3f
 800a6de:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 800a6e0:	2386      	movs	r3, #134	@ 0x86
 800a6e2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 800a6e4:	f107 030c 	add.w	r3, r7, #12
 800a6e8:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 800a6ea:	231a      	movs	r3, #26
 800a6ec:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 800a6ee:	f107 030b 	add.w	r3, r7, #11
 800a6f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 800a6f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a6fc:	2100      	movs	r1, #0
 800a6fe:	4618      	mov	r0, r3
 800a700:	f000 fd08 	bl	800b114 <hci_send_req>
 800a704:	4603      	mov	r3, r0
 800a706:	2b00      	cmp	r3, #0
 800a708:	da01      	bge.n	800a70e <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 800a70a:	23ff      	movs	r3, #255	@ 0xff
 800a70c:	e005      	b.n	800a71a <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 800a70e:	7afb      	ldrb	r3, [r7, #11]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d001      	beq.n	800a718 <aci_gap_set_auth_requirement+0xa4>
    return status;
 800a714:	7afb      	ldrb	r3, [r7, #11]
 800a716:	e000      	b.n	800a71a <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 800a718:	2300      	movs	r3, #0
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3744      	adds	r7, #68	@ 0x44
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd90      	pop	{r4, r7, pc}

0800a722 <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 800a722:	b580      	push	{r7, lr}
 800a724:	b092      	sub	sp, #72	@ 0x48
 800a726:	af00      	add	r7, sp, #0
 800a728:	4603      	mov	r3, r0
 800a72a:	6039      	str	r1, [r7, #0]
 800a72c:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 800a72e:	2300      	movs	r3, #0
 800a730:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 800a734:	79fb      	ldrb	r3, [r7, #7]
 800a736:	2b1f      	cmp	r3, #31
 800a738:	d901      	bls.n	800a73e <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 800a73a:	2342      	movs	r3, #66	@ 0x42
 800a73c:	e03e      	b.n	800a7bc <aci_gap_update_adv_data+0x9a>

  buffer[indx] = AdvLen;
 800a73e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a742:	3348      	adds	r3, #72	@ 0x48
 800a744:	443b      	add	r3, r7
 800a746:	79fa      	ldrb	r2, [r7, #7]
 800a748:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 800a74c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a750:	3301      	adds	r3, #1
 800a752:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 800a756:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a75a:	f107 0208 	add.w	r2, r7, #8
 800a75e:	4413      	add	r3, r2
 800a760:	79fa      	ldrb	r2, [r7, #7]
 800a762:	6839      	ldr	r1, [r7, #0]
 800a764:	4618      	mov	r0, r3
 800a766:	f005 fc44 	bl	800fff2 <memcpy>
  indx +=  AdvLen;
 800a76a:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800a76e:	79fb      	ldrb	r3, [r7, #7]
 800a770:	4413      	add	r3, r2
 800a772:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a776:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a77a:	2218      	movs	r2, #24
 800a77c:	2100      	movs	r1, #0
 800a77e:	4618      	mov	r0, r3
 800a780:	f005 fbb8 	bl	800fef4 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a784:	233f      	movs	r3, #63	@ 0x3f
 800a786:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 800a788:	238e      	movs	r3, #142	@ 0x8e
 800a78a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800a78c:	f107 0308 	add.w	r3, r7, #8
 800a790:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800a792:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a796:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &status;
 800a798:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800a79c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = 1;
 800a79e:	2301      	movs	r3, #1
 800a7a0:	643b      	str	r3, [r7, #64]	@ 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 800a7a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a7a6:	2100      	movs	r1, #0
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	f000 fcb3 	bl	800b114 <hci_send_req>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	da01      	bge.n	800a7b8 <aci_gap_update_adv_data+0x96>
    return BLE_STATUS_TIMEOUT;
 800a7b4:	23ff      	movs	r3, #255	@ 0xff
 800a7b6:	e001      	b.n	800a7bc <aci_gap_update_adv_data+0x9a>
    
  return status;
 800a7b8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3748      	adds	r7, #72	@ 0x48
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}

0800a7c4 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b088      	sub	sp, #32
 800a7c8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a7ca:	f107 0308 	add.w	r3, r7, #8
 800a7ce:	2218      	movs	r2, #24
 800a7d0:	2100      	movs	r1, #0
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f005 fb8e 	bl	800fef4 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a7d8:	233f      	movs	r3, #63	@ 0x3f
 800a7da:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800a7dc:	f240 1301 	movw	r3, #257	@ 0x101
 800a7e0:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a7e2:	1dfb      	adds	r3, r7, #7
 800a7e4:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 800a7ea:	f107 0308 	add.w	r3, r7, #8
 800a7ee:	2100      	movs	r1, #0
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	f000 fc8f 	bl	800b114 <hci_send_req>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	da01      	bge.n	800a800 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 800a7fc:	23ff      	movs	r3, #255	@ 0xff
 800a7fe:	e000      	b.n	800a802 <aci_gatt_init+0x3e>

  return status;
 800a800:	79fb      	ldrb	r3, [r7, #7]
}
 800a802:	4618      	mov	r0, r3
 800a804:	3720      	adds	r7, #32
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b090      	sub	sp, #64	@ 0x40
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6039      	str	r1, [r7, #0]
 800a812:	4611      	mov	r1, r2
 800a814:	461a      	mov	r2, r3
 800a816:	4603      	mov	r3, r0
 800a818:	71fb      	strb	r3, [r7, #7]
 800a81a:	460b      	mov	r3, r1
 800a81c:	71bb      	strb	r3, [r7, #6]
 800a81e:	4613      	mov	r3, r2
 800a820:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800a822:	2300      	movs	r3, #0
 800a824:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 800a828:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a82c:	3340      	adds	r3, #64	@ 0x40
 800a82e:	443b      	add	r3, r7
 800a830:	79fa      	ldrb	r2, [r7, #7]
 800a832:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800a836:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a83a:	3301      	adds	r3, #1
 800a83c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 800a840:	79fb      	ldrb	r3, [r7, #7]
 800a842:	2b01      	cmp	r3, #1
 800a844:	d103      	bne.n	800a84e <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 800a846:	2302      	movs	r3, #2
 800a848:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a84c:	e002      	b.n	800a854 <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 800a84e:	2310      	movs	r3, #16
 800a850:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 800a854:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a858:	f107 020c 	add.w	r2, r7, #12
 800a85c:	4413      	add	r3, r2
 800a85e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800a862:	6839      	ldr	r1, [r7, #0]
 800a864:	4618      	mov	r0, r3
 800a866:	f005 fbc4 	bl	800fff2 <memcpy>
  indx +=  uuid_len;
 800a86a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800a86e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a872:	4413      	add	r3, r2
 800a874:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 800a878:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a87c:	3340      	adds	r3, #64	@ 0x40
 800a87e:	443b      	add	r3, r7
 800a880:	79ba      	ldrb	r2, [r7, #6]
 800a882:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800a886:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a88a:	3301      	adds	r3, #1
 800a88c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 800a890:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a894:	3340      	adds	r3, #64	@ 0x40
 800a896:	443b      	add	r3, r7
 800a898:	797a      	ldrb	r2, [r7, #5]
 800a89a:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800a89e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a8a2:	3301      	adds	r3, #1
 800a8a4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800a8a8:	f107 0320 	add.w	r3, r7, #32
 800a8ac:	2203      	movs	r2, #3
 800a8ae:	2100      	movs	r1, #0
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f005 fb1f 	bl	800fef4 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a8b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a8ba:	2218      	movs	r2, #24
 800a8bc:	2100      	movs	r1, #0
 800a8be:	4618      	mov	r0, r3
 800a8c0:	f005 fb18 	bl	800fef4 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a8c4:	233f      	movs	r3, #63	@ 0x3f
 800a8c6:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 800a8c8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800a8cc:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 800a8ce:	f107 030c 	add.w	r3, r7, #12
 800a8d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 800a8d4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a8d8:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 800a8da:	f107 0320 	add.w	r3, r7, #32
 800a8de:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800a8e0:	2303      	movs	r3, #3
 800a8e2:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 800a8e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a8e8:	2100      	movs	r1, #0
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f000 fc12 	bl	800b114 <hci_send_req>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	da01      	bge.n	800a8fa <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 800a8f6:	23ff      	movs	r3, #255	@ 0xff
 800a8f8:	e00c      	b.n	800a914 <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 800a8fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d002      	beq.n	800a908 <aci_gatt_add_serv+0xfe>
    return resp.status;
 800a902:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a906:	e005      	b.n	800a914 <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 800a908:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 800a90c:	b29a      	uxth	r2, r3
 800a90e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a910:	801a      	strh	r2, [r3, #0]

  return 0;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3740      	adds	r7, #64	@ 0x40
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b092      	sub	sp, #72	@ 0x48
 800a920:	af00      	add	r7, sp, #0
 800a922:	603a      	str	r2, [r7, #0]
 800a924:	461a      	mov	r2, r3
 800a926:	4603      	mov	r3, r0
 800a928:	80fb      	strh	r3, [r7, #6]
 800a92a:	460b      	mov	r3, r1
 800a92c:	717b      	strb	r3, [r7, #5]
 800a92e:	4613      	mov	r3, r2
 800a930:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800a932:	2300      	movs	r3, #0
 800a934:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 800a938:	88fb      	ldrh	r3, [r7, #6]
 800a93a:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 800a93c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a940:	f107 020c 	add.w	r2, r7, #12
 800a944:	4413      	add	r3, r2
 800a946:	88fa      	ldrh	r2, [r7, #6]
 800a948:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800a94a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a94e:	3302      	adds	r3, #2
 800a950:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 800a954:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a958:	3348      	adds	r3, #72	@ 0x48
 800a95a:	443b      	add	r3, r7
 800a95c:	797a      	ldrb	r2, [r7, #5]
 800a95e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800a962:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a966:	3301      	adds	r3, #1
 800a968:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 800a96c:	797b      	ldrb	r3, [r7, #5]
 800a96e:	2b01      	cmp	r3, #1
 800a970:	d103      	bne.n	800a97a <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 800a972:	2302      	movs	r3, #2
 800a974:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a978:	e002      	b.n	800a980 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 800a97a:	2310      	movs	r3, #16
 800a97c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 800a980:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a984:	f107 020c 	add.w	r2, r7, #12
 800a988:	4413      	add	r3, r2
 800a98a:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800a98e:	6839      	ldr	r1, [r7, #0]
 800a990:	4618      	mov	r0, r3
 800a992:	f005 fb2e 	bl	800fff2 <memcpy>
  indx +=  uuid_len;
 800a996:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800a99a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a99e:	4413      	add	r3, r2
 800a9a0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 800a9a4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a9a8:	3348      	adds	r3, #72	@ 0x48
 800a9aa:	443b      	add	r3, r7
 800a9ac:	793a      	ldrb	r2, [r7, #4]
 800a9ae:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800a9b2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a9b6:	3301      	adds	r3, #1
 800a9b8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 800a9bc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a9c0:	3348      	adds	r3, #72	@ 0x48
 800a9c2:	443b      	add	r3, r7
 800a9c4:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800a9c8:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800a9cc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a9d0:	3301      	adds	r3, #1
 800a9d2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 800a9d6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a9da:	3348      	adds	r3, #72	@ 0x48
 800a9dc:	443b      	add	r3, r7
 800a9de:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800a9e2:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800a9e6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a9ea:	3301      	adds	r3, #1
 800a9ec:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 800a9f0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a9f4:	3348      	adds	r3, #72	@ 0x48
 800a9f6:	443b      	add	r3, r7
 800a9f8:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 800a9fc:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800aa00:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800aa04:	3301      	adds	r3, #1
 800aa06:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 800aa0a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800aa0e:	3348      	adds	r3, #72	@ 0x48
 800aa10:	443b      	add	r3, r7
 800aa12:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800aa16:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800aa1a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800aa1e:	3301      	adds	r3, #1
 800aa20:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 800aa24:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800aa28:	3348      	adds	r3, #72	@ 0x48
 800aa2a:	443b      	add	r3, r7
 800aa2c:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800aa30:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800aa34:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800aa38:	3301      	adds	r3, #1
 800aa3a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800aa3e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800aa42:	2203      	movs	r2, #3
 800aa44:	2100      	movs	r1, #0
 800aa46:	4618      	mov	r0, r3
 800aa48:	f005 fa54 	bl	800fef4 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800aa4c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800aa50:	2218      	movs	r2, #24
 800aa52:	2100      	movs	r1, #0
 800aa54:	4618      	mov	r0, r3
 800aa56:	f005 fa4d 	bl	800fef4 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800aa5a:	233f      	movs	r3, #63	@ 0x3f
 800aa5c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 800aa5e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800aa62:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800aa64:	f107 030c 	add.w	r3, r7, #12
 800aa68:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800aa6a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800aa6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 800aa70:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800aa74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800aa76:	2303      	movs	r3, #3
 800aa78:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 800aa7a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800aa7e:	2100      	movs	r1, #0
 800aa80:	4618      	mov	r0, r3
 800aa82:	f000 fb47 	bl	800b114 <hci_send_req>
 800aa86:	4603      	mov	r3, r0
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	da01      	bge.n	800aa90 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 800aa8c:	23ff      	movs	r3, #255	@ 0xff
 800aa8e:	e00c      	b.n	800aaaa <aci_gatt_add_char+0x18e>

  if (resp.status) {
 800aa90:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d002      	beq.n	800aa9e <aci_gatt_add_char+0x182>
    return resp.status;
 800aa98:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800aa9c:	e005      	b.n	800aaaa <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 800aa9e:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 800aaa2:	b29a      	uxth	r2, r3
 800aaa4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aaa6:	801a      	strh	r2, [r3, #0]

  return 0;
 800aaa8:	2300      	movs	r3, #0
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	3748      	adds	r7, #72	@ 0x48
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}

0800aab2 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 800aab2:	b590      	push	{r4, r7, lr}
 800aab4:	b0ab      	sub	sp, #172	@ 0xac
 800aab6:	af00      	add	r7, sp, #0
 800aab8:	4604      	mov	r4, r0
 800aaba:	4608      	mov	r0, r1
 800aabc:	4611      	mov	r1, r2
 800aabe:	461a      	mov	r2, r3
 800aac0:	4623      	mov	r3, r4
 800aac2:	80fb      	strh	r3, [r7, #6]
 800aac4:	4603      	mov	r3, r0
 800aac6:	80bb      	strh	r3, [r7, #4]
 800aac8:	460b      	mov	r3, r1
 800aaca:	70fb      	strb	r3, [r7, #3]
 800aacc:	4613      	mov	r3, r2
 800aace:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800aad0:	2300      	movs	r3, #0
 800aad2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 800aad6:	78bb      	ldrb	r3, [r7, #2]
 800aad8:	2b7a      	cmp	r3, #122	@ 0x7a
 800aada:	d901      	bls.n	800aae0 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 800aadc:	2342      	movs	r3, #66	@ 0x42
 800aade:	e074      	b.n	800abca <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 800aae0:	88fb      	ldrh	r3, [r7, #6]
 800aae2:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 800aae4:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800aae8:	f107 0208 	add.w	r2, r7, #8
 800aaec:	4413      	add	r3, r2
 800aaee:	88fa      	ldrh	r2, [r7, #6]
 800aaf0:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800aaf2:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800aaf6:	3302      	adds	r3, #2
 800aaf8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 800aafc:	88bb      	ldrh	r3, [r7, #4]
 800aafe:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 800ab00:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800ab04:	f107 0208 	add.w	r2, r7, #8
 800ab08:	4413      	add	r3, r2
 800ab0a:	88ba      	ldrh	r2, [r7, #4]
 800ab0c:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800ab0e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800ab12:	3302      	adds	r3, #2
 800ab14:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 800ab18:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800ab1c:	33a8      	adds	r3, #168	@ 0xa8
 800ab1e:	443b      	add	r3, r7
 800ab20:	78fa      	ldrb	r2, [r7, #3]
 800ab22:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800ab26:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800ab2a:	3301      	adds	r3, #1
 800ab2c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 800ab30:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800ab34:	33a8      	adds	r3, #168	@ 0xa8
 800ab36:	443b      	add	r3, r7
 800ab38:	78ba      	ldrb	r2, [r7, #2]
 800ab3a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800ab3e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800ab42:	3301      	adds	r3, #1
 800ab44:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 800ab48:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800ab4c:	f107 0208 	add.w	r2, r7, #8
 800ab50:	4413      	add	r3, r2
 800ab52:	78ba      	ldrb	r2, [r7, #2]
 800ab54:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800ab58:	4618      	mov	r0, r3
 800ab5a:	f005 fa4a 	bl	800fff2 <memcpy>
  indx +=  charValueLen;
 800ab5e:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 800ab62:	78bb      	ldrb	r3, [r7, #2]
 800ab64:	4413      	add	r3, r2
 800ab66:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ab6a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800ab6e:	2218      	movs	r2, #24
 800ab70:	2100      	movs	r1, #0
 800ab72:	4618      	mov	r0, r3
 800ab74:	f005 f9be 	bl	800fef4 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800ab78:	233f      	movs	r3, #63	@ 0x3f
 800ab7a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 800ab7e:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800ab82:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 800ab86:	f107 0308 	add.w	r3, r7, #8
 800ab8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 800ab8e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800ab92:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 800ab96:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 800ab9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 800ab9e:	2301      	movs	r3, #1
 800aba0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 800aba4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800aba8:	2100      	movs	r1, #0
 800abaa:	4618      	mov	r0, r3
 800abac:	f000 fab2 	bl	800b114 <hci_send_req>
 800abb0:	4603      	mov	r3, r0
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	da01      	bge.n	800abba <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 800abb6:	23ff      	movs	r3, #255	@ 0xff
 800abb8:	e007      	b.n	800abca <aci_gatt_update_char_value+0x118>

  if (status) {
 800abba:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d002      	beq.n	800abc8 <aci_gatt_update_char_value+0x116>
    return status;
 800abc2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800abc6:	e000      	b.n	800abca <aci_gatt_update_char_value+0x118>
  }

  return 0;
 800abc8:	2300      	movs	r3, #0
}
 800abca:	4618      	mov	r0, r3
 800abcc:	37ac      	adds	r7, #172	@ 0xac
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd90      	pop	{r4, r7, pc}

0800abd2 <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 800abd2:	b580      	push	{r7, lr}
 800abd4:	b08a      	sub	sp, #40	@ 0x28
 800abd6:	af00      	add	r7, sp, #0
 800abd8:	4603      	mov	r3, r0
 800abda:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 800abdc:	88fb      	ldrh	r3, [r7, #6]
 800abde:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 800abe0:	f107 0310 	add.w	r3, r7, #16
 800abe4:	2218      	movs	r2, #24
 800abe6:	2100      	movs	r1, #0
 800abe8:	4618      	mov	r0, r3
 800abea:	f005 f983 	bl	800fef4 <memset>
    rq.ogf = OGF_VENDOR_CMD;
 800abee:	233f      	movs	r3, #63	@ 0x3f
 800abf0:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 800abf2:	f240 1327 	movw	r3, #295	@ 0x127
 800abf6:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 800abf8:	f107 030c 	add.w	r3, r7, #12
 800abfc:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 800abfe:	2302      	movs	r3, #2
 800ac00:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 800ac02:	f107 030b 	add.w	r3, r7, #11
 800ac06:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 800ac08:	2301      	movs	r3, #1
 800ac0a:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 800ac0c:	f107 0310 	add.w	r3, r7, #16
 800ac10:	2100      	movs	r1, #0
 800ac12:	4618      	mov	r0, r3
 800ac14:	f000 fa7e 	bl	800b114 <hci_send_req>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	da01      	bge.n	800ac22 <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 800ac1e:	23ff      	movs	r3, #255	@ 0xff
 800ac20:	e000      	b.n	800ac24 <aci_gatt_allow_read+0x52>

    return status;
 800ac22:	7afb      	ldrb	r3, [r7, #11]
}
 800ac24:	4618      	mov	r0, r3
 800ac26:	3728      	adds	r7, #40	@ 0x28
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}

0800ac2c <aci_hal_read_config_data>:

  return status;
}

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b0ac      	sub	sp, #176	@ 0xb0
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	60ba      	str	r2, [r7, #8]
 800ac34:	607b      	str	r3, [r7, #4]
 800ac36:	4603      	mov	r3, r0
 800ac38:	73fb      	strb	r3, [r7, #15]
 800ac3a:	460b      	mov	r3, r1
 800ac3c:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 800ac3e:	7bfb      	ldrb	r3, [r7, #15]
 800ac40:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ac44:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800ac48:	2218      	movs	r2, #24
 800ac4a:	2100      	movs	r1, #0
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	f005 f951 	bl	800fef4 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800ac52:	233f      	movs	r3, #63	@ 0x3f
 800ac54:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 800ac58:	230d      	movs	r3, #13
 800ac5a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  rq.cparam = &cp;
 800ac5e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800ac62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.clen = sizeof(cp);
 800ac66:	2301      	movs	r3, #1
 800ac68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rparam = &rp;
 800ac6c:	f107 0314 	add.w	r3, r7, #20
 800ac70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  rq.rlen = sizeof(rp);
 800ac74:	2380      	movs	r3, #128	@ 0x80
 800ac76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 800ac7a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800ac7e:	2100      	movs	r1, #0
 800ac80:	4618      	mov	r0, r3
 800ac82:	f000 fa47 	bl	800b114 <hci_send_req>
 800ac86:	4603      	mov	r3, r0
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	da01      	bge.n	800ac90 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 800ac8c:	23ff      	movs	r3, #255	@ 0xff
 800ac8e:	e01e      	b.n	800acce <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 800ac90:	7d3b      	ldrb	r3, [r7, #20]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d001      	beq.n	800ac9a <aci_hal_read_config_data+0x6e>
    return rp.status;
 800ac96:	7d3b      	ldrb	r3, [r7, #20]
 800ac98:	e019      	b.n	800acce <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 800ac9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac9e:	b2db      	uxtb	r3, r3
 800aca0:	3b01      	subs	r3, #1
 800aca2:	b2da      	uxtb	r2, r3
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	701a      	strb	r2, [r3, #0]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	781b      	ldrb	r3, [r3, #0]
 800acac:	461a      	mov	r2, r3
 800acae:	89bb      	ldrh	r3, [r7, #12]
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d201      	bcs.n	800acb8 <aci_hal_read_config_data+0x8c>
 800acb4:	89ba      	ldrh	r2, [r7, #12]
 800acb6:	e002      	b.n	800acbe <aci_hal_read_config_data+0x92>
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	781b      	ldrb	r3, [r3, #0]
 800acbc:	461a      	mov	r2, r3
 800acbe:	f107 0314 	add.w	r3, r7, #20
 800acc2:	3301      	adds	r3, #1
 800acc4:	4619      	mov	r1, r3
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	f005 f993 	bl	800fff2 <memcpy>
  
  return 0;
 800accc:	2300      	movs	r3, #0
}
 800acce:	4618      	mov	r0, r3
 800acd0:	37b0      	adds	r7, #176	@ 0xb0
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}

0800acd6 <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 800acd6:	b580      	push	{r7, lr}
 800acd8:	b08a      	sub	sp, #40	@ 0x28
 800acda:	af00      	add	r7, sp, #0
 800acdc:	4603      	mov	r3, r0
 800acde:	460a      	mov	r2, r1
 800ace0:	71fb      	strb	r3, [r7, #7]
 800ace2:	4613      	mov	r3, r2
 800ace4:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 800ace6:	79fb      	ldrb	r3, [r7, #7]
 800ace8:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 800acea:	79bb      	ldrb	r3, [r7, #6]
 800acec:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800acee:	f107 0310 	add.w	r3, r7, #16
 800acf2:	2218      	movs	r2, #24
 800acf4:	2100      	movs	r1, #0
 800acf6:	4618      	mov	r0, r3
 800acf8:	f005 f8fc 	bl	800fef4 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800acfc:	233f      	movs	r3, #63	@ 0x3f
 800acfe:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 800ad00:	230f      	movs	r3, #15
 800ad02:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800ad04:	f107 030c 	add.w	r3, r7, #12
 800ad08:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 800ad0a:	2302      	movs	r3, #2
 800ad0c:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800ad0e:	f107 030b 	add.w	r3, r7, #11
 800ad12:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800ad14:	2301      	movs	r3, #1
 800ad16:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 800ad18:	f107 0310 	add.w	r3, r7, #16
 800ad1c:	2100      	movs	r1, #0
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f000 f9f8 	bl	800b114 <hci_send_req>
 800ad24:	4603      	mov	r3, r0
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	da01      	bge.n	800ad2e <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 800ad2a:	23ff      	movs	r3, #255	@ 0xff
 800ad2c:	e000      	b.n	800ad30 <aci_hal_set_tx_power_level+0x5a>

  return status;
 800ad2e:	7afb      	ldrb	r3, [r7, #11]
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	3728      	adds	r7, #40	@ 0x28
 800ad34:	46bd      	mov	sp, r7
 800ad36:	bd80      	pop	{r7, pc}

0800ad38 <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800ad38:	b590      	push	{r4, r7, lr}
 800ad3a:	b089      	sub	sp, #36	@ 0x24
 800ad3c:	af02      	add	r7, sp, #8
 800ad3e:	6078      	str	r0, [r7, #4]
 800ad40:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800ad42:	f107 0410 	add.w	r4, r7, #16
 800ad46:	f107 0215 	add.w	r2, r7, #21
 800ad4a:	f107 0112 	add.w	r1, r7, #18
 800ad4e:	f107 0016 	add.w	r0, r7, #22
 800ad52:	f107 030e 	add.w	r3, r7, #14
 800ad56:	9300      	str	r3, [sp, #0]
 800ad58:	4623      	mov	r3, r4
 800ad5a:	f000 f851 	bl	800ae00 <hci_le_read_local_version>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 800ad62:	7dfb      	ldrb	r3, [r7, #23]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d124      	bne.n	800adb2 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 800ad68:	8a7b      	ldrh	r3, [r7, #18]
 800ad6a:	0a1b      	lsrs	r3, r3, #8
 800ad6c:	b29b      	uxth	r3, r3
 800ad6e:	b2da      	uxtb	r2, r3
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800ad74:	8a7b      	ldrh	r3, [r7, #18]
 800ad76:	021b      	lsls	r3, r3, #8
 800ad78:	b29a      	uxth	r2, r3
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	881b      	ldrh	r3, [r3, #0]
 800ad82:	b21a      	sxth	r2, r3
 800ad84:	89fb      	ldrh	r3, [r7, #14]
 800ad86:	b21b      	sxth	r3, r3
 800ad88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ad8c:	b21b      	sxth	r3, r3
 800ad8e:	4313      	orrs	r3, r2
 800ad90:	b21b      	sxth	r3, r3
 800ad92:	b29a      	uxth	r2, r3
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	881b      	ldrh	r3, [r3, #0]
 800ad9c:	b21a      	sxth	r2, r3
 800ad9e:	89fb      	ldrh	r3, [r7, #14]
 800ada0:	b21b      	sxth	r3, r3
 800ada2:	f003 030f 	and.w	r3, r3, #15
 800ada6:	b21b      	sxth	r3, r3
 800ada8:	4313      	orrs	r3, r2
 800adaa:	b21b      	sxth	r3, r3
 800adac:	b29a      	uxth	r2, r3
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	801a      	strh	r2, [r3, #0]
  }
  return status;
 800adb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	371c      	adds	r7, #28
 800adb8:	46bd      	mov	sp, r7
 800adba:	bd90      	pop	{r4, r7, pc}

0800adbc <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b088      	sub	sp, #32
 800adc0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800adc2:	f107 0308 	add.w	r3, r7, #8
 800adc6:	2218      	movs	r2, #24
 800adc8:	2100      	movs	r1, #0
 800adca:	4618      	mov	r0, r3
 800adcc:	f005 f892 	bl	800fef4 <memset>
  rq.ogf = OGF_HOST_CTL;
 800add0:	2303      	movs	r3, #3
 800add2:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 800add4:	2303      	movs	r3, #3
 800add6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800add8:	1dfb      	adds	r3, r7, #7
 800adda:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800addc:	2301      	movs	r3, #1
 800adde:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800ade0:	f107 0308 	add.w	r3, r7, #8
 800ade4:	2100      	movs	r1, #0
 800ade6:	4618      	mov	r0, r3
 800ade8:	f000 f994 	bl	800b114 <hci_send_req>
 800adec:	4603      	mov	r3, r0
 800adee:	2b00      	cmp	r3, #0
 800adf0:	da01      	bge.n	800adf6 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 800adf2:	23ff      	movs	r3, #255	@ 0xff
 800adf4:	e000      	b.n	800adf8 <hci_reset+0x3c>
  
  return status;  
 800adf6:	79fb      	ldrb	r3, [r7, #7]
}
 800adf8:	4618      	mov	r0, r3
 800adfa:	3720      	adds	r7, #32
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}

0800ae00 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b08e      	sub	sp, #56	@ 0x38
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	60f8      	str	r0, [r7, #12]
 800ae08:	60b9      	str	r1, [r7, #8]
 800ae0a:	607a      	str	r2, [r7, #4]
 800ae0c:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800ae0e:	f107 0314 	add.w	r3, r7, #20
 800ae12:	2209      	movs	r2, #9
 800ae14:	2100      	movs	r1, #0
 800ae16:	4618      	mov	r0, r3
 800ae18:	f005 f86c 	bl	800fef4 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ae1c:	f107 0320 	add.w	r3, r7, #32
 800ae20:	2218      	movs	r2, #24
 800ae22:	2100      	movs	r1, #0
 800ae24:	4618      	mov	r0, r3
 800ae26:	f005 f865 	bl	800fef4 <memset>
  rq.ogf = OGF_INFO_PARAM;
 800ae2a:	2304      	movs	r3, #4
 800ae2c:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 800ae2e:	2301      	movs	r3, #1
 800ae30:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 800ae32:	2300      	movs	r3, #0
 800ae34:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 800ae36:	2300      	movs	r3, #0
 800ae38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800ae3a:	f107 0314 	add.w	r3, r7, #20
 800ae3e:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 800ae40:	2309      	movs	r3, #9
 800ae42:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800ae44:	f107 0320 	add.w	r3, r7, #32
 800ae48:	2100      	movs	r1, #0
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	f000 f962 	bl	800b114 <hci_send_req>
 800ae50:	4603      	mov	r3, r0
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	da01      	bge.n	800ae5a <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800ae56:	23ff      	movs	r3, #255	@ 0xff
 800ae58:	e018      	b.n	800ae8c <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 800ae5a:	7d3b      	ldrb	r3, [r7, #20]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d001      	beq.n	800ae64 <hci_le_read_local_version+0x64>
    return resp.status;
 800ae60:	7d3b      	ldrb	r3, [r7, #20]
 800ae62:	e013      	b.n	800ae8c <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 800ae64:	7d7a      	ldrb	r2, [r7, #21]
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 800ae6a:	8afa      	ldrh	r2, [r7, #22]
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 800ae70:	7e3a      	ldrb	r2, [r7, #24]
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800ae76:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800ae7a:	b29a      	uxth	r2, r3
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 800ae80:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800ae84:	b29a      	uxth	r2, r3
 800ae86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae88:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800ae8a:	2300      	movs	r3, #0
}
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	3738      	adds	r7, #56	@ 0x38
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}

0800ae94 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b092      	sub	sp, #72	@ 0x48
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	6039      	str	r1, [r7, #0]
 800ae9e:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 800aea0:	f107 0310 	add.w	r3, r7, #16
 800aea4:	2220      	movs	r2, #32
 800aea6:	2100      	movs	r1, #0
 800aea8:	4618      	mov	r0, r3
 800aeaa:	f005 f823 	bl	800fef4 <memset>
  scan_resp_cp.length = length;
 800aeae:	79fb      	ldrb	r3, [r7, #7]
 800aeb0:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 800aeb2:	79fb      	ldrb	r3, [r7, #7]
 800aeb4:	2b1f      	cmp	r3, #31
 800aeb6:	bf28      	it	cs
 800aeb8:	231f      	movcs	r3, #31
 800aeba:	b2db      	uxtb	r3, r3
 800aebc:	461a      	mov	r2, r3
 800aebe:	f107 0310 	add.w	r3, r7, #16
 800aec2:	3301      	adds	r3, #1
 800aec4:	6839      	ldr	r1, [r7, #0]
 800aec6:	4618      	mov	r0, r3
 800aec8:	f005 f893 	bl	800fff2 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800aecc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800aed0:	2218      	movs	r2, #24
 800aed2:	2100      	movs	r1, #0
 800aed4:	4618      	mov	r0, r3
 800aed6:	f005 f80d 	bl	800fef4 <memset>
  rq.ogf = OGF_LE_CTL;
 800aeda:	2308      	movs	r3, #8
 800aedc:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 800aede:	2309      	movs	r3, #9
 800aee0:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 800aee2:	f107 0310 	add.w	r3, r7, #16
 800aee6:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800aee8:	2320      	movs	r3, #32
 800aeea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 800aeec:	f107 030f 	add.w	r3, r7, #15
 800aef0:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 800aef2:	2301      	movs	r3, #1
 800aef4:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 800aef6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800aefa:	2100      	movs	r1, #0
 800aefc:	4618      	mov	r0, r3
 800aefe:	f000 f909 	bl	800b114 <hci_send_req>
 800af02:	4603      	mov	r3, r0
 800af04:	2b00      	cmp	r3, #0
 800af06:	da01      	bge.n	800af0c <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800af08:	23ff      	movs	r3, #255	@ 0xff
 800af0a:	e000      	b.n	800af0e <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 800af0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af0e:	4618      	mov	r0, r3
 800af10:	3748      	adds	r7, #72	@ 0x48
 800af12:	46bd      	mov	sp, r7
 800af14:	bd80      	pop	{r7, pc}

0800af16 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800af16:	b480      	push	{r7}
 800af18:	b085      	sub	sp, #20
 800af1a:	af00      	add	r7, sp, #0
 800af1c:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	3308      	adds	r3, #8
 800af22:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	781b      	ldrb	r3, [r3, #0]
 800af28:	2b04      	cmp	r3, #4
 800af2a:	d001      	beq.n	800af30 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800af2c:	2301      	movs	r3, #1
 800af2e:	e00c      	b.n	800af4a <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	3302      	adds	r3, #2
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	461a      	mov	r2, r3
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800af3e:	3b03      	subs	r3, #3
 800af40:	429a      	cmp	r2, r3
 800af42:	d001      	beq.n	800af48 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800af44:	2302      	movs	r3, #2
 800af46:	e000      	b.n	800af4a <verify_packet+0x34>
  
  return 0;      
 800af48:	2300      	movs	r3, #0
}
 800af4a:	4618      	mov	r0, r3
 800af4c:	3714      	adds	r7, #20
 800af4e:	46bd      	mov	sp, r7
 800af50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af54:	4770      	bx	lr
	...

0800af58 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b0a6      	sub	sp, #152	@ 0x98
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	607b      	str	r3, [r7, #4]
 800af60:	4603      	mov	r3, r0
 800af62:	81fb      	strh	r3, [r7, #14]
 800af64:	460b      	mov	r3, r1
 800af66:	81bb      	strh	r3, [r7, #12]
 800af68:	4613      	mov	r3, r2
 800af6a:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800af6c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800af70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af74:	b21a      	sxth	r2, r3
 800af76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800af7a:	029b      	lsls	r3, r3, #10
 800af7c:	b21b      	sxth	r3, r3
 800af7e:	4313      	orrs	r3, r2
 800af80:	b21b      	sxth	r3, r3
 800af82:	b29b      	uxth	r3, r3
 800af84:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800af86:	7afb      	ldrb	r3, [r7, #11]
 800af88:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800af8a:	2301      	movs	r3, #1
 800af8c:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800af8e:	f107 0318 	add.w	r3, r7, #24
 800af92:	3301      	adds	r3, #1
 800af94:	461a      	mov	r2, r3
 800af96:	f107 0314 	add.w	r3, r7, #20
 800af9a:	8819      	ldrh	r1, [r3, #0]
 800af9c:	789b      	ldrb	r3, [r3, #2]
 800af9e:	8011      	strh	r1, [r2, #0]
 800afa0:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800afa2:	f107 0318 	add.w	r3, r7, #24
 800afa6:	3304      	adds	r3, #4
 800afa8:	7afa      	ldrb	r2, [r7, #11]
 800afaa:	6879      	ldr	r1, [r7, #4]
 800afac:	4618      	mov	r0, r3
 800afae:	f005 f820 	bl	800fff2 <memcpy>
  
  if (hciContext.io.Send)
 800afb2:	4b09      	ldr	r3, [pc, #36]	@ (800afd8 <send_cmd+0x80>)
 800afb4:	691b      	ldr	r3, [r3, #16]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d009      	beq.n	800afce <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800afba:	4b07      	ldr	r3, [pc, #28]	@ (800afd8 <send_cmd+0x80>)
 800afbc:	691b      	ldr	r3, [r3, #16]
 800afbe:	7afa      	ldrb	r2, [r7, #11]
 800afc0:	b292      	uxth	r2, r2
 800afc2:	3204      	adds	r2, #4
 800afc4:	b291      	uxth	r1, r2
 800afc6:	f107 0218 	add.w	r2, r7, #24
 800afca:	4610      	mov	r0, r2
 800afcc:	4798      	blx	r3
  }
}
 800afce:	bf00      	nop
 800afd0:	3798      	adds	r7, #152	@ 0x98
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
 800afd6:	bf00      	nop
 800afd8:	20001078 	.word	0x20001078

0800afdc <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800afe6:	e00a      	b.n	800affe <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800afe8:	f107 030c 	add.w	r3, r7, #12
 800afec:	4619      	mov	r1, r3
 800afee:	6838      	ldr	r0, [r7, #0]
 800aff0:	f000 fae8 	bl	800b5c4 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	4619      	mov	r1, r3
 800aff8:	6878      	ldr	r0, [r7, #4]
 800affa:	f000 fa4f 	bl	800b49c <list_insert_head>
  while (!list_is_empty(src_list))
 800affe:	6838      	ldr	r0, [r7, #0]
 800b000:	f000 fa2a 	bl	800b458 <list_is_empty>
 800b004:	4603      	mov	r3, r0
 800b006:	2b00      	cmp	r3, #0
 800b008:	d0ee      	beq.n	800afe8 <move_list+0xc>
  }
}
 800b00a:	bf00      	nop
 800b00c:	bf00      	nop
 800b00e:	3710      	adds	r7, #16
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}

0800b014 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b082      	sub	sp, #8
 800b018:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800b01a:	e009      	b.n	800b030 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800b01c:	1d3b      	adds	r3, r7, #4
 800b01e:	4619      	mov	r1, r3
 800b020:	4809      	ldr	r0, [pc, #36]	@ (800b048 <free_event_list+0x34>)
 800b022:	f000 faa8 	bl	800b576 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	4619      	mov	r1, r3
 800b02a:	4808      	ldr	r0, [pc, #32]	@ (800b04c <free_event_list+0x38>)
 800b02c:	f000 fa5c 	bl	800b4e8 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800b030:	4806      	ldr	r0, [pc, #24]	@ (800b04c <free_event_list+0x38>)
 800b032:	f000 faee 	bl	800b612 <list_get_size>
 800b036:	4603      	mov	r3, r0
 800b038:	2b01      	cmp	r3, #1
 800b03a:	ddef      	ble.n	800b01c <free_event_list+0x8>
  }
}
 800b03c:	bf00      	nop
 800b03e:	bf00      	nop
 800b040:	3708      	adds	r7, #8
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}
 800b046:	bf00      	nop
 800b048:	20000db4 	.word	0x20000db4
 800b04c:	20000dac 	.word	0x20000dac

0800b050 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b084      	sub	sp, #16
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
 800b058:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d002      	beq.n	800b066 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800b060:	4a18      	ldr	r2, [pc, #96]	@ (800b0c4 <hci_init+0x74>)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800b066:	4818      	ldr	r0, [pc, #96]	@ (800b0c8 <hci_init+0x78>)
 800b068:	f000 f9e6 	bl	800b438 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800b06c:	4817      	ldr	r0, [pc, #92]	@ (800b0cc <hci_init+0x7c>)
 800b06e:	f000 f9e3 	bl	800b438 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800b072:	f7f7 f855 	bl	8002120 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800b076:	2300      	movs	r3, #0
 800b078:	73fb      	strb	r3, [r7, #15]
 800b07a:	e00c      	b.n	800b096 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800b07c:	7bfb      	ldrb	r3, [r7, #15]
 800b07e:	228c      	movs	r2, #140	@ 0x8c
 800b080:	fb02 f303 	mul.w	r3, r2, r3
 800b084:	4a12      	ldr	r2, [pc, #72]	@ (800b0d0 <hci_init+0x80>)
 800b086:	4413      	add	r3, r2
 800b088:	4619      	mov	r1, r3
 800b08a:	480f      	ldr	r0, [pc, #60]	@ (800b0c8 <hci_init+0x78>)
 800b08c:	f000 fa2c 	bl	800b4e8 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800b090:	7bfb      	ldrb	r3, [r7, #15]
 800b092:	3301      	adds	r3, #1
 800b094:	73fb      	strb	r3, [r7, #15]
 800b096:	7bfb      	ldrb	r3, [r7, #15]
 800b098:	2b04      	cmp	r3, #4
 800b09a:	d9ef      	bls.n	800b07c <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800b09c:	4b09      	ldr	r3, [pc, #36]	@ (800b0c4 <hci_init+0x74>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d003      	beq.n	800b0ac <hci_init+0x5c>
 800b0a4:	4b07      	ldr	r3, [pc, #28]	@ (800b0c4 <hci_init+0x74>)
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	2000      	movs	r0, #0
 800b0aa:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800b0ac:	4b05      	ldr	r3, [pc, #20]	@ (800b0c4 <hci_init+0x74>)
 800b0ae:	689b      	ldr	r3, [r3, #8]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d002      	beq.n	800b0ba <hci_init+0x6a>
 800b0b4:	4b03      	ldr	r3, [pc, #12]	@ (800b0c4 <hci_init+0x74>)
 800b0b6:	689b      	ldr	r3, [r3, #8]
 800b0b8:	4798      	blx	r3
}
 800b0ba:	bf00      	nop
 800b0bc:	3710      	adds	r7, #16
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}
 800b0c2:	bf00      	nop
 800b0c4:	20001078 	.word	0x20001078
 800b0c8:	20000dac 	.word	0x20000dac
 800b0cc:	20000db4 	.word	0x20000db4
 800b0d0:	20000dbc 	.word	0x20000dbc

0800b0d4 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 800b0d4:	b480      	push	{r7}
 800b0d6:	b083      	sub	sp, #12
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	4a0b      	ldr	r2, [pc, #44]	@ (800b110 <hci_register_io_bus+0x3c>)
 800b0e2:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	68db      	ldr	r3, [r3, #12]
 800b0e8:	4a09      	ldr	r2, [pc, #36]	@ (800b110 <hci_register_io_bus+0x3c>)
 800b0ea:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	691b      	ldr	r3, [r3, #16]
 800b0f0:	4a07      	ldr	r2, [pc, #28]	@ (800b110 <hci_register_io_bus+0x3c>)
 800b0f2:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	699b      	ldr	r3, [r3, #24]
 800b0f8:	4a05      	ldr	r2, [pc, #20]	@ (800b110 <hci_register_io_bus+0x3c>)
 800b0fa:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	689b      	ldr	r3, [r3, #8]
 800b100:	4a03      	ldr	r2, [pc, #12]	@ (800b110 <hci_register_io_bus+0x3c>)
 800b102:	6093      	str	r3, [r2, #8]
}
 800b104:	bf00      	nop
 800b106:	370c      	adds	r7, #12
 800b108:	46bd      	mov	sp, r7
 800b10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10e:	4770      	bx	lr
 800b110:	20001078 	.word	0x20001078

0800b114 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b08e      	sub	sp, #56	@ 0x38
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
 800b11c:	460b      	mov	r3, r1
 800b11e:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	885b      	ldrh	r3, [r3, #2]
 800b124:	b21b      	sxth	r3, r3
 800b126:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b12a:	b21a      	sxth	r2, r3
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	881b      	ldrh	r3, [r3, #0]
 800b130:	b21b      	sxth	r3, r3
 800b132:	029b      	lsls	r3, r3, #10
 800b134:	b21b      	sxth	r3, r3
 800b136:	4313      	orrs	r3, r2
 800b138:	b21b      	sxth	r3, r3
 800b13a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800b13c:	2300      	movs	r3, #0
 800b13e:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800b140:	f107 0308 	add.w	r3, r7, #8
 800b144:	4618      	mov	r0, r3
 800b146:	f000 f977 	bl	800b438 <list_init_head>

  free_event_list();
 800b14a:	f7ff ff63 	bl	800b014 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	8818      	ldrh	r0, [r3, #0]
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	8859      	ldrh	r1, [r3, #2]
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	68db      	ldr	r3, [r3, #12]
 800b15a:	b2da      	uxtb	r2, r3
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	689b      	ldr	r3, [r3, #8]
 800b160:	f7ff fefa 	bl	800af58 <send_cmd>
  
  if (async)
 800b164:	78fb      	ldrb	r3, [r7, #3]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d001      	beq.n	800b16e <hci_send_req+0x5a>
  {
    return 0;
 800b16a:	2300      	movs	r3, #0
 800b16c:	e0e2      	b.n	800b334 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800b16e:	f7f9 fd19 	bl	8004ba4 <HAL_GetTick>
 800b172:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800b174:	f7f9 fd16 	bl	8004ba4 <HAL_GetTick>
 800b178:	4602      	mov	r2, r0
 800b17a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b17c:	1ad3      	subs	r3, r2, r3
 800b17e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b182:	f200 80b3 	bhi.w	800b2ec <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800b186:	486d      	ldr	r0, [pc, #436]	@ (800b33c <hci_send_req+0x228>)
 800b188:	f000 f966 	bl	800b458 <list_is_empty>
 800b18c:	4603      	mov	r3, r0
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d000      	beq.n	800b194 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800b192:	e7ef      	b.n	800b174 <hci_send_req+0x60>
      {
        break;
 800b194:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800b196:	f107 0310 	add.w	r3, r7, #16
 800b19a:	4619      	mov	r1, r3
 800b19c:	4867      	ldr	r0, [pc, #412]	@ (800b33c <hci_send_req+0x228>)
 800b19e:	f000 f9ea 	bl	800b576 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800b1a2:	693b      	ldr	r3, [r7, #16]
 800b1a4:	3308      	adds	r3, #8
 800b1a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800b1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1aa:	781b      	ldrb	r3, [r3, #0]
 800b1ac:	2b04      	cmp	r3, #4
 800b1ae:	d17f      	bne.n	800b2b0 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 800b1b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1b2:	3301      	adds	r3, #1
 800b1b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	3308      	adds	r3, #8
 800b1ba:	3303      	adds	r3, #3
 800b1bc:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800b1be:	693b      	ldr	r3, [r7, #16]
 800b1c0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800b1c4:	3b03      	subs	r3, #3
 800b1c6:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800b1c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1ca:	781b      	ldrb	r3, [r3, #0]
 800b1cc:	2b3e      	cmp	r3, #62	@ 0x3e
 800b1ce:	d04c      	beq.n	800b26a <hci_send_req+0x156>
 800b1d0:	2b3e      	cmp	r3, #62	@ 0x3e
 800b1d2:	dc68      	bgt.n	800b2a6 <hci_send_req+0x192>
 800b1d4:	2b10      	cmp	r3, #16
 800b1d6:	f000 808b 	beq.w	800b2f0 <hci_send_req+0x1dc>
 800b1da:	2b10      	cmp	r3, #16
 800b1dc:	dc63      	bgt.n	800b2a6 <hci_send_req+0x192>
 800b1de:	2b0e      	cmp	r3, #14
 800b1e0:	d023      	beq.n	800b22a <hci_send_req+0x116>
 800b1e2:	2b0f      	cmp	r3, #15
 800b1e4:	d15f      	bne.n	800b2a6 <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800b1e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e8:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800b1ea:	69bb      	ldr	r3, [r7, #24]
 800b1ec:	885b      	ldrh	r3, [r3, #2]
 800b1ee:	b29b      	uxth	r3, r3
 800b1f0:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d17e      	bne.n	800b2f4 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	685b      	ldr	r3, [r3, #4]
 800b1fa:	2b0f      	cmp	r3, #15
 800b1fc:	d004      	beq.n	800b208 <hci_send_req+0xf4>
          if (cs->status) {
 800b1fe:	69bb      	ldr	r3, [r7, #24]
 800b200:	781b      	ldrb	r3, [r3, #0]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d051      	beq.n	800b2aa <hci_send_req+0x196>
            goto failed;
 800b206:	e078      	b.n	800b2fa <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	695a      	ldr	r2, [r3, #20]
 800b20c:	6a3b      	ldr	r3, [r7, #32]
 800b20e:	429a      	cmp	r2, r3
 800b210:	bf28      	it	cs
 800b212:	461a      	movcs	r2, r3
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6918      	ldr	r0, [r3, #16]
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	695b      	ldr	r3, [r3, #20]
 800b220:	461a      	mov	r2, r3
 800b222:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b224:	f004 fee5 	bl	800fff2 <memcpy>
        goto done;
 800b228:	e078      	b.n	800b31c <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800b22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b22c:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b234:	b29b      	uxth	r3, r3
 800b236:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b238:	429a      	cmp	r2, r3
 800b23a:	d15d      	bne.n	800b2f8 <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 800b23c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b23e:	3303      	adds	r3, #3
 800b240:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800b242:	6a3b      	ldr	r3, [r7, #32]
 800b244:	3b03      	subs	r3, #3
 800b246:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	695a      	ldr	r2, [r3, #20]
 800b24c:	6a3b      	ldr	r3, [r7, #32]
 800b24e:	429a      	cmp	r2, r3
 800b250:	bf28      	it	cs
 800b252:	461a      	movcs	r2, r3
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	6918      	ldr	r0, [r3, #16]
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	695b      	ldr	r3, [r3, #20]
 800b260:	461a      	mov	r2, r3
 800b262:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b264:	f004 fec5 	bl	800fff2 <memcpy>
        goto done;
 800b268:	e058      	b.n	800b31c <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800b26a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b26c:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800b26e:	69fb      	ldr	r3, [r7, #28]
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	461a      	mov	r2, r3
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	685b      	ldr	r3, [r3, #4]
 800b278:	429a      	cmp	r2, r3
 800b27a:	d118      	bne.n	800b2ae <hci_send_req+0x19a>
          break;
      
        len -= 1;
 800b27c:	6a3b      	ldr	r3, [r7, #32]
 800b27e:	3b01      	subs	r3, #1
 800b280:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	695a      	ldr	r2, [r3, #20]
 800b286:	6a3b      	ldr	r3, [r7, #32]
 800b288:	429a      	cmp	r2, r3
 800b28a:	bf28      	it	cs
 800b28c:	461a      	movcs	r2, r3
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6918      	ldr	r0, [r3, #16]
 800b296:	69fb      	ldr	r3, [r7, #28]
 800b298:	1c59      	adds	r1, r3, #1
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	695b      	ldr	r3, [r3, #20]
 800b29e:	461a      	mov	r2, r3
 800b2a0:	f004 fea7 	bl	800fff2 <memcpy>
        goto done;
 800b2a4:	e03a      	b.n	800b31c <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 800b2a6:	bf00      	nop
 800b2a8:	e002      	b.n	800b2b0 <hci_send_req+0x19c>
          break;
 800b2aa:	bf00      	nop
 800b2ac:	e000      	b.n	800b2b0 <hci_send_req+0x19c>
          break;
 800b2ae:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800b2b0:	4823      	ldr	r0, [pc, #140]	@ (800b340 <hci_send_req+0x22c>)
 800b2b2:	f000 f8d1 	bl	800b458 <list_is_empty>
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d00d      	beq.n	800b2d8 <hci_send_req+0x1c4>
 800b2bc:	481f      	ldr	r0, [pc, #124]	@ (800b33c <hci_send_req+0x228>)
 800b2be:	f000 f8cb 	bl	800b458 <list_is_empty>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d007      	beq.n	800b2d8 <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800b2c8:	693b      	ldr	r3, [r7, #16]
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	481c      	ldr	r0, [pc, #112]	@ (800b340 <hci_send_req+0x22c>)
 800b2ce:	f000 f90b 	bl	800b4e8 <list_insert_tail>
      hciReadPacket=NULL;
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	613b      	str	r3, [r7, #16]
 800b2d6:	e008      	b.n	800b2ea <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800b2d8:	693a      	ldr	r2, [r7, #16]
 800b2da:	f107 0308 	add.w	r3, r7, #8
 800b2de:	4611      	mov	r1, r2
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	f000 f901 	bl	800b4e8 <list_insert_tail>
      hciReadPacket=NULL;
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	613b      	str	r3, [r7, #16]
  {
 800b2ea:	e740      	b.n	800b16e <hci_send_req+0x5a>
        goto failed;
 800b2ec:	bf00      	nop
 800b2ee:	e004      	b.n	800b2fa <hci_send_req+0x1e6>
        goto failed;
 800b2f0:	bf00      	nop
 800b2f2:	e002      	b.n	800b2fa <hci_send_req+0x1e6>
          goto failed;
 800b2f4:	bf00      	nop
 800b2f6:	e000      	b.n	800b2fa <hci_send_req+0x1e6>
          goto failed;
 800b2f8:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d004      	beq.n	800b30a <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	4619      	mov	r1, r3
 800b304:	480e      	ldr	r0, [pc, #56]	@ (800b340 <hci_send_req+0x22c>)
 800b306:	f000 f8c9 	bl	800b49c <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800b30a:	f107 0308 	add.w	r3, r7, #8
 800b30e:	4619      	mov	r1, r3
 800b310:	480a      	ldr	r0, [pc, #40]	@ (800b33c <hci_send_req+0x228>)
 800b312:	f7ff fe63 	bl	800afdc <move_list>

  return -1;
 800b316:	f04f 33ff 	mov.w	r3, #4294967295
 800b31a:	e00b      	b.n	800b334 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	4619      	mov	r1, r3
 800b320:	4807      	ldr	r0, [pc, #28]	@ (800b340 <hci_send_req+0x22c>)
 800b322:	f000 f8bb 	bl	800b49c <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800b326:	f107 0308 	add.w	r3, r7, #8
 800b32a:	4619      	mov	r1, r3
 800b32c:	4803      	ldr	r0, [pc, #12]	@ (800b33c <hci_send_req+0x228>)
 800b32e:	f7ff fe55 	bl	800afdc <move_list>

  return 0;
 800b332:	2300      	movs	r3, #0
}
 800b334:	4618      	mov	r0, r3
 800b336:	3738      	adds	r7, #56	@ 0x38
 800b338:	46bd      	mov	sp, r7
 800b33a:	bd80      	pop	{r7, pc}
 800b33c:	20000db4 	.word	0x20000db4
 800b340:	20000dac 	.word	0x20000dac

0800b344 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b082      	sub	sp, #8
 800b348:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800b34a:	2300      	movs	r3, #0
 800b34c:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800b34e:	e013      	b.n	800b378 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800b350:	1d3b      	adds	r3, r7, #4
 800b352:	4619      	mov	r1, r3
 800b354:	480e      	ldr	r0, [pc, #56]	@ (800b390 <hci_user_evt_proc+0x4c>)
 800b356:	f000 f90e 	bl	800b576 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800b35a:	4b0e      	ldr	r3, [pc, #56]	@ (800b394 <hci_user_evt_proc+0x50>)
 800b35c:	69db      	ldr	r3, [r3, #28]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d005      	beq.n	800b36e <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800b362:	4b0c      	ldr	r3, [pc, #48]	@ (800b394 <hci_user_evt_proc+0x50>)
 800b364:	69db      	ldr	r3, [r3, #28]
 800b366:	687a      	ldr	r2, [r7, #4]
 800b368:	3208      	adds	r2, #8
 800b36a:	4610      	mov	r0, r2
 800b36c:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	4619      	mov	r1, r3
 800b372:	4809      	ldr	r0, [pc, #36]	@ (800b398 <hci_user_evt_proc+0x54>)
 800b374:	f000 f8b8 	bl	800b4e8 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800b378:	4805      	ldr	r0, [pc, #20]	@ (800b390 <hci_user_evt_proc+0x4c>)
 800b37a:	f000 f86d 	bl	800b458 <list_is_empty>
 800b37e:	4603      	mov	r3, r0
 800b380:	2b00      	cmp	r3, #0
 800b382:	d0e5      	beq.n	800b350 <hci_user_evt_proc+0xc>
  }
}
 800b384:	bf00      	nop
 800b386:	bf00      	nop
 800b388:	3708      	adds	r7, #8
 800b38a:	46bd      	mov	sp, r7
 800b38c:	bd80      	pop	{r7, pc}
 800b38e:	bf00      	nop
 800b390:	20000db4 	.word	0x20000db4
 800b394:	20001078 	.word	0x20001078
 800b398:	20000dac 	.word	0x20000dac

0800b39c <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b086      	sub	sp, #24
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800b3ac:	481f      	ldr	r0, [pc, #124]	@ (800b42c <hci_notify_asynch_evt+0x90>)
 800b3ae:	f000 f853 	bl	800b458 <list_is_empty>
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d132      	bne.n	800b41e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800b3b8:	f107 030c 	add.w	r3, r7, #12
 800b3bc:	4619      	mov	r1, r3
 800b3be:	481b      	ldr	r0, [pc, #108]	@ (800b42c <hci_notify_asynch_evt+0x90>)
 800b3c0:	f000 f8d9 	bl	800b576 <list_remove_head>
    
    if (hciContext.io.Receive)
 800b3c4:	4b1a      	ldr	r3, [pc, #104]	@ (800b430 <hci_notify_asynch_evt+0x94>)
 800b3c6:	68db      	ldr	r3, [r3, #12]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d02a      	beq.n	800b422 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800b3cc:	4b18      	ldr	r3, [pc, #96]	@ (800b430 <hci_notify_asynch_evt+0x94>)
 800b3ce:	68db      	ldr	r3, [r3, #12]
 800b3d0:	68fa      	ldr	r2, [r7, #12]
 800b3d2:	3208      	adds	r2, #8
 800b3d4:	2180      	movs	r1, #128	@ 0x80
 800b3d6:	4610      	mov	r0, r2
 800b3d8:	4798      	blx	r3
 800b3da:	4603      	mov	r3, r0
 800b3dc:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800b3de:	7cfb      	ldrb	r3, [r7, #19]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d016      	beq.n	800b412 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	7cfa      	ldrb	r2, [r7, #19]
 800b3e8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f7ff fd91 	bl	800af16 <verify_packet>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d105      	bne.n	800b406 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	4619      	mov	r1, r3
 800b3fe:	480d      	ldr	r0, [pc, #52]	@ (800b434 <hci_notify_asynch_evt+0x98>)
 800b400:	f000 f872 	bl	800b4e8 <list_insert_tail>
 800b404:	e00d      	b.n	800b422 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	4619      	mov	r1, r3
 800b40a:	4808      	ldr	r0, [pc, #32]	@ (800b42c <hci_notify_asynch_evt+0x90>)
 800b40c:	f000 f846 	bl	800b49c <list_insert_head>
 800b410:	e007      	b.n	800b422 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	4619      	mov	r1, r3
 800b416:	4805      	ldr	r0, [pc, #20]	@ (800b42c <hci_notify_asynch_evt+0x90>)
 800b418:	f000 f840 	bl	800b49c <list_insert_head>
 800b41c:	e001      	b.n	800b422 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800b41e:	2301      	movs	r3, #1
 800b420:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800b422:	697b      	ldr	r3, [r7, #20]

}
 800b424:	4618      	mov	r0, r3
 800b426:	3718      	adds	r7, #24
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}
 800b42c:	20000dac 	.word	0x20000dac
 800b430:	20001078 	.word	0x20001078
 800b434:	20000db4 	.word	0x20000db4

0800b438 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800b438:	b480      	push	{r7}
 800b43a:	b083      	sub	sp, #12
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	687a      	ldr	r2, [r7, #4]
 800b44a:	605a      	str	r2, [r3, #4]
}
 800b44c:	bf00      	nop
 800b44e:	370c      	adds	r7, #12
 800b450:	46bd      	mov	sp, r7
 800b452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b456:	4770      	bx	lr

0800b458 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800b458:	b480      	push	{r7}
 800b45a:	b087      	sub	sp, #28
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b460:	f3ef 8310 	mrs	r3, PRIMASK
 800b464:	60fb      	str	r3, [r7, #12]
  return(result);
 800b466:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b468:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b46a:	b672      	cpsid	i
}
 800b46c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	687a      	ldr	r2, [r7, #4]
 800b474:	429a      	cmp	r2, r3
 800b476:	d102      	bne.n	800b47e <list_is_empty+0x26>
  {
    return_value = 1;
 800b478:	2301      	movs	r3, #1
 800b47a:	75fb      	strb	r3, [r7, #23]
 800b47c:	e001      	b.n	800b482 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800b47e:	2300      	movs	r3, #0
 800b480:	75fb      	strb	r3, [r7, #23]
 800b482:	693b      	ldr	r3, [r7, #16]
 800b484:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	f383 8810 	msr	PRIMASK, r3
}
 800b48c:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800b48e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b490:	4618      	mov	r0, r3
 800b492:	371c      	adds	r7, #28
 800b494:	46bd      	mov	sp, r7
 800b496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49a:	4770      	bx	lr

0800b49c <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800b49c:	b480      	push	{r7}
 800b49e:	b087      	sub	sp, #28
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b4a6:	f3ef 8310 	mrs	r3, PRIMASK
 800b4aa:	60fb      	str	r3, [r7, #12]
  return(result);
 800b4ac:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b4ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b4b0:	b672      	cpsid	i
}
 800b4b2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681a      	ldr	r2, [r3, #0]
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	687a      	ldr	r2, [r7, #4]
 800b4c0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	683a      	ldr	r2, [r7, #0]
 800b4c6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	683a      	ldr	r2, [r7, #0]
 800b4ce:	605a      	str	r2, [r3, #4]
 800b4d0:	697b      	ldr	r3, [r7, #20]
 800b4d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b4d4:	693b      	ldr	r3, [r7, #16]
 800b4d6:	f383 8810 	msr	PRIMASK, r3
}
 800b4da:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800b4dc:	bf00      	nop
 800b4de:	371c      	adds	r7, #28
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e6:	4770      	bx	lr

0800b4e8 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b087      	sub	sp, #28
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
 800b4f0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b4f2:	f3ef 8310 	mrs	r3, PRIMASK
 800b4f6:	60fb      	str	r3, [r7, #12]
  return(result);
 800b4f8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b4fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b4fc:	b672      	cpsid	i
}
 800b4fe:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	687a      	ldr	r2, [r7, #4]
 800b504:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	685a      	ldr	r2, [r3, #4]
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	683a      	ldr	r2, [r7, #0]
 800b512:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	685b      	ldr	r3, [r3, #4]
 800b518:	683a      	ldr	r2, [r7, #0]
 800b51a:	601a      	str	r2, [r3, #0]
 800b51c:	697b      	ldr	r3, [r7, #20]
 800b51e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b520:	693b      	ldr	r3, [r7, #16]
 800b522:	f383 8810 	msr	PRIMASK, r3
}
 800b526:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800b528:	bf00      	nop
 800b52a:	371c      	adds	r7, #28
 800b52c:	46bd      	mov	sp, r7
 800b52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b532:	4770      	bx	lr

0800b534 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800b534:	b480      	push	{r7}
 800b536:	b087      	sub	sp, #28
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b53c:	f3ef 8310 	mrs	r3, PRIMASK
 800b540:	60fb      	str	r3, [r7, #12]
  return(result);
 800b542:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b544:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b546:	b672      	cpsid	i
}
 800b548:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	685b      	ldr	r3, [r3, #4]
 800b54e:	687a      	ldr	r2, [r7, #4]
 800b550:	6812      	ldr	r2, [r2, #0]
 800b552:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	687a      	ldr	r2, [r7, #4]
 800b55a:	6852      	ldr	r2, [r2, #4]
 800b55c:	605a      	str	r2, [r3, #4]
 800b55e:	697b      	ldr	r3, [r7, #20]
 800b560:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b562:	693b      	ldr	r3, [r7, #16]
 800b564:	f383 8810 	msr	PRIMASK, r3
}
 800b568:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800b56a:	bf00      	nop
 800b56c:	371c      	adds	r7, #28
 800b56e:	46bd      	mov	sp, r7
 800b570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b574:	4770      	bx	lr

0800b576 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800b576:	b580      	push	{r7, lr}
 800b578:	b086      	sub	sp, #24
 800b57a:	af00      	add	r7, sp, #0
 800b57c:	6078      	str	r0, [r7, #4]
 800b57e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b580:	f3ef 8310 	mrs	r3, PRIMASK
 800b584:	60fb      	str	r3, [r7, #12]
  return(result);
 800b586:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b588:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b58a:	b672      	cpsid	i
}
 800b58c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	681a      	ldr	r2, [r3, #0]
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	4618      	mov	r0, r3
 800b59c:	f7ff ffca 	bl	800b534 <list_remove_node>
  (*node)->next = NULL;
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	605a      	str	r2, [r3, #4]
 800b5b0:	697b      	ldr	r3, [r7, #20]
 800b5b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b5b4:	693b      	ldr	r3, [r7, #16]
 800b5b6:	f383 8810 	msr	PRIMASK, r3
}
 800b5ba:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800b5bc:	bf00      	nop
 800b5be:	3718      	adds	r7, #24
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	bd80      	pop	{r7, pc}

0800b5c4 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b086      	sub	sp, #24
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b5ce:	f3ef 8310 	mrs	r3, PRIMASK
 800b5d2:	60fb      	str	r3, [r7, #12]
  return(result);
 800b5d4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b5d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b5d8:	b672      	cpsid	i
}
 800b5da:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	685a      	ldr	r2, [r3, #4]
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	685b      	ldr	r3, [r3, #4]
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	f7ff ffa3 	bl	800b534 <list_remove_node>
  (*node)->next = NULL;
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	605a      	str	r2, [r3, #4]
 800b5fe:	697b      	ldr	r3, [r7, #20]
 800b600:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	f383 8810 	msr	PRIMASK, r3
}
 800b608:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800b60a:	bf00      	nop
 800b60c:	3718      	adds	r7, #24
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}

0800b612 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800b612:	b480      	push	{r7}
 800b614:	b089      	sub	sp, #36	@ 0x24
 800b616:	af00      	add	r7, sp, #0
 800b618:	6078      	str	r0, [r7, #4]
  int size = 0;
 800b61a:	2300      	movs	r3, #0
 800b61c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b61e:	f3ef 8310 	mrs	r3, PRIMASK
 800b622:	613b      	str	r3, [r7, #16]
  return(result);
 800b624:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b626:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b628:	b672      	cpsid	i
}
 800b62a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800b632:	e005      	b.n	800b640 <list_get_size+0x2e>
  {
    size++;
 800b634:	69fb      	ldr	r3, [r7, #28]
 800b636:	3301      	adds	r3, #1
 800b638:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800b63a:	69bb      	ldr	r3, [r7, #24]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800b640:	69ba      	ldr	r2, [r7, #24]
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	429a      	cmp	r2, r3
 800b646:	d1f5      	bne.n	800b634 <list_get_size+0x22>
 800b648:	697b      	ldr	r3, [r7, #20]
 800b64a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	f383 8810 	msr	PRIMASK, r3
}
 800b652:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 800b654:	69fb      	ldr	r3, [r7, #28]
}
 800b656:	4618      	mov	r0, r3
 800b658:	3724      	adds	r7, #36	@ 0x24
 800b65a:	46bd      	mov	sp, r7
 800b65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b660:	4770      	bx	lr
	...

0800b664 <__NVIC_SetPriority>:
{
 800b664:	b480      	push	{r7}
 800b666:	b083      	sub	sp, #12
 800b668:	af00      	add	r7, sp, #0
 800b66a:	4603      	mov	r3, r0
 800b66c:	6039      	str	r1, [r7, #0]
 800b66e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b674:	2b00      	cmp	r3, #0
 800b676:	db0a      	blt.n	800b68e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	b2da      	uxtb	r2, r3
 800b67c:	490c      	ldr	r1, [pc, #48]	@ (800b6b0 <__NVIC_SetPriority+0x4c>)
 800b67e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b682:	0112      	lsls	r2, r2, #4
 800b684:	b2d2      	uxtb	r2, r2
 800b686:	440b      	add	r3, r1
 800b688:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b68c:	e00a      	b.n	800b6a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	b2da      	uxtb	r2, r3
 800b692:	4908      	ldr	r1, [pc, #32]	@ (800b6b4 <__NVIC_SetPriority+0x50>)
 800b694:	79fb      	ldrb	r3, [r7, #7]
 800b696:	f003 030f 	and.w	r3, r3, #15
 800b69a:	3b04      	subs	r3, #4
 800b69c:	0112      	lsls	r2, r2, #4
 800b69e:	b2d2      	uxtb	r2, r2
 800b6a0:	440b      	add	r3, r1
 800b6a2:	761a      	strb	r2, [r3, #24]
}
 800b6a4:	bf00      	nop
 800b6a6:	370c      	adds	r7, #12
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr
 800b6b0:	e000e100 	.word	0xe000e100
 800b6b4:	e000ed00 	.word	0xe000ed00

0800b6b8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b6bc:	2100      	movs	r1, #0
 800b6be:	f06f 0004 	mvn.w	r0, #4
 800b6c2:	f7ff ffcf 	bl	800b664 <__NVIC_SetPriority>
#endif
}
 800b6c6:	bf00      	nop
 800b6c8:	bd80      	pop	{r7, pc}
	...

0800b6cc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b6cc:	b480      	push	{r7}
 800b6ce:	b083      	sub	sp, #12
 800b6d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b6d2:	f3ef 8305 	mrs	r3, IPSR
 800b6d6:	603b      	str	r3, [r7, #0]
  return(result);
 800b6d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d003      	beq.n	800b6e6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b6de:	f06f 0305 	mvn.w	r3, #5
 800b6e2:	607b      	str	r3, [r7, #4]
 800b6e4:	e00c      	b.n	800b700 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b6e6:	4b0a      	ldr	r3, [pc, #40]	@ (800b710 <osKernelInitialize+0x44>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d105      	bne.n	800b6fa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b6ee:	4b08      	ldr	r3, [pc, #32]	@ (800b710 <osKernelInitialize+0x44>)
 800b6f0:	2201      	movs	r2, #1
 800b6f2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	607b      	str	r3, [r7, #4]
 800b6f8:	e002      	b.n	800b700 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b6fa:	f04f 33ff 	mov.w	r3, #4294967295
 800b6fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b700:	687b      	ldr	r3, [r7, #4]
}
 800b702:	4618      	mov	r0, r3
 800b704:	370c      	adds	r7, #12
 800b706:	46bd      	mov	sp, r7
 800b708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70c:	4770      	bx	lr
 800b70e:	bf00      	nop
 800b710:	20001098 	.word	0x20001098

0800b714 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b714:	b580      	push	{r7, lr}
 800b716:	b082      	sub	sp, #8
 800b718:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b71a:	f3ef 8305 	mrs	r3, IPSR
 800b71e:	603b      	str	r3, [r7, #0]
  return(result);
 800b720:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b722:	2b00      	cmp	r3, #0
 800b724:	d003      	beq.n	800b72e <osKernelStart+0x1a>
    stat = osErrorISR;
 800b726:	f06f 0305 	mvn.w	r3, #5
 800b72a:	607b      	str	r3, [r7, #4]
 800b72c:	e010      	b.n	800b750 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b72e:	4b0b      	ldr	r3, [pc, #44]	@ (800b75c <osKernelStart+0x48>)
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	2b01      	cmp	r3, #1
 800b734:	d109      	bne.n	800b74a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b736:	f7ff ffbf 	bl	800b6b8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b73a:	4b08      	ldr	r3, [pc, #32]	@ (800b75c <osKernelStart+0x48>)
 800b73c:	2202      	movs	r2, #2
 800b73e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b740:	f001 fd3e 	bl	800d1c0 <vTaskStartScheduler>
      stat = osOK;
 800b744:	2300      	movs	r3, #0
 800b746:	607b      	str	r3, [r7, #4]
 800b748:	e002      	b.n	800b750 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b74a:	f04f 33ff 	mov.w	r3, #4294967295
 800b74e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b750:	687b      	ldr	r3, [r7, #4]
}
 800b752:	4618      	mov	r0, r3
 800b754:	3708      	adds	r7, #8
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}
 800b75a:	bf00      	nop
 800b75c:	20001098 	.word	0x20001098

0800b760 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b760:	b580      	push	{r7, lr}
 800b762:	b08e      	sub	sp, #56	@ 0x38
 800b764:	af04      	add	r7, sp, #16
 800b766:	60f8      	str	r0, [r7, #12]
 800b768:	60b9      	str	r1, [r7, #8]
 800b76a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b76c:	2300      	movs	r3, #0
 800b76e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b770:	f3ef 8305 	mrs	r3, IPSR
 800b774:	617b      	str	r3, [r7, #20]
  return(result);
 800b776:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d17e      	bne.n	800b87a <osThreadNew+0x11a>
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d07b      	beq.n	800b87a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b782:	2380      	movs	r3, #128	@ 0x80
 800b784:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b786:	2318      	movs	r3, #24
 800b788:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b78a:	2300      	movs	r3, #0
 800b78c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b78e:	f04f 33ff 	mov.w	r3, #4294967295
 800b792:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d045      	beq.n	800b826 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d002      	beq.n	800b7a8 <osThreadNew+0x48>
        name = attr->name;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	699b      	ldr	r3, [r3, #24]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d002      	beq.n	800b7b6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	699b      	ldr	r3, [r3, #24]
 800b7b4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b7b6:	69fb      	ldr	r3, [r7, #28]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d008      	beq.n	800b7ce <osThreadNew+0x6e>
 800b7bc:	69fb      	ldr	r3, [r7, #28]
 800b7be:	2b38      	cmp	r3, #56	@ 0x38
 800b7c0:	d805      	bhi.n	800b7ce <osThreadNew+0x6e>
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	f003 0301 	and.w	r3, r3, #1
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d001      	beq.n	800b7d2 <osThreadNew+0x72>
        return (NULL);
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	e054      	b.n	800b87c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	695b      	ldr	r3, [r3, #20]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d003      	beq.n	800b7e2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	695b      	ldr	r3, [r3, #20]
 800b7de:	089b      	lsrs	r3, r3, #2
 800b7e0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	689b      	ldr	r3, [r3, #8]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d00e      	beq.n	800b808 <osThreadNew+0xa8>
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	68db      	ldr	r3, [r3, #12]
 800b7ee:	2b5b      	cmp	r3, #91	@ 0x5b
 800b7f0:	d90a      	bls.n	800b808 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d006      	beq.n	800b808 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	695b      	ldr	r3, [r3, #20]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d002      	beq.n	800b808 <osThreadNew+0xa8>
        mem = 1;
 800b802:	2301      	movs	r3, #1
 800b804:	61bb      	str	r3, [r7, #24]
 800b806:	e010      	b.n	800b82a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	689b      	ldr	r3, [r3, #8]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d10c      	bne.n	800b82a <osThreadNew+0xca>
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	68db      	ldr	r3, [r3, #12]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d108      	bne.n	800b82a <osThreadNew+0xca>
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	691b      	ldr	r3, [r3, #16]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d104      	bne.n	800b82a <osThreadNew+0xca>
          mem = 0;
 800b820:	2300      	movs	r3, #0
 800b822:	61bb      	str	r3, [r7, #24]
 800b824:	e001      	b.n	800b82a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b826:	2300      	movs	r3, #0
 800b828:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b82a:	69bb      	ldr	r3, [r7, #24]
 800b82c:	2b01      	cmp	r3, #1
 800b82e:	d110      	bne.n	800b852 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b834:	687a      	ldr	r2, [r7, #4]
 800b836:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b838:	9202      	str	r2, [sp, #8]
 800b83a:	9301      	str	r3, [sp, #4]
 800b83c:	69fb      	ldr	r3, [r7, #28]
 800b83e:	9300      	str	r3, [sp, #0]
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	6a3a      	ldr	r2, [r7, #32]
 800b844:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b846:	68f8      	ldr	r0, [r7, #12]
 800b848:	f001 fade 	bl	800ce08 <xTaskCreateStatic>
 800b84c:	4603      	mov	r3, r0
 800b84e:	613b      	str	r3, [r7, #16]
 800b850:	e013      	b.n	800b87a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b852:	69bb      	ldr	r3, [r7, #24]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d110      	bne.n	800b87a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b858:	6a3b      	ldr	r3, [r7, #32]
 800b85a:	b29a      	uxth	r2, r3
 800b85c:	f107 0310 	add.w	r3, r7, #16
 800b860:	9301      	str	r3, [sp, #4]
 800b862:	69fb      	ldr	r3, [r7, #28]
 800b864:	9300      	str	r3, [sp, #0]
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b86a:	68f8      	ldr	r0, [r7, #12]
 800b86c:	f001 fb2c 	bl	800cec8 <xTaskCreate>
 800b870:	4603      	mov	r3, r0
 800b872:	2b01      	cmp	r3, #1
 800b874:	d001      	beq.n	800b87a <osThreadNew+0x11a>
            hTask = NULL;
 800b876:	2300      	movs	r3, #0
 800b878:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b87a:	693b      	ldr	r3, [r7, #16]
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	3728      	adds	r7, #40	@ 0x28
 800b880:	46bd      	mov	sp, r7
 800b882:	bd80      	pop	{r7, pc}

0800b884 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b884:	b580      	push	{r7, lr}
 800b886:	b084      	sub	sp, #16
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b88c:	f3ef 8305 	mrs	r3, IPSR
 800b890:	60bb      	str	r3, [r7, #8]
  return(result);
 800b892:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b894:	2b00      	cmp	r3, #0
 800b896:	d003      	beq.n	800b8a0 <osDelay+0x1c>
    stat = osErrorISR;
 800b898:	f06f 0305 	mvn.w	r3, #5
 800b89c:	60fb      	str	r3, [r7, #12]
 800b89e:	e007      	b.n	800b8b0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d002      	beq.n	800b8b0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	f001 fc52 	bl	800d154 <vTaskDelay>
    }
  }

  return (stat);
 800b8b0:	68fb      	ldr	r3, [r7, #12]
}
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	3710      	adds	r7, #16
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	bd80      	pop	{r7, pc}

0800b8ba <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800b8ba:	b580      	push	{r7, lr}
 800b8bc:	b08a      	sub	sp, #40	@ 0x28
 800b8be:	af02      	add	r7, sp, #8
 800b8c0:	60f8      	str	r0, [r7, #12]
 800b8c2:	60b9      	str	r1, [r7, #8]
 800b8c4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b8ca:	f3ef 8305 	mrs	r3, IPSR
 800b8ce:	613b      	str	r3, [r7, #16]
  return(result);
 800b8d0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d175      	bne.n	800b9c2 <osSemaphoreNew+0x108>
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d072      	beq.n	800b9c2 <osSemaphoreNew+0x108>
 800b8dc:	68ba      	ldr	r2, [r7, #8]
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	429a      	cmp	r2, r3
 800b8e2:	d86e      	bhi.n	800b9c2 <osSemaphoreNew+0x108>
    mem = -1;
 800b8e4:	f04f 33ff 	mov.w	r3, #4294967295
 800b8e8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d015      	beq.n	800b91c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	689b      	ldr	r3, [r3, #8]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d006      	beq.n	800b906 <osSemaphoreNew+0x4c>
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	68db      	ldr	r3, [r3, #12]
 800b8fc:	2b4f      	cmp	r3, #79	@ 0x4f
 800b8fe:	d902      	bls.n	800b906 <osSemaphoreNew+0x4c>
        mem = 1;
 800b900:	2301      	movs	r3, #1
 800b902:	61bb      	str	r3, [r7, #24]
 800b904:	e00c      	b.n	800b920 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	689b      	ldr	r3, [r3, #8]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d108      	bne.n	800b920 <osSemaphoreNew+0x66>
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	68db      	ldr	r3, [r3, #12]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d104      	bne.n	800b920 <osSemaphoreNew+0x66>
          mem = 0;
 800b916:	2300      	movs	r3, #0
 800b918:	61bb      	str	r3, [r7, #24]
 800b91a:	e001      	b.n	800b920 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800b91c:	2300      	movs	r3, #0
 800b91e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800b920:	69bb      	ldr	r3, [r7, #24]
 800b922:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b926:	d04c      	beq.n	800b9c2 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2b01      	cmp	r3, #1
 800b92c:	d128      	bne.n	800b980 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800b92e:	69bb      	ldr	r3, [r7, #24]
 800b930:	2b01      	cmp	r3, #1
 800b932:	d10a      	bne.n	800b94a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	689b      	ldr	r3, [r3, #8]
 800b938:	2203      	movs	r2, #3
 800b93a:	9200      	str	r2, [sp, #0]
 800b93c:	2200      	movs	r2, #0
 800b93e:	2100      	movs	r1, #0
 800b940:	2001      	movs	r0, #1
 800b942:	f000 fa9f 	bl	800be84 <xQueueGenericCreateStatic>
 800b946:	61f8      	str	r0, [r7, #28]
 800b948:	e005      	b.n	800b956 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800b94a:	2203      	movs	r2, #3
 800b94c:	2100      	movs	r1, #0
 800b94e:	2001      	movs	r0, #1
 800b950:	f000 fb15 	bl	800bf7e <xQueueGenericCreate>
 800b954:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800b956:	69fb      	ldr	r3, [r7, #28]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d022      	beq.n	800b9a2 <osSemaphoreNew+0xe8>
 800b95c:	68bb      	ldr	r3, [r7, #8]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d01f      	beq.n	800b9a2 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800b962:	2300      	movs	r3, #0
 800b964:	2200      	movs	r2, #0
 800b966:	2100      	movs	r1, #0
 800b968:	69f8      	ldr	r0, [r7, #28]
 800b96a:	f000 fbd5 	bl	800c118 <xQueueGenericSend>
 800b96e:	4603      	mov	r3, r0
 800b970:	2b01      	cmp	r3, #1
 800b972:	d016      	beq.n	800b9a2 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800b974:	69f8      	ldr	r0, [r7, #28]
 800b976:	f001 f873 	bl	800ca60 <vQueueDelete>
            hSemaphore = NULL;
 800b97a:	2300      	movs	r3, #0
 800b97c:	61fb      	str	r3, [r7, #28]
 800b97e:	e010      	b.n	800b9a2 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800b980:	69bb      	ldr	r3, [r7, #24]
 800b982:	2b01      	cmp	r3, #1
 800b984:	d108      	bne.n	800b998 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	689b      	ldr	r3, [r3, #8]
 800b98a:	461a      	mov	r2, r3
 800b98c:	68b9      	ldr	r1, [r7, #8]
 800b98e:	68f8      	ldr	r0, [r7, #12]
 800b990:	f000 fb53 	bl	800c03a <xQueueCreateCountingSemaphoreStatic>
 800b994:	61f8      	str	r0, [r7, #28]
 800b996:	e004      	b.n	800b9a2 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800b998:	68b9      	ldr	r1, [r7, #8]
 800b99a:	68f8      	ldr	r0, [r7, #12]
 800b99c:	f000 fb86 	bl	800c0ac <xQueueCreateCountingSemaphore>
 800b9a0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800b9a2:	69fb      	ldr	r3, [r7, #28]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d00c      	beq.n	800b9c2 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d003      	beq.n	800b9b6 <osSemaphoreNew+0xfc>
          name = attr->name;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	617b      	str	r3, [r7, #20]
 800b9b4:	e001      	b.n	800b9ba <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800b9ba:	6979      	ldr	r1, [r7, #20]
 800b9bc:	69f8      	ldr	r0, [r7, #28]
 800b9be:	f001 f99b 	bl	800ccf8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800b9c2:	69fb      	ldr	r3, [r7, #28]
}
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	3720      	adds	r7, #32
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	bd80      	pop	{r7, pc}

0800b9cc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b086      	sub	sp, #24
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
 800b9d4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800b9da:	2300      	movs	r3, #0
 800b9dc:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800b9de:	693b      	ldr	r3, [r7, #16]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d103      	bne.n	800b9ec <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800b9e4:	f06f 0303 	mvn.w	r3, #3
 800b9e8:	617b      	str	r3, [r7, #20]
 800b9ea:	e039      	b.n	800ba60 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b9ec:	f3ef 8305 	mrs	r3, IPSR
 800b9f0:	60fb      	str	r3, [r7, #12]
  return(result);
 800b9f2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d022      	beq.n	800ba3e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d003      	beq.n	800ba06 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800b9fe:	f06f 0303 	mvn.w	r3, #3
 800ba02:	617b      	str	r3, [r7, #20]
 800ba04:	e02c      	b.n	800ba60 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800ba06:	2300      	movs	r3, #0
 800ba08:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800ba0a:	f107 0308 	add.w	r3, r7, #8
 800ba0e:	461a      	mov	r2, r3
 800ba10:	2100      	movs	r1, #0
 800ba12:	6938      	ldr	r0, [r7, #16]
 800ba14:	f000 ffa2 	bl	800c95c <xQueueReceiveFromISR>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	2b01      	cmp	r3, #1
 800ba1c:	d003      	beq.n	800ba26 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800ba1e:	f06f 0302 	mvn.w	r3, #2
 800ba22:	617b      	str	r3, [r7, #20]
 800ba24:	e01c      	b.n	800ba60 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800ba26:	68bb      	ldr	r3, [r7, #8]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d019      	beq.n	800ba60 <osSemaphoreAcquire+0x94>
 800ba2c:	4b0f      	ldr	r3, [pc, #60]	@ (800ba6c <osSemaphoreAcquire+0xa0>)
 800ba2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba32:	601a      	str	r2, [r3, #0]
 800ba34:	f3bf 8f4f 	dsb	sy
 800ba38:	f3bf 8f6f 	isb	sy
 800ba3c:	e010      	b.n	800ba60 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800ba3e:	6839      	ldr	r1, [r7, #0]
 800ba40:	6938      	ldr	r0, [r7, #16]
 800ba42:	f000 fe7b 	bl	800c73c <xQueueSemaphoreTake>
 800ba46:	4603      	mov	r3, r0
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	d009      	beq.n	800ba60 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d003      	beq.n	800ba5a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800ba52:	f06f 0301 	mvn.w	r3, #1
 800ba56:	617b      	str	r3, [r7, #20]
 800ba58:	e002      	b.n	800ba60 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800ba5a:	f06f 0302 	mvn.w	r3, #2
 800ba5e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800ba60:	697b      	ldr	r3, [r7, #20]
}
 800ba62:	4618      	mov	r0, r3
 800ba64:	3718      	adds	r7, #24
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bd80      	pop	{r7, pc}
 800ba6a:	bf00      	nop
 800ba6c:	e000ed04 	.word	0xe000ed04

0800ba70 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b086      	sub	sp, #24
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800ba80:	693b      	ldr	r3, [r7, #16]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d103      	bne.n	800ba8e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800ba86:	f06f 0303 	mvn.w	r3, #3
 800ba8a:	617b      	str	r3, [r7, #20]
 800ba8c:	e02c      	b.n	800bae8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ba8e:	f3ef 8305 	mrs	r3, IPSR
 800ba92:	60fb      	str	r3, [r7, #12]
  return(result);
 800ba94:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d01a      	beq.n	800bad0 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ba9e:	f107 0308 	add.w	r3, r7, #8
 800baa2:	4619      	mov	r1, r3
 800baa4:	6938      	ldr	r0, [r7, #16]
 800baa6:	f000 fcd7 	bl	800c458 <xQueueGiveFromISR>
 800baaa:	4603      	mov	r3, r0
 800baac:	2b01      	cmp	r3, #1
 800baae:	d003      	beq.n	800bab8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800bab0:	f06f 0302 	mvn.w	r3, #2
 800bab4:	617b      	str	r3, [r7, #20]
 800bab6:	e017      	b.n	800bae8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800bab8:	68bb      	ldr	r3, [r7, #8]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d014      	beq.n	800bae8 <osSemaphoreRelease+0x78>
 800babe:	4b0d      	ldr	r3, [pc, #52]	@ (800baf4 <osSemaphoreRelease+0x84>)
 800bac0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bac4:	601a      	str	r2, [r3, #0]
 800bac6:	f3bf 8f4f 	dsb	sy
 800baca:	f3bf 8f6f 	isb	sy
 800bace:	e00b      	b.n	800bae8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800bad0:	2300      	movs	r3, #0
 800bad2:	2200      	movs	r2, #0
 800bad4:	2100      	movs	r1, #0
 800bad6:	6938      	ldr	r0, [r7, #16]
 800bad8:	f000 fb1e 	bl	800c118 <xQueueGenericSend>
 800badc:	4603      	mov	r3, r0
 800bade:	2b01      	cmp	r3, #1
 800bae0:	d002      	beq.n	800bae8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800bae2:	f06f 0302 	mvn.w	r3, #2
 800bae6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800bae8:	697b      	ldr	r3, [r7, #20]
}
 800baea:	4618      	mov	r0, r3
 800baec:	3718      	adds	r7, #24
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}
 800baf2:	bf00      	nop
 800baf4:	e000ed04 	.word	0xe000ed04

0800baf8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b08a      	sub	sp, #40	@ 0x28
 800bafc:	af02      	add	r7, sp, #8
 800bafe:	60f8      	str	r0, [r7, #12]
 800bb00:	60b9      	str	r1, [r7, #8]
 800bb02:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800bb04:	2300      	movs	r3, #0
 800bb06:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bb08:	f3ef 8305 	mrs	r3, IPSR
 800bb0c:	613b      	str	r3, [r7, #16]
  return(result);
 800bb0e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d15f      	bne.n	800bbd4 <osMessageQueueNew+0xdc>
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d05c      	beq.n	800bbd4 <osMessageQueueNew+0xdc>
 800bb1a:	68bb      	ldr	r3, [r7, #8]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d059      	beq.n	800bbd4 <osMessageQueueNew+0xdc>
    mem = -1;
 800bb20:	f04f 33ff 	mov.w	r3, #4294967295
 800bb24:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d029      	beq.n	800bb80 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	689b      	ldr	r3, [r3, #8]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d012      	beq.n	800bb5a <osMessageQueueNew+0x62>
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	68db      	ldr	r3, [r3, #12]
 800bb38:	2b4f      	cmp	r3, #79	@ 0x4f
 800bb3a:	d90e      	bls.n	800bb5a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d00a      	beq.n	800bb5a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	695a      	ldr	r2, [r3, #20]
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	68b9      	ldr	r1, [r7, #8]
 800bb4c:	fb01 f303 	mul.w	r3, r1, r3
 800bb50:	429a      	cmp	r2, r3
 800bb52:	d302      	bcc.n	800bb5a <osMessageQueueNew+0x62>
        mem = 1;
 800bb54:	2301      	movs	r3, #1
 800bb56:	61bb      	str	r3, [r7, #24]
 800bb58:	e014      	b.n	800bb84 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	689b      	ldr	r3, [r3, #8]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d110      	bne.n	800bb84 <osMessageQueueNew+0x8c>
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	68db      	ldr	r3, [r3, #12]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d10c      	bne.n	800bb84 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d108      	bne.n	800bb84 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	695b      	ldr	r3, [r3, #20]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d104      	bne.n	800bb84 <osMessageQueueNew+0x8c>
          mem = 0;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	61bb      	str	r3, [r7, #24]
 800bb7e:	e001      	b.n	800bb84 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800bb80:	2300      	movs	r3, #0
 800bb82:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800bb84:	69bb      	ldr	r3, [r7, #24]
 800bb86:	2b01      	cmp	r3, #1
 800bb88:	d10b      	bne.n	800bba2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	691a      	ldr	r2, [r3, #16]
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	689b      	ldr	r3, [r3, #8]
 800bb92:	2100      	movs	r1, #0
 800bb94:	9100      	str	r1, [sp, #0]
 800bb96:	68b9      	ldr	r1, [r7, #8]
 800bb98:	68f8      	ldr	r0, [r7, #12]
 800bb9a:	f000 f973 	bl	800be84 <xQueueGenericCreateStatic>
 800bb9e:	61f8      	str	r0, [r7, #28]
 800bba0:	e008      	b.n	800bbb4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800bba2:	69bb      	ldr	r3, [r7, #24]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d105      	bne.n	800bbb4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800bba8:	2200      	movs	r2, #0
 800bbaa:	68b9      	ldr	r1, [r7, #8]
 800bbac:	68f8      	ldr	r0, [r7, #12]
 800bbae:	f000 f9e6 	bl	800bf7e <xQueueGenericCreate>
 800bbb2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800bbb4:	69fb      	ldr	r3, [r7, #28]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d00c      	beq.n	800bbd4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d003      	beq.n	800bbc8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	617b      	str	r3, [r7, #20]
 800bbc6:	e001      	b.n	800bbcc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800bbc8:	2300      	movs	r3, #0
 800bbca:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800bbcc:	6979      	ldr	r1, [r7, #20]
 800bbce:	69f8      	ldr	r0, [r7, #28]
 800bbd0:	f001 f892 	bl	800ccf8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800bbd4:	69fb      	ldr	r3, [r7, #28]
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	3720      	adds	r7, #32
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd80      	pop	{r7, pc}
	...

0800bbe0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800bbe0:	b480      	push	{r7}
 800bbe2:	b085      	sub	sp, #20
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	60f8      	str	r0, [r7, #12]
 800bbe8:	60b9      	str	r1, [r7, #8]
 800bbea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	4a07      	ldr	r2, [pc, #28]	@ (800bc0c <vApplicationGetIdleTaskMemory+0x2c>)
 800bbf0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	4a06      	ldr	r2, [pc, #24]	@ (800bc10 <vApplicationGetIdleTaskMemory+0x30>)
 800bbf6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	2280      	movs	r2, #128	@ 0x80
 800bbfc:	601a      	str	r2, [r3, #0]
}
 800bbfe:	bf00      	nop
 800bc00:	3714      	adds	r7, #20
 800bc02:	46bd      	mov	sp, r7
 800bc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc08:	4770      	bx	lr
 800bc0a:	bf00      	nop
 800bc0c:	2000109c 	.word	0x2000109c
 800bc10:	200010f8 	.word	0x200010f8

0800bc14 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800bc14:	b480      	push	{r7}
 800bc16:	b085      	sub	sp, #20
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	60f8      	str	r0, [r7, #12]
 800bc1c:	60b9      	str	r1, [r7, #8]
 800bc1e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	4a07      	ldr	r2, [pc, #28]	@ (800bc40 <vApplicationGetTimerTaskMemory+0x2c>)
 800bc24:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800bc26:	68bb      	ldr	r3, [r7, #8]
 800bc28:	4a06      	ldr	r2, [pc, #24]	@ (800bc44 <vApplicationGetTimerTaskMemory+0x30>)
 800bc2a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bc32:	601a      	str	r2, [r3, #0]
}
 800bc34:	bf00      	nop
 800bc36:	3714      	adds	r7, #20
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3e:	4770      	bx	lr
 800bc40:	200012f8 	.word	0x200012f8
 800bc44:	20001354 	.word	0x20001354

0800bc48 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bc48:	b480      	push	{r7}
 800bc4a:	b083      	sub	sp, #12
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f103 0208 	add.w	r2, r3, #8
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f04f 32ff 	mov.w	r2, #4294967295
 800bc60:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	f103 0208 	add.w	r2, r3, #8
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f103 0208 	add.w	r2, r3, #8
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	2200      	movs	r2, #0
 800bc7a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bc7c:	bf00      	nop
 800bc7e:	370c      	adds	r7, #12
 800bc80:	46bd      	mov	sp, r7
 800bc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc86:	4770      	bx	lr

0800bc88 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bc88:	b480      	push	{r7}
 800bc8a:	b083      	sub	sp, #12
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2200      	movs	r2, #0
 800bc94:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bc96:	bf00      	nop
 800bc98:	370c      	adds	r7, #12
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca0:	4770      	bx	lr

0800bca2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bca2:	b480      	push	{r7}
 800bca4:	b085      	sub	sp, #20
 800bca6:	af00      	add	r7, sp, #0
 800bca8:	6078      	str	r0, [r7, #4]
 800bcaa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	685b      	ldr	r3, [r3, #4]
 800bcb0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	68fa      	ldr	r2, [r7, #12]
 800bcb6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	689a      	ldr	r2, [r3, #8]
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	689b      	ldr	r3, [r3, #8]
 800bcc4:	683a      	ldr	r2, [r7, #0]
 800bcc6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	683a      	ldr	r2, [r7, #0]
 800bccc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	687a      	ldr	r2, [r7, #4]
 800bcd2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	1c5a      	adds	r2, r3, #1
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	601a      	str	r2, [r3, #0]
}
 800bcde:	bf00      	nop
 800bce0:	3714      	adds	r7, #20
 800bce2:	46bd      	mov	sp, r7
 800bce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce8:	4770      	bx	lr

0800bcea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bcea:	b480      	push	{r7}
 800bcec:	b085      	sub	sp, #20
 800bcee:	af00      	add	r7, sp, #0
 800bcf0:	6078      	str	r0, [r7, #4]
 800bcf2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd00:	d103      	bne.n	800bd0a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	691b      	ldr	r3, [r3, #16]
 800bd06:	60fb      	str	r3, [r7, #12]
 800bd08:	e00c      	b.n	800bd24 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	3308      	adds	r3, #8
 800bd0e:	60fb      	str	r3, [r7, #12]
 800bd10:	e002      	b.n	800bd18 <vListInsert+0x2e>
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	685b      	ldr	r3, [r3, #4]
 800bd16:	60fb      	str	r3, [r7, #12]
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	685b      	ldr	r3, [r3, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	68ba      	ldr	r2, [r7, #8]
 800bd20:	429a      	cmp	r2, r3
 800bd22:	d2f6      	bcs.n	800bd12 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	685a      	ldr	r2, [r3, #4]
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	685b      	ldr	r3, [r3, #4]
 800bd30:	683a      	ldr	r2, [r7, #0]
 800bd32:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	68fa      	ldr	r2, [r7, #12]
 800bd38:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	683a      	ldr	r2, [r7, #0]
 800bd3e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	687a      	ldr	r2, [r7, #4]
 800bd44:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	1c5a      	adds	r2, r3, #1
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	601a      	str	r2, [r3, #0]
}
 800bd50:	bf00      	nop
 800bd52:	3714      	adds	r7, #20
 800bd54:	46bd      	mov	sp, r7
 800bd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5a:	4770      	bx	lr

0800bd5c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bd5c:	b480      	push	{r7}
 800bd5e:	b085      	sub	sp, #20
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	691b      	ldr	r3, [r3, #16]
 800bd68:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	685b      	ldr	r3, [r3, #4]
 800bd6e:	687a      	ldr	r2, [r7, #4]
 800bd70:	6892      	ldr	r2, [r2, #8]
 800bd72:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	689b      	ldr	r3, [r3, #8]
 800bd78:	687a      	ldr	r2, [r7, #4]
 800bd7a:	6852      	ldr	r2, [r2, #4]
 800bd7c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	685b      	ldr	r3, [r3, #4]
 800bd82:	687a      	ldr	r2, [r7, #4]
 800bd84:	429a      	cmp	r2, r3
 800bd86:	d103      	bne.n	800bd90 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	689a      	ldr	r2, [r3, #8]
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	2200      	movs	r2, #0
 800bd94:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	1e5a      	subs	r2, r3, #1
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	681b      	ldr	r3, [r3, #0]
}
 800bda4:	4618      	mov	r0, r3
 800bda6:	3714      	adds	r7, #20
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdae:	4770      	bx	lr

0800bdb0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b084      	sub	sp, #16
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
 800bdb8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d10b      	bne.n	800bddc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bdc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdc8:	f383 8811 	msr	BASEPRI, r3
 800bdcc:	f3bf 8f6f 	isb	sy
 800bdd0:	f3bf 8f4f 	dsb	sy
 800bdd4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bdd6:	bf00      	nop
 800bdd8:	bf00      	nop
 800bdda:	e7fd      	b.n	800bdd8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800bddc:	f002 fcac 	bl	800e738 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	681a      	ldr	r2, [r3, #0]
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bde8:	68f9      	ldr	r1, [r7, #12]
 800bdea:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800bdec:	fb01 f303 	mul.w	r3, r1, r3
 800bdf0:	441a      	add	r2, r3
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681a      	ldr	r2, [r3, #0]
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	681a      	ldr	r2, [r3, #0]
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be0c:	3b01      	subs	r3, #1
 800be0e:	68f9      	ldr	r1, [r7, #12]
 800be10:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800be12:	fb01 f303 	mul.w	r3, r1, r3
 800be16:	441a      	add	r2, r3
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	22ff      	movs	r2, #255	@ 0xff
 800be20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	22ff      	movs	r2, #255	@ 0xff
 800be28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d114      	bne.n	800be5c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	691b      	ldr	r3, [r3, #16]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d01a      	beq.n	800be70 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	3310      	adds	r3, #16
 800be3e:	4618      	mov	r0, r3
 800be40:	f001 fc4c 	bl	800d6dc <xTaskRemoveFromEventList>
 800be44:	4603      	mov	r3, r0
 800be46:	2b00      	cmp	r3, #0
 800be48:	d012      	beq.n	800be70 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800be4a:	4b0d      	ldr	r3, [pc, #52]	@ (800be80 <xQueueGenericReset+0xd0>)
 800be4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be50:	601a      	str	r2, [r3, #0]
 800be52:	f3bf 8f4f 	dsb	sy
 800be56:	f3bf 8f6f 	isb	sy
 800be5a:	e009      	b.n	800be70 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	3310      	adds	r3, #16
 800be60:	4618      	mov	r0, r3
 800be62:	f7ff fef1 	bl	800bc48 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	3324      	adds	r3, #36	@ 0x24
 800be6a:	4618      	mov	r0, r3
 800be6c:	f7ff feec 	bl	800bc48 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800be70:	f002 fc94 	bl	800e79c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800be74:	2301      	movs	r3, #1
}
 800be76:	4618      	mov	r0, r3
 800be78:	3710      	adds	r7, #16
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}
 800be7e:	bf00      	nop
 800be80:	e000ed04 	.word	0xe000ed04

0800be84 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800be84:	b580      	push	{r7, lr}
 800be86:	b08e      	sub	sp, #56	@ 0x38
 800be88:	af02      	add	r7, sp, #8
 800be8a:	60f8      	str	r0, [r7, #12]
 800be8c:	60b9      	str	r1, [r7, #8]
 800be8e:	607a      	str	r2, [r7, #4]
 800be90:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	2b00      	cmp	r3, #0
 800be96:	d10b      	bne.n	800beb0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800be98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be9c:	f383 8811 	msr	BASEPRI, r3
 800bea0:	f3bf 8f6f 	isb	sy
 800bea4:	f3bf 8f4f 	dsb	sy
 800bea8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800beaa:	bf00      	nop
 800beac:	bf00      	nop
 800beae:	e7fd      	b.n	800beac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d10b      	bne.n	800bece <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800beb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beba:	f383 8811 	msr	BASEPRI, r3
 800bebe:	f3bf 8f6f 	isb	sy
 800bec2:	f3bf 8f4f 	dsb	sy
 800bec6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bec8:	bf00      	nop
 800beca:	bf00      	nop
 800becc:	e7fd      	b.n	800beca <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d002      	beq.n	800beda <xQueueGenericCreateStatic+0x56>
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d001      	beq.n	800bede <xQueueGenericCreateStatic+0x5a>
 800beda:	2301      	movs	r3, #1
 800bedc:	e000      	b.n	800bee0 <xQueueGenericCreateStatic+0x5c>
 800bede:	2300      	movs	r3, #0
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d10b      	bne.n	800befc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800bee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bee8:	f383 8811 	msr	BASEPRI, r3
 800beec:	f3bf 8f6f 	isb	sy
 800bef0:	f3bf 8f4f 	dsb	sy
 800bef4:	623b      	str	r3, [r7, #32]
}
 800bef6:	bf00      	nop
 800bef8:	bf00      	nop
 800befa:	e7fd      	b.n	800bef8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d102      	bne.n	800bf08 <xQueueGenericCreateStatic+0x84>
 800bf02:	68bb      	ldr	r3, [r7, #8]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d101      	bne.n	800bf0c <xQueueGenericCreateStatic+0x88>
 800bf08:	2301      	movs	r3, #1
 800bf0a:	e000      	b.n	800bf0e <xQueueGenericCreateStatic+0x8a>
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d10b      	bne.n	800bf2a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800bf12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf16:	f383 8811 	msr	BASEPRI, r3
 800bf1a:	f3bf 8f6f 	isb	sy
 800bf1e:	f3bf 8f4f 	dsb	sy
 800bf22:	61fb      	str	r3, [r7, #28]
}
 800bf24:	bf00      	nop
 800bf26:	bf00      	nop
 800bf28:	e7fd      	b.n	800bf26 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bf2a:	2350      	movs	r3, #80	@ 0x50
 800bf2c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bf2e:	697b      	ldr	r3, [r7, #20]
 800bf30:	2b50      	cmp	r3, #80	@ 0x50
 800bf32:	d00b      	beq.n	800bf4c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800bf34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf38:	f383 8811 	msr	BASEPRI, r3
 800bf3c:	f3bf 8f6f 	isb	sy
 800bf40:	f3bf 8f4f 	dsb	sy
 800bf44:	61bb      	str	r3, [r7, #24]
}
 800bf46:	bf00      	nop
 800bf48:	bf00      	nop
 800bf4a:	e7fd      	b.n	800bf48 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bf4c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800bf52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d00d      	beq.n	800bf74 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bf58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf5a:	2201      	movs	r2, #1
 800bf5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bf60:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800bf64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf66:	9300      	str	r3, [sp, #0]
 800bf68:	4613      	mov	r3, r2
 800bf6a:	687a      	ldr	r2, [r7, #4]
 800bf6c:	68b9      	ldr	r1, [r7, #8]
 800bf6e:	68f8      	ldr	r0, [r7, #12]
 800bf70:	f000 f840 	bl	800bff4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bf74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800bf76:	4618      	mov	r0, r3
 800bf78:	3730      	adds	r7, #48	@ 0x30
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}

0800bf7e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bf7e:	b580      	push	{r7, lr}
 800bf80:	b08a      	sub	sp, #40	@ 0x28
 800bf82:	af02      	add	r7, sp, #8
 800bf84:	60f8      	str	r0, [r7, #12]
 800bf86:	60b9      	str	r1, [r7, #8]
 800bf88:	4613      	mov	r3, r2
 800bf8a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d10b      	bne.n	800bfaa <xQueueGenericCreate+0x2c>
	__asm volatile
 800bf92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf96:	f383 8811 	msr	BASEPRI, r3
 800bf9a:	f3bf 8f6f 	isb	sy
 800bf9e:	f3bf 8f4f 	dsb	sy
 800bfa2:	613b      	str	r3, [r7, #16]
}
 800bfa4:	bf00      	nop
 800bfa6:	bf00      	nop
 800bfa8:	e7fd      	b.n	800bfa6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	68ba      	ldr	r2, [r7, #8]
 800bfae:	fb02 f303 	mul.w	r3, r2, r3
 800bfb2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bfb4:	69fb      	ldr	r3, [r7, #28]
 800bfb6:	3350      	adds	r3, #80	@ 0x50
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f002 fcdf 	bl	800e97c <pvPortMalloc>
 800bfbe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bfc0:	69bb      	ldr	r3, [r7, #24]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d011      	beq.n	800bfea <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bfc6:	69bb      	ldr	r3, [r7, #24]
 800bfc8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	3350      	adds	r3, #80	@ 0x50
 800bfce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bfd0:	69bb      	ldr	r3, [r7, #24]
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bfd8:	79fa      	ldrb	r2, [r7, #7]
 800bfda:	69bb      	ldr	r3, [r7, #24]
 800bfdc:	9300      	str	r3, [sp, #0]
 800bfde:	4613      	mov	r3, r2
 800bfe0:	697a      	ldr	r2, [r7, #20]
 800bfe2:	68b9      	ldr	r1, [r7, #8]
 800bfe4:	68f8      	ldr	r0, [r7, #12]
 800bfe6:	f000 f805 	bl	800bff4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bfea:	69bb      	ldr	r3, [r7, #24]
	}
 800bfec:	4618      	mov	r0, r3
 800bfee:	3720      	adds	r7, #32
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}

0800bff4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b084      	sub	sp, #16
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	60f8      	str	r0, [r7, #12]
 800bffc:	60b9      	str	r1, [r7, #8]
 800bffe:	607a      	str	r2, [r7, #4]
 800c000:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d103      	bne.n	800c010 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c008:	69bb      	ldr	r3, [r7, #24]
 800c00a:	69ba      	ldr	r2, [r7, #24]
 800c00c:	601a      	str	r2, [r3, #0]
 800c00e:	e002      	b.n	800c016 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c010:	69bb      	ldr	r3, [r7, #24]
 800c012:	687a      	ldr	r2, [r7, #4]
 800c014:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c016:	69bb      	ldr	r3, [r7, #24]
 800c018:	68fa      	ldr	r2, [r7, #12]
 800c01a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c01c:	69bb      	ldr	r3, [r7, #24]
 800c01e:	68ba      	ldr	r2, [r7, #8]
 800c020:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c022:	2101      	movs	r1, #1
 800c024:	69b8      	ldr	r0, [r7, #24]
 800c026:	f7ff fec3 	bl	800bdb0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c02a:	69bb      	ldr	r3, [r7, #24]
 800c02c:	78fa      	ldrb	r2, [r7, #3]
 800c02e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c032:	bf00      	nop
 800c034:	3710      	adds	r7, #16
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}

0800c03a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800c03a:	b580      	push	{r7, lr}
 800c03c:	b08a      	sub	sp, #40	@ 0x28
 800c03e:	af02      	add	r7, sp, #8
 800c040:	60f8      	str	r0, [r7, #12]
 800c042:	60b9      	str	r1, [r7, #8]
 800c044:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d10b      	bne.n	800c064 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800c04c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c050:	f383 8811 	msr	BASEPRI, r3
 800c054:	f3bf 8f6f 	isb	sy
 800c058:	f3bf 8f4f 	dsb	sy
 800c05c:	61bb      	str	r3, [r7, #24]
}
 800c05e:	bf00      	nop
 800c060:	bf00      	nop
 800c062:	e7fd      	b.n	800c060 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c064:	68ba      	ldr	r2, [r7, #8]
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	429a      	cmp	r2, r3
 800c06a:	d90b      	bls.n	800c084 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800c06c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c070:	f383 8811 	msr	BASEPRI, r3
 800c074:	f3bf 8f6f 	isb	sy
 800c078:	f3bf 8f4f 	dsb	sy
 800c07c:	617b      	str	r3, [r7, #20]
}
 800c07e:	bf00      	nop
 800c080:	bf00      	nop
 800c082:	e7fd      	b.n	800c080 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c084:	2302      	movs	r3, #2
 800c086:	9300      	str	r3, [sp, #0]
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2200      	movs	r2, #0
 800c08c:	2100      	movs	r1, #0
 800c08e:	68f8      	ldr	r0, [r7, #12]
 800c090:	f7ff fef8 	bl	800be84 <xQueueGenericCreateStatic>
 800c094:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800c096:	69fb      	ldr	r3, [r7, #28]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d002      	beq.n	800c0a2 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c09c:	69fb      	ldr	r3, [r7, #28]
 800c09e:	68ba      	ldr	r2, [r7, #8]
 800c0a0:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c0a2:	69fb      	ldr	r3, [r7, #28]
	}
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	3720      	adds	r7, #32
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	bd80      	pop	{r7, pc}

0800c0ac <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b086      	sub	sp, #24
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
 800c0b4:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d10b      	bne.n	800c0d4 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800c0bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0c0:	f383 8811 	msr	BASEPRI, r3
 800c0c4:	f3bf 8f6f 	isb	sy
 800c0c8:	f3bf 8f4f 	dsb	sy
 800c0cc:	613b      	str	r3, [r7, #16]
}
 800c0ce:	bf00      	nop
 800c0d0:	bf00      	nop
 800c0d2:	e7fd      	b.n	800c0d0 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c0d4:	683a      	ldr	r2, [r7, #0]
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	429a      	cmp	r2, r3
 800c0da:	d90b      	bls.n	800c0f4 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800c0dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0e0:	f383 8811 	msr	BASEPRI, r3
 800c0e4:	f3bf 8f6f 	isb	sy
 800c0e8:	f3bf 8f4f 	dsb	sy
 800c0ec:	60fb      	str	r3, [r7, #12]
}
 800c0ee:	bf00      	nop
 800c0f0:	bf00      	nop
 800c0f2:	e7fd      	b.n	800c0f0 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c0f4:	2202      	movs	r2, #2
 800c0f6:	2100      	movs	r1, #0
 800c0f8:	6878      	ldr	r0, [r7, #4]
 800c0fa:	f7ff ff40 	bl	800bf7e <xQueueGenericCreate>
 800c0fe:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d002      	beq.n	800c10c <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	683a      	ldr	r2, [r7, #0]
 800c10a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c10c:	697b      	ldr	r3, [r7, #20]
	}
 800c10e:	4618      	mov	r0, r3
 800c110:	3718      	adds	r7, #24
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}
	...

0800c118 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b08e      	sub	sp, #56	@ 0x38
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	60f8      	str	r0, [r7, #12]
 800c120:	60b9      	str	r1, [r7, #8]
 800c122:	607a      	str	r2, [r7, #4]
 800c124:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c126:	2300      	movs	r3, #0
 800c128:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c12e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c130:	2b00      	cmp	r3, #0
 800c132:	d10b      	bne.n	800c14c <xQueueGenericSend+0x34>
	__asm volatile
 800c134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c138:	f383 8811 	msr	BASEPRI, r3
 800c13c:	f3bf 8f6f 	isb	sy
 800c140:	f3bf 8f4f 	dsb	sy
 800c144:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c146:	bf00      	nop
 800c148:	bf00      	nop
 800c14a:	e7fd      	b.n	800c148 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d103      	bne.n	800c15a <xQueueGenericSend+0x42>
 800c152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c156:	2b00      	cmp	r3, #0
 800c158:	d101      	bne.n	800c15e <xQueueGenericSend+0x46>
 800c15a:	2301      	movs	r3, #1
 800c15c:	e000      	b.n	800c160 <xQueueGenericSend+0x48>
 800c15e:	2300      	movs	r3, #0
 800c160:	2b00      	cmp	r3, #0
 800c162:	d10b      	bne.n	800c17c <xQueueGenericSend+0x64>
	__asm volatile
 800c164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c168:	f383 8811 	msr	BASEPRI, r3
 800c16c:	f3bf 8f6f 	isb	sy
 800c170:	f3bf 8f4f 	dsb	sy
 800c174:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c176:	bf00      	nop
 800c178:	bf00      	nop
 800c17a:	e7fd      	b.n	800c178 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	2b02      	cmp	r3, #2
 800c180:	d103      	bne.n	800c18a <xQueueGenericSend+0x72>
 800c182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c186:	2b01      	cmp	r3, #1
 800c188:	d101      	bne.n	800c18e <xQueueGenericSend+0x76>
 800c18a:	2301      	movs	r3, #1
 800c18c:	e000      	b.n	800c190 <xQueueGenericSend+0x78>
 800c18e:	2300      	movs	r3, #0
 800c190:	2b00      	cmp	r3, #0
 800c192:	d10b      	bne.n	800c1ac <xQueueGenericSend+0x94>
	__asm volatile
 800c194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c198:	f383 8811 	msr	BASEPRI, r3
 800c19c:	f3bf 8f6f 	isb	sy
 800c1a0:	f3bf 8f4f 	dsb	sy
 800c1a4:	623b      	str	r3, [r7, #32]
}
 800c1a6:	bf00      	nop
 800c1a8:	bf00      	nop
 800c1aa:	e7fd      	b.n	800c1a8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c1ac:	f001 fc56 	bl	800da5c <xTaskGetSchedulerState>
 800c1b0:	4603      	mov	r3, r0
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d102      	bne.n	800c1bc <xQueueGenericSend+0xa4>
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d101      	bne.n	800c1c0 <xQueueGenericSend+0xa8>
 800c1bc:	2301      	movs	r3, #1
 800c1be:	e000      	b.n	800c1c2 <xQueueGenericSend+0xaa>
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d10b      	bne.n	800c1de <xQueueGenericSend+0xc6>
	__asm volatile
 800c1c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1ca:	f383 8811 	msr	BASEPRI, r3
 800c1ce:	f3bf 8f6f 	isb	sy
 800c1d2:	f3bf 8f4f 	dsb	sy
 800c1d6:	61fb      	str	r3, [r7, #28]
}
 800c1d8:	bf00      	nop
 800c1da:	bf00      	nop
 800c1dc:	e7fd      	b.n	800c1da <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c1de:	f002 faab 	bl	800e738 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c1e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c1e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1ea:	429a      	cmp	r2, r3
 800c1ec:	d302      	bcc.n	800c1f4 <xQueueGenericSend+0xdc>
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	2b02      	cmp	r3, #2
 800c1f2:	d129      	bne.n	800c248 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c1f4:	683a      	ldr	r2, [r7, #0]
 800c1f6:	68b9      	ldr	r1, [r7, #8]
 800c1f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c1fa:	f000 fc6d 	bl	800cad8 <prvCopyDataToQueue>
 800c1fe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c204:	2b00      	cmp	r3, #0
 800c206:	d010      	beq.n	800c22a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c20a:	3324      	adds	r3, #36	@ 0x24
 800c20c:	4618      	mov	r0, r3
 800c20e:	f001 fa65 	bl	800d6dc <xTaskRemoveFromEventList>
 800c212:	4603      	mov	r3, r0
 800c214:	2b00      	cmp	r3, #0
 800c216:	d013      	beq.n	800c240 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c218:	4b3f      	ldr	r3, [pc, #252]	@ (800c318 <xQueueGenericSend+0x200>)
 800c21a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c21e:	601a      	str	r2, [r3, #0]
 800c220:	f3bf 8f4f 	dsb	sy
 800c224:	f3bf 8f6f 	isb	sy
 800c228:	e00a      	b.n	800c240 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c22a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d007      	beq.n	800c240 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c230:	4b39      	ldr	r3, [pc, #228]	@ (800c318 <xQueueGenericSend+0x200>)
 800c232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c236:	601a      	str	r2, [r3, #0]
 800c238:	f3bf 8f4f 	dsb	sy
 800c23c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c240:	f002 faac 	bl	800e79c <vPortExitCritical>
				return pdPASS;
 800c244:	2301      	movs	r3, #1
 800c246:	e063      	b.n	800c310 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d103      	bne.n	800c256 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c24e:	f002 faa5 	bl	800e79c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c252:	2300      	movs	r3, #0
 800c254:	e05c      	b.n	800c310 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d106      	bne.n	800c26a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c25c:	f107 0314 	add.w	r3, r7, #20
 800c260:	4618      	mov	r0, r3
 800c262:	f001 fa9f 	bl	800d7a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c266:	2301      	movs	r3, #1
 800c268:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c26a:	f002 fa97 	bl	800e79c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c26e:	f001 f80f 	bl	800d290 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c272:	f002 fa61 	bl	800e738 <vPortEnterCritical>
 800c276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c278:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c27c:	b25b      	sxtb	r3, r3
 800c27e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c282:	d103      	bne.n	800c28c <xQueueGenericSend+0x174>
 800c284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c286:	2200      	movs	r2, #0
 800c288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c28e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c292:	b25b      	sxtb	r3, r3
 800c294:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c298:	d103      	bne.n	800c2a2 <xQueueGenericSend+0x18a>
 800c29a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c29c:	2200      	movs	r2, #0
 800c29e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c2a2:	f002 fa7b 	bl	800e79c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c2a6:	1d3a      	adds	r2, r7, #4
 800c2a8:	f107 0314 	add.w	r3, r7, #20
 800c2ac:	4611      	mov	r1, r2
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	f001 fa8e 	bl	800d7d0 <xTaskCheckForTimeOut>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d124      	bne.n	800c304 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c2ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c2bc:	f000 fd04 	bl	800ccc8 <prvIsQueueFull>
 800c2c0:	4603      	mov	r3, r0
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d018      	beq.n	800c2f8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c2c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2c8:	3310      	adds	r3, #16
 800c2ca:	687a      	ldr	r2, [r7, #4]
 800c2cc:	4611      	mov	r1, r2
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	f001 f9b2 	bl	800d638 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c2d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c2d6:	f000 fc8f 	bl	800cbf8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c2da:	f000 ffe7 	bl	800d2ac <xTaskResumeAll>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	f47f af7c 	bne.w	800c1de <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c2e6:	4b0c      	ldr	r3, [pc, #48]	@ (800c318 <xQueueGenericSend+0x200>)
 800c2e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c2ec:	601a      	str	r2, [r3, #0]
 800c2ee:	f3bf 8f4f 	dsb	sy
 800c2f2:	f3bf 8f6f 	isb	sy
 800c2f6:	e772      	b.n	800c1de <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c2f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c2fa:	f000 fc7d 	bl	800cbf8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c2fe:	f000 ffd5 	bl	800d2ac <xTaskResumeAll>
 800c302:	e76c      	b.n	800c1de <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c304:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c306:	f000 fc77 	bl	800cbf8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c30a:	f000 ffcf 	bl	800d2ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c30e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c310:	4618      	mov	r0, r3
 800c312:	3738      	adds	r7, #56	@ 0x38
 800c314:	46bd      	mov	sp, r7
 800c316:	bd80      	pop	{r7, pc}
 800c318:	e000ed04 	.word	0xe000ed04

0800c31c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b090      	sub	sp, #64	@ 0x40
 800c320:	af00      	add	r7, sp, #0
 800c322:	60f8      	str	r0, [r7, #12]
 800c324:	60b9      	str	r1, [r7, #8]
 800c326:	607a      	str	r2, [r7, #4]
 800c328:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c32e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c330:	2b00      	cmp	r3, #0
 800c332:	d10b      	bne.n	800c34c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c338:	f383 8811 	msr	BASEPRI, r3
 800c33c:	f3bf 8f6f 	isb	sy
 800c340:	f3bf 8f4f 	dsb	sy
 800c344:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c346:	bf00      	nop
 800c348:	bf00      	nop
 800c34a:	e7fd      	b.n	800c348 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d103      	bne.n	800c35a <xQueueGenericSendFromISR+0x3e>
 800c352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c356:	2b00      	cmp	r3, #0
 800c358:	d101      	bne.n	800c35e <xQueueGenericSendFromISR+0x42>
 800c35a:	2301      	movs	r3, #1
 800c35c:	e000      	b.n	800c360 <xQueueGenericSendFromISR+0x44>
 800c35e:	2300      	movs	r3, #0
 800c360:	2b00      	cmp	r3, #0
 800c362:	d10b      	bne.n	800c37c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c368:	f383 8811 	msr	BASEPRI, r3
 800c36c:	f3bf 8f6f 	isb	sy
 800c370:	f3bf 8f4f 	dsb	sy
 800c374:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c376:	bf00      	nop
 800c378:	bf00      	nop
 800c37a:	e7fd      	b.n	800c378 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	2b02      	cmp	r3, #2
 800c380:	d103      	bne.n	800c38a <xQueueGenericSendFromISR+0x6e>
 800c382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c386:	2b01      	cmp	r3, #1
 800c388:	d101      	bne.n	800c38e <xQueueGenericSendFromISR+0x72>
 800c38a:	2301      	movs	r3, #1
 800c38c:	e000      	b.n	800c390 <xQueueGenericSendFromISR+0x74>
 800c38e:	2300      	movs	r3, #0
 800c390:	2b00      	cmp	r3, #0
 800c392:	d10b      	bne.n	800c3ac <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c398:	f383 8811 	msr	BASEPRI, r3
 800c39c:	f3bf 8f6f 	isb	sy
 800c3a0:	f3bf 8f4f 	dsb	sy
 800c3a4:	623b      	str	r3, [r7, #32]
}
 800c3a6:	bf00      	nop
 800c3a8:	bf00      	nop
 800c3aa:	e7fd      	b.n	800c3a8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c3ac:	f002 faa4 	bl	800e8f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c3b0:	f3ef 8211 	mrs	r2, BASEPRI
 800c3b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3b8:	f383 8811 	msr	BASEPRI, r3
 800c3bc:	f3bf 8f6f 	isb	sy
 800c3c0:	f3bf 8f4f 	dsb	sy
 800c3c4:	61fa      	str	r2, [r7, #28]
 800c3c6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c3c8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c3ca:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c3cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c3d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	d302      	bcc.n	800c3de <xQueueGenericSendFromISR+0xc2>
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	2b02      	cmp	r3, #2
 800c3dc:	d12f      	bne.n	800c43e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c3de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c3e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c3e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c3ee:	683a      	ldr	r2, [r7, #0]
 800c3f0:	68b9      	ldr	r1, [r7, #8]
 800c3f2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c3f4:	f000 fb70 	bl	800cad8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c3f8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c3fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c400:	d112      	bne.n	800c428 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c406:	2b00      	cmp	r3, #0
 800c408:	d016      	beq.n	800c438 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c40a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c40c:	3324      	adds	r3, #36	@ 0x24
 800c40e:	4618      	mov	r0, r3
 800c410:	f001 f964 	bl	800d6dc <xTaskRemoveFromEventList>
 800c414:	4603      	mov	r3, r0
 800c416:	2b00      	cmp	r3, #0
 800c418:	d00e      	beq.n	800c438 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d00b      	beq.n	800c438 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2201      	movs	r2, #1
 800c424:	601a      	str	r2, [r3, #0]
 800c426:	e007      	b.n	800c438 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c428:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c42c:	3301      	adds	r3, #1
 800c42e:	b2db      	uxtb	r3, r3
 800c430:	b25a      	sxtb	r2, r3
 800c432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c434:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c438:	2301      	movs	r3, #1
 800c43a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c43c:	e001      	b.n	800c442 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c43e:	2300      	movs	r3, #0
 800c440:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c444:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c446:	697b      	ldr	r3, [r7, #20]
 800c448:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c44c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c44e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c450:	4618      	mov	r0, r3
 800c452:	3740      	adds	r7, #64	@ 0x40
 800c454:	46bd      	mov	sp, r7
 800c456:	bd80      	pop	{r7, pc}

0800c458 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b08e      	sub	sp, #56	@ 0x38
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
 800c460:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d10b      	bne.n	800c484 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800c46c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c470:	f383 8811 	msr	BASEPRI, r3
 800c474:	f3bf 8f6f 	isb	sy
 800c478:	f3bf 8f4f 	dsb	sy
 800c47c:	623b      	str	r3, [r7, #32]
}
 800c47e:	bf00      	nop
 800c480:	bf00      	nop
 800c482:	e7fd      	b.n	800c480 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d00b      	beq.n	800c4a4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800c48c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c490:	f383 8811 	msr	BASEPRI, r3
 800c494:	f3bf 8f6f 	isb	sy
 800c498:	f3bf 8f4f 	dsb	sy
 800c49c:	61fb      	str	r3, [r7, #28]
}
 800c49e:	bf00      	nop
 800c4a0:	bf00      	nop
 800c4a2:	e7fd      	b.n	800c4a0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800c4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d103      	bne.n	800c4b4 <xQueueGiveFromISR+0x5c>
 800c4ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ae:	689b      	ldr	r3, [r3, #8]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d101      	bne.n	800c4b8 <xQueueGiveFromISR+0x60>
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	e000      	b.n	800c4ba <xQueueGiveFromISR+0x62>
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d10b      	bne.n	800c4d6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800c4be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4c2:	f383 8811 	msr	BASEPRI, r3
 800c4c6:	f3bf 8f6f 	isb	sy
 800c4ca:	f3bf 8f4f 	dsb	sy
 800c4ce:	61bb      	str	r3, [r7, #24]
}
 800c4d0:	bf00      	nop
 800c4d2:	bf00      	nop
 800c4d4:	e7fd      	b.n	800c4d2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c4d6:	f002 fa0f 	bl	800e8f8 <vPortValidateInterruptPriority>
	__asm volatile
 800c4da:	f3ef 8211 	mrs	r2, BASEPRI
 800c4de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4e2:	f383 8811 	msr	BASEPRI, r3
 800c4e6:	f3bf 8f6f 	isb	sy
 800c4ea:	f3bf 8f4f 	dsb	sy
 800c4ee:	617a      	str	r2, [r7, #20]
 800c4f0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c4f2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c4f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4fa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c4fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c500:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c502:	429a      	cmp	r2, r3
 800c504:	d22b      	bcs.n	800c55e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c508:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c50c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c512:	1c5a      	adds	r2, r3, #1
 800c514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c516:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c518:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c51c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c520:	d112      	bne.n	800c548 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c526:	2b00      	cmp	r3, #0
 800c528:	d016      	beq.n	800c558 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c52c:	3324      	adds	r3, #36	@ 0x24
 800c52e:	4618      	mov	r0, r3
 800c530:	f001 f8d4 	bl	800d6dc <xTaskRemoveFromEventList>
 800c534:	4603      	mov	r3, r0
 800c536:	2b00      	cmp	r3, #0
 800c538:	d00e      	beq.n	800c558 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d00b      	beq.n	800c558 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	2201      	movs	r2, #1
 800c544:	601a      	str	r2, [r3, #0]
 800c546:	e007      	b.n	800c558 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c548:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c54c:	3301      	adds	r3, #1
 800c54e:	b2db      	uxtb	r3, r3
 800c550:	b25a      	sxtb	r2, r3
 800c552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c554:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c558:	2301      	movs	r3, #1
 800c55a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c55c:	e001      	b.n	800c562 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c55e:	2300      	movs	r3, #0
 800c560:	637b      	str	r3, [r7, #52]	@ 0x34
 800c562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c564:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	f383 8811 	msr	BASEPRI, r3
}
 800c56c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c56e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c570:	4618      	mov	r0, r3
 800c572:	3738      	adds	r7, #56	@ 0x38
 800c574:	46bd      	mov	sp, r7
 800c576:	bd80      	pop	{r7, pc}

0800c578 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b08c      	sub	sp, #48	@ 0x30
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	60f8      	str	r0, [r7, #12]
 800c580:	60b9      	str	r1, [r7, #8]
 800c582:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c584:	2300      	movs	r3, #0
 800c586:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c58c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d10b      	bne.n	800c5aa <xQueueReceive+0x32>
	__asm volatile
 800c592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c596:	f383 8811 	msr	BASEPRI, r3
 800c59a:	f3bf 8f6f 	isb	sy
 800c59e:	f3bf 8f4f 	dsb	sy
 800c5a2:	623b      	str	r3, [r7, #32]
}
 800c5a4:	bf00      	nop
 800c5a6:	bf00      	nop
 800c5a8:	e7fd      	b.n	800c5a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c5aa:	68bb      	ldr	r3, [r7, #8]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d103      	bne.n	800c5b8 <xQueueReceive+0x40>
 800c5b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d101      	bne.n	800c5bc <xQueueReceive+0x44>
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	e000      	b.n	800c5be <xQueueReceive+0x46>
 800c5bc:	2300      	movs	r3, #0
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d10b      	bne.n	800c5da <xQueueReceive+0x62>
	__asm volatile
 800c5c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5c6:	f383 8811 	msr	BASEPRI, r3
 800c5ca:	f3bf 8f6f 	isb	sy
 800c5ce:	f3bf 8f4f 	dsb	sy
 800c5d2:	61fb      	str	r3, [r7, #28]
}
 800c5d4:	bf00      	nop
 800c5d6:	bf00      	nop
 800c5d8:	e7fd      	b.n	800c5d6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c5da:	f001 fa3f 	bl	800da5c <xTaskGetSchedulerState>
 800c5de:	4603      	mov	r3, r0
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d102      	bne.n	800c5ea <xQueueReceive+0x72>
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d101      	bne.n	800c5ee <xQueueReceive+0x76>
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	e000      	b.n	800c5f0 <xQueueReceive+0x78>
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d10b      	bne.n	800c60c <xQueueReceive+0x94>
	__asm volatile
 800c5f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f8:	f383 8811 	msr	BASEPRI, r3
 800c5fc:	f3bf 8f6f 	isb	sy
 800c600:	f3bf 8f4f 	dsb	sy
 800c604:	61bb      	str	r3, [r7, #24]
}
 800c606:	bf00      	nop
 800c608:	bf00      	nop
 800c60a:	e7fd      	b.n	800c608 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c60c:	f002 f894 	bl	800e738 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c614:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d01f      	beq.n	800c65c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c61c:	68b9      	ldr	r1, [r7, #8]
 800c61e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c620:	f000 fac4 	bl	800cbac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c626:	1e5a      	subs	r2, r3, #1
 800c628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c62a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c62c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c62e:	691b      	ldr	r3, [r3, #16]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d00f      	beq.n	800c654 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c636:	3310      	adds	r3, #16
 800c638:	4618      	mov	r0, r3
 800c63a:	f001 f84f 	bl	800d6dc <xTaskRemoveFromEventList>
 800c63e:	4603      	mov	r3, r0
 800c640:	2b00      	cmp	r3, #0
 800c642:	d007      	beq.n	800c654 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c644:	4b3c      	ldr	r3, [pc, #240]	@ (800c738 <xQueueReceive+0x1c0>)
 800c646:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c64a:	601a      	str	r2, [r3, #0]
 800c64c:	f3bf 8f4f 	dsb	sy
 800c650:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c654:	f002 f8a2 	bl	800e79c <vPortExitCritical>
				return pdPASS;
 800c658:	2301      	movs	r3, #1
 800c65a:	e069      	b.n	800c730 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d103      	bne.n	800c66a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c662:	f002 f89b 	bl	800e79c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c666:	2300      	movs	r3, #0
 800c668:	e062      	b.n	800c730 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c66a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d106      	bne.n	800c67e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c670:	f107 0310 	add.w	r3, r7, #16
 800c674:	4618      	mov	r0, r3
 800c676:	f001 f895 	bl	800d7a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c67a:	2301      	movs	r3, #1
 800c67c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c67e:	f002 f88d 	bl	800e79c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c682:	f000 fe05 	bl	800d290 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c686:	f002 f857 	bl	800e738 <vPortEnterCritical>
 800c68a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c68c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c690:	b25b      	sxtb	r3, r3
 800c692:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c696:	d103      	bne.n	800c6a0 <xQueueReceive+0x128>
 800c698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c69a:	2200      	movs	r2, #0
 800c69c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c6a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c6a6:	b25b      	sxtb	r3, r3
 800c6a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6ac:	d103      	bne.n	800c6b6 <xQueueReceive+0x13e>
 800c6ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c6b6:	f002 f871 	bl	800e79c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c6ba:	1d3a      	adds	r2, r7, #4
 800c6bc:	f107 0310 	add.w	r3, r7, #16
 800c6c0:	4611      	mov	r1, r2
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	f001 f884 	bl	800d7d0 <xTaskCheckForTimeOut>
 800c6c8:	4603      	mov	r3, r0
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d123      	bne.n	800c716 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c6ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c6d0:	f000 fae4 	bl	800cc9c <prvIsQueueEmpty>
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d017      	beq.n	800c70a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c6da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6dc:	3324      	adds	r3, #36	@ 0x24
 800c6de:	687a      	ldr	r2, [r7, #4]
 800c6e0:	4611      	mov	r1, r2
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	f000 ffa8 	bl	800d638 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c6e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c6ea:	f000 fa85 	bl	800cbf8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c6ee:	f000 fddd 	bl	800d2ac <xTaskResumeAll>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d189      	bne.n	800c60c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c6f8:	4b0f      	ldr	r3, [pc, #60]	@ (800c738 <xQueueReceive+0x1c0>)
 800c6fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c6fe:	601a      	str	r2, [r3, #0]
 800c700:	f3bf 8f4f 	dsb	sy
 800c704:	f3bf 8f6f 	isb	sy
 800c708:	e780      	b.n	800c60c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c70a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c70c:	f000 fa74 	bl	800cbf8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c710:	f000 fdcc 	bl	800d2ac <xTaskResumeAll>
 800c714:	e77a      	b.n	800c60c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c716:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c718:	f000 fa6e 	bl	800cbf8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c71c:	f000 fdc6 	bl	800d2ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c720:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c722:	f000 fabb 	bl	800cc9c <prvIsQueueEmpty>
 800c726:	4603      	mov	r3, r0
 800c728:	2b00      	cmp	r3, #0
 800c72a:	f43f af6f 	beq.w	800c60c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c72e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c730:	4618      	mov	r0, r3
 800c732:	3730      	adds	r7, #48	@ 0x30
 800c734:	46bd      	mov	sp, r7
 800c736:	bd80      	pop	{r7, pc}
 800c738:	e000ed04 	.word	0xe000ed04

0800c73c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b08e      	sub	sp, #56	@ 0x38
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
 800c744:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c746:	2300      	movs	r3, #0
 800c748:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c74e:	2300      	movs	r3, #0
 800c750:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c754:	2b00      	cmp	r3, #0
 800c756:	d10b      	bne.n	800c770 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800c758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c75c:	f383 8811 	msr	BASEPRI, r3
 800c760:	f3bf 8f6f 	isb	sy
 800c764:	f3bf 8f4f 	dsb	sy
 800c768:	623b      	str	r3, [r7, #32]
}
 800c76a:	bf00      	nop
 800c76c:	bf00      	nop
 800c76e:	e7fd      	b.n	800c76c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c774:	2b00      	cmp	r3, #0
 800c776:	d00b      	beq.n	800c790 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800c778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c77c:	f383 8811 	msr	BASEPRI, r3
 800c780:	f3bf 8f6f 	isb	sy
 800c784:	f3bf 8f4f 	dsb	sy
 800c788:	61fb      	str	r3, [r7, #28]
}
 800c78a:	bf00      	nop
 800c78c:	bf00      	nop
 800c78e:	e7fd      	b.n	800c78c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c790:	f001 f964 	bl	800da5c <xTaskGetSchedulerState>
 800c794:	4603      	mov	r3, r0
 800c796:	2b00      	cmp	r3, #0
 800c798:	d102      	bne.n	800c7a0 <xQueueSemaphoreTake+0x64>
 800c79a:	683b      	ldr	r3, [r7, #0]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d101      	bne.n	800c7a4 <xQueueSemaphoreTake+0x68>
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	e000      	b.n	800c7a6 <xQueueSemaphoreTake+0x6a>
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d10b      	bne.n	800c7c2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800c7aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7ae:	f383 8811 	msr	BASEPRI, r3
 800c7b2:	f3bf 8f6f 	isb	sy
 800c7b6:	f3bf 8f4f 	dsb	sy
 800c7ba:	61bb      	str	r3, [r7, #24]
}
 800c7bc:	bf00      	nop
 800c7be:	bf00      	nop
 800c7c0:	e7fd      	b.n	800c7be <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c7c2:	f001 ffb9 	bl	800e738 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c7c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7ca:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c7cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d024      	beq.n	800c81c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c7d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7d4:	1e5a      	subs	r2, r3, #1
 800c7d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7d8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c7da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d104      	bne.n	800c7ec <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c7e2:	f001 fab5 	bl	800dd50 <pvTaskIncrementMutexHeldCount>
 800c7e6:	4602      	mov	r2, r0
 800c7e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7ea:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c7ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7ee:	691b      	ldr	r3, [r3, #16]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d00f      	beq.n	800c814 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7f6:	3310      	adds	r3, #16
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	f000 ff6f 	bl	800d6dc <xTaskRemoveFromEventList>
 800c7fe:	4603      	mov	r3, r0
 800c800:	2b00      	cmp	r3, #0
 800c802:	d007      	beq.n	800c814 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c804:	4b54      	ldr	r3, [pc, #336]	@ (800c958 <xQueueSemaphoreTake+0x21c>)
 800c806:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c80a:	601a      	str	r2, [r3, #0]
 800c80c:	f3bf 8f4f 	dsb	sy
 800c810:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c814:	f001 ffc2 	bl	800e79c <vPortExitCritical>
				return pdPASS;
 800c818:	2301      	movs	r3, #1
 800c81a:	e098      	b.n	800c94e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d112      	bne.n	800c848 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c824:	2b00      	cmp	r3, #0
 800c826:	d00b      	beq.n	800c840 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800c828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c82c:	f383 8811 	msr	BASEPRI, r3
 800c830:	f3bf 8f6f 	isb	sy
 800c834:	f3bf 8f4f 	dsb	sy
 800c838:	617b      	str	r3, [r7, #20]
}
 800c83a:	bf00      	nop
 800c83c:	bf00      	nop
 800c83e:	e7fd      	b.n	800c83c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c840:	f001 ffac 	bl	800e79c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c844:	2300      	movs	r3, #0
 800c846:	e082      	b.n	800c94e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d106      	bne.n	800c85c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c84e:	f107 030c 	add.w	r3, r7, #12
 800c852:	4618      	mov	r0, r3
 800c854:	f000 ffa6 	bl	800d7a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c858:	2301      	movs	r3, #1
 800c85a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c85c:	f001 ff9e 	bl	800e79c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c860:	f000 fd16 	bl	800d290 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c864:	f001 ff68 	bl	800e738 <vPortEnterCritical>
 800c868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c86a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c86e:	b25b      	sxtb	r3, r3
 800c870:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c874:	d103      	bne.n	800c87e <xQueueSemaphoreTake+0x142>
 800c876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c878:	2200      	movs	r2, #0
 800c87a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c87e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c880:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c884:	b25b      	sxtb	r3, r3
 800c886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c88a:	d103      	bne.n	800c894 <xQueueSemaphoreTake+0x158>
 800c88c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c88e:	2200      	movs	r2, #0
 800c890:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c894:	f001 ff82 	bl	800e79c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c898:	463a      	mov	r2, r7
 800c89a:	f107 030c 	add.w	r3, r7, #12
 800c89e:	4611      	mov	r1, r2
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	f000 ff95 	bl	800d7d0 <xTaskCheckForTimeOut>
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d132      	bne.n	800c912 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c8ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c8ae:	f000 f9f5 	bl	800cc9c <prvIsQueueEmpty>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d026      	beq.n	800c906 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c8b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d109      	bne.n	800c8d4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800c8c0:	f001 ff3a 	bl	800e738 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c8c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8c6:	689b      	ldr	r3, [r3, #8]
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f001 f8e5 	bl	800da98 <xTaskPriorityInherit>
 800c8ce:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800c8d0:	f001 ff64 	bl	800e79c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c8d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8d6:	3324      	adds	r3, #36	@ 0x24
 800c8d8:	683a      	ldr	r2, [r7, #0]
 800c8da:	4611      	mov	r1, r2
 800c8dc:	4618      	mov	r0, r3
 800c8de:	f000 feab 	bl	800d638 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c8e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c8e4:	f000 f988 	bl	800cbf8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c8e8:	f000 fce0 	bl	800d2ac <xTaskResumeAll>
 800c8ec:	4603      	mov	r3, r0
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	f47f af67 	bne.w	800c7c2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800c8f4:	4b18      	ldr	r3, [pc, #96]	@ (800c958 <xQueueSemaphoreTake+0x21c>)
 800c8f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8fa:	601a      	str	r2, [r3, #0]
 800c8fc:	f3bf 8f4f 	dsb	sy
 800c900:	f3bf 8f6f 	isb	sy
 800c904:	e75d      	b.n	800c7c2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c906:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c908:	f000 f976 	bl	800cbf8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c90c:	f000 fcce 	bl	800d2ac <xTaskResumeAll>
 800c910:	e757      	b.n	800c7c2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c912:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c914:	f000 f970 	bl	800cbf8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c918:	f000 fcc8 	bl	800d2ac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c91c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c91e:	f000 f9bd 	bl	800cc9c <prvIsQueueEmpty>
 800c922:	4603      	mov	r3, r0
 800c924:	2b00      	cmp	r3, #0
 800c926:	f43f af4c 	beq.w	800c7c2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c92a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d00d      	beq.n	800c94c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800c930:	f001 ff02 	bl	800e738 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c934:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c936:	f000 f8b7 	bl	800caa8 <prvGetDisinheritPriorityAfterTimeout>
 800c93a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c93c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c93e:	689b      	ldr	r3, [r3, #8]
 800c940:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c942:	4618      	mov	r0, r3
 800c944:	f001 f980 	bl	800dc48 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c948:	f001 ff28 	bl	800e79c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c94c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3738      	adds	r7, #56	@ 0x38
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}
 800c956:	bf00      	nop
 800c958:	e000ed04 	.word	0xe000ed04

0800c95c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	b08e      	sub	sp, #56	@ 0x38
 800c960:	af00      	add	r7, sp, #0
 800c962:	60f8      	str	r0, [r7, #12]
 800c964:	60b9      	str	r1, [r7, #8]
 800c966:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c96c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d10b      	bne.n	800c98a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800c972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c976:	f383 8811 	msr	BASEPRI, r3
 800c97a:	f3bf 8f6f 	isb	sy
 800c97e:	f3bf 8f4f 	dsb	sy
 800c982:	623b      	str	r3, [r7, #32]
}
 800c984:	bf00      	nop
 800c986:	bf00      	nop
 800c988:	e7fd      	b.n	800c986 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d103      	bne.n	800c998 <xQueueReceiveFromISR+0x3c>
 800c990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c994:	2b00      	cmp	r3, #0
 800c996:	d101      	bne.n	800c99c <xQueueReceiveFromISR+0x40>
 800c998:	2301      	movs	r3, #1
 800c99a:	e000      	b.n	800c99e <xQueueReceiveFromISR+0x42>
 800c99c:	2300      	movs	r3, #0
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d10b      	bne.n	800c9ba <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800c9a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9a6:	f383 8811 	msr	BASEPRI, r3
 800c9aa:	f3bf 8f6f 	isb	sy
 800c9ae:	f3bf 8f4f 	dsb	sy
 800c9b2:	61fb      	str	r3, [r7, #28]
}
 800c9b4:	bf00      	nop
 800c9b6:	bf00      	nop
 800c9b8:	e7fd      	b.n	800c9b6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c9ba:	f001 ff9d 	bl	800e8f8 <vPortValidateInterruptPriority>
	__asm volatile
 800c9be:	f3ef 8211 	mrs	r2, BASEPRI
 800c9c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9c6:	f383 8811 	msr	BASEPRI, r3
 800c9ca:	f3bf 8f6f 	isb	sy
 800c9ce:	f3bf 8f4f 	dsb	sy
 800c9d2:	61ba      	str	r2, [r7, #24]
 800c9d4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c9d6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c9d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9de:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d02f      	beq.n	800ca46 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c9e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c9ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c9f0:	68b9      	ldr	r1, [r7, #8]
 800c9f2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c9f4:	f000 f8da 	bl	800cbac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c9f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9fa:	1e5a      	subs	r2, r3, #1
 800c9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9fe:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ca00:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ca04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca08:	d112      	bne.n	800ca30 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca0c:	691b      	ldr	r3, [r3, #16]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d016      	beq.n	800ca40 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca14:	3310      	adds	r3, #16
 800ca16:	4618      	mov	r0, r3
 800ca18:	f000 fe60 	bl	800d6dc <xTaskRemoveFromEventList>
 800ca1c:	4603      	mov	r3, r0
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d00e      	beq.n	800ca40 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d00b      	beq.n	800ca40 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	2201      	movs	r2, #1
 800ca2c:	601a      	str	r2, [r3, #0]
 800ca2e:	e007      	b.n	800ca40 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ca30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ca34:	3301      	adds	r3, #1
 800ca36:	b2db      	uxtb	r3, r3
 800ca38:	b25a      	sxtb	r2, r3
 800ca3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800ca40:	2301      	movs	r3, #1
 800ca42:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca44:	e001      	b.n	800ca4a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800ca46:	2300      	movs	r3, #0
 800ca48:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca4c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ca4e:	693b      	ldr	r3, [r7, #16]
 800ca50:	f383 8811 	msr	BASEPRI, r3
}
 800ca54:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ca56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	3738      	adds	r7, #56	@ 0x38
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	bd80      	pop	{r7, pc}

0800ca60 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ca60:	b580      	push	{r7, lr}
 800ca62:	b084      	sub	sp, #16
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d10b      	bne.n	800ca8a <vQueueDelete+0x2a>
	__asm volatile
 800ca72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca76:	f383 8811 	msr	BASEPRI, r3
 800ca7a:	f3bf 8f6f 	isb	sy
 800ca7e:	f3bf 8f4f 	dsb	sy
 800ca82:	60bb      	str	r3, [r7, #8]
}
 800ca84:	bf00      	nop
 800ca86:	bf00      	nop
 800ca88:	e7fd      	b.n	800ca86 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ca8a:	68f8      	ldr	r0, [r7, #12]
 800ca8c:	f000 f95e 	bl	800cd4c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d102      	bne.n	800caa0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800ca9a:	68f8      	ldr	r0, [r7, #12]
 800ca9c:	f002 f83c 	bl	800eb18 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800caa0:	bf00      	nop
 800caa2:	3710      	adds	r7, #16
 800caa4:	46bd      	mov	sp, r7
 800caa6:	bd80      	pop	{r7, pc}

0800caa8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800caa8:	b480      	push	{r7}
 800caaa:	b085      	sub	sp, #20
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d006      	beq.n	800cac6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800cac2:	60fb      	str	r3, [r7, #12]
 800cac4:	e001      	b.n	800caca <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800cac6:	2300      	movs	r3, #0
 800cac8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800caca:	68fb      	ldr	r3, [r7, #12]
	}
 800cacc:	4618      	mov	r0, r3
 800cace:	3714      	adds	r7, #20
 800cad0:	46bd      	mov	sp, r7
 800cad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad6:	4770      	bx	lr

0800cad8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b086      	sub	sp, #24
 800cadc:	af00      	add	r7, sp, #0
 800cade:	60f8      	str	r0, [r7, #12]
 800cae0:	60b9      	str	r1, [r7, #8]
 800cae2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cae4:	2300      	movs	r3, #0
 800cae6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800caec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d10d      	bne.n	800cb12 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d14d      	bne.n	800cb9a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	689b      	ldr	r3, [r3, #8]
 800cb02:	4618      	mov	r0, r3
 800cb04:	f001 f830 	bl	800db68 <xTaskPriorityDisinherit>
 800cb08:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	609a      	str	r2, [r3, #8]
 800cb10:	e043      	b.n	800cb9a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d119      	bne.n	800cb4c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	6858      	ldr	r0, [r3, #4]
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb20:	461a      	mov	r2, r3
 800cb22:	68b9      	ldr	r1, [r7, #8]
 800cb24:	f003 fa65 	bl	800fff2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	685a      	ldr	r2, [r3, #4]
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb30:	441a      	add	r2, r3
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	685a      	ldr	r2, [r3, #4]
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	689b      	ldr	r3, [r3, #8]
 800cb3e:	429a      	cmp	r2, r3
 800cb40:	d32b      	bcc.n	800cb9a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	681a      	ldr	r2, [r3, #0]
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	605a      	str	r2, [r3, #4]
 800cb4a:	e026      	b.n	800cb9a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	68d8      	ldr	r0, [r3, #12]
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb54:	461a      	mov	r2, r3
 800cb56:	68b9      	ldr	r1, [r7, #8]
 800cb58:	f003 fa4b 	bl	800fff2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	68da      	ldr	r2, [r3, #12]
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb64:	425b      	negs	r3, r3
 800cb66:	441a      	add	r2, r3
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	68da      	ldr	r2, [r3, #12]
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	429a      	cmp	r2, r3
 800cb76:	d207      	bcs.n	800cb88 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	689a      	ldr	r2, [r3, #8]
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb80:	425b      	negs	r3, r3
 800cb82:	441a      	add	r2, r3
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2b02      	cmp	r3, #2
 800cb8c:	d105      	bne.n	800cb9a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cb8e:	693b      	ldr	r3, [r7, #16]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d002      	beq.n	800cb9a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cb94:	693b      	ldr	r3, [r7, #16]
 800cb96:	3b01      	subs	r3, #1
 800cb98:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cb9a:	693b      	ldr	r3, [r7, #16]
 800cb9c:	1c5a      	adds	r2, r3, #1
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800cba2:	697b      	ldr	r3, [r7, #20]
}
 800cba4:	4618      	mov	r0, r3
 800cba6:	3718      	adds	r7, #24
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	bd80      	pop	{r7, pc}

0800cbac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b082      	sub	sp, #8
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
 800cbb4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d018      	beq.n	800cbf0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	68da      	ldr	r2, [r3, #12]
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbc6:	441a      	add	r2, r3
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	68da      	ldr	r2, [r3, #12]
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	689b      	ldr	r3, [r3, #8]
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d303      	bcc.n	800cbe0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681a      	ldr	r2, [r3, #0]
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	68d9      	ldr	r1, [r3, #12]
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbe8:	461a      	mov	r2, r3
 800cbea:	6838      	ldr	r0, [r7, #0]
 800cbec:	f003 fa01 	bl	800fff2 <memcpy>
	}
}
 800cbf0:	bf00      	nop
 800cbf2:	3708      	adds	r7, #8
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	bd80      	pop	{r7, pc}

0800cbf8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b084      	sub	sp, #16
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800cc00:	f001 fd9a 	bl	800e738 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cc0a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cc0c:	e011      	b.n	800cc32 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d012      	beq.n	800cc3c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	3324      	adds	r3, #36	@ 0x24
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	f000 fd5e 	bl	800d6dc <xTaskRemoveFromEventList>
 800cc20:	4603      	mov	r3, r0
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d001      	beq.n	800cc2a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cc26:	f000 fe37 	bl	800d898 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cc2a:	7bfb      	ldrb	r3, [r7, #15]
 800cc2c:	3b01      	subs	r3, #1
 800cc2e:	b2db      	uxtb	r3, r3
 800cc30:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cc32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	dce9      	bgt.n	800cc0e <prvUnlockQueue+0x16>
 800cc3a:	e000      	b.n	800cc3e <prvUnlockQueue+0x46>
					break;
 800cc3c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	22ff      	movs	r2, #255	@ 0xff
 800cc42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800cc46:	f001 fda9 	bl	800e79c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cc4a:	f001 fd75 	bl	800e738 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cc54:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cc56:	e011      	b.n	800cc7c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	691b      	ldr	r3, [r3, #16]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d012      	beq.n	800cc86 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	3310      	adds	r3, #16
 800cc64:	4618      	mov	r0, r3
 800cc66:	f000 fd39 	bl	800d6dc <xTaskRemoveFromEventList>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d001      	beq.n	800cc74 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800cc70:	f000 fe12 	bl	800d898 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cc74:	7bbb      	ldrb	r3, [r7, #14]
 800cc76:	3b01      	subs	r3, #1
 800cc78:	b2db      	uxtb	r3, r3
 800cc7a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cc7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	dce9      	bgt.n	800cc58 <prvUnlockQueue+0x60>
 800cc84:	e000      	b.n	800cc88 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800cc86:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	22ff      	movs	r2, #255	@ 0xff
 800cc8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800cc90:	f001 fd84 	bl	800e79c <vPortExitCritical>
}
 800cc94:	bf00      	nop
 800cc96:	3710      	adds	r7, #16
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	bd80      	pop	{r7, pc}

0800cc9c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	b084      	sub	sp, #16
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cca4:	f001 fd48 	bl	800e738 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d102      	bne.n	800ccb6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ccb0:	2301      	movs	r3, #1
 800ccb2:	60fb      	str	r3, [r7, #12]
 800ccb4:	e001      	b.n	800ccba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ccba:	f001 fd6f 	bl	800e79c <vPortExitCritical>

	return xReturn;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
}
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	3710      	adds	r7, #16
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}

0800ccc8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b084      	sub	sp, #16
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ccd0:	f001 fd32 	bl	800e738 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ccdc:	429a      	cmp	r2, r3
 800ccde:	d102      	bne.n	800cce6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cce0:	2301      	movs	r3, #1
 800cce2:	60fb      	str	r3, [r7, #12]
 800cce4:	e001      	b.n	800ccea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cce6:	2300      	movs	r3, #0
 800cce8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ccea:	f001 fd57 	bl	800e79c <vPortExitCritical>

	return xReturn;
 800ccee:	68fb      	ldr	r3, [r7, #12]
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	3710      	adds	r7, #16
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bd80      	pop	{r7, pc}

0800ccf8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ccf8:	b480      	push	{r7}
 800ccfa:	b085      	sub	sp, #20
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
 800cd00:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd02:	2300      	movs	r3, #0
 800cd04:	60fb      	str	r3, [r7, #12]
 800cd06:	e014      	b.n	800cd32 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800cd08:	4a0f      	ldr	r2, [pc, #60]	@ (800cd48 <vQueueAddToRegistry+0x50>)
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d10b      	bne.n	800cd2c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800cd14:	490c      	ldr	r1, [pc, #48]	@ (800cd48 <vQueueAddToRegistry+0x50>)
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	683a      	ldr	r2, [r7, #0]
 800cd1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800cd1e:	4a0a      	ldr	r2, [pc, #40]	@ (800cd48 <vQueueAddToRegistry+0x50>)
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	00db      	lsls	r3, r3, #3
 800cd24:	4413      	add	r3, r2
 800cd26:	687a      	ldr	r2, [r7, #4]
 800cd28:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800cd2a:	e006      	b.n	800cd3a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	3301      	adds	r3, #1
 800cd30:	60fb      	str	r3, [r7, #12]
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	2b07      	cmp	r3, #7
 800cd36:	d9e7      	bls.n	800cd08 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800cd38:	bf00      	nop
 800cd3a:	bf00      	nop
 800cd3c:	3714      	adds	r7, #20
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd44:	4770      	bx	lr
 800cd46:	bf00      	nop
 800cd48:	20001754 	.word	0x20001754

0800cd4c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800cd4c:	b480      	push	{r7}
 800cd4e:	b085      	sub	sp, #20
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd54:	2300      	movs	r3, #0
 800cd56:	60fb      	str	r3, [r7, #12]
 800cd58:	e016      	b.n	800cd88 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800cd5a:	4a10      	ldr	r2, [pc, #64]	@ (800cd9c <vQueueUnregisterQueue+0x50>)
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	00db      	lsls	r3, r3, #3
 800cd60:	4413      	add	r3, r2
 800cd62:	685b      	ldr	r3, [r3, #4]
 800cd64:	687a      	ldr	r2, [r7, #4]
 800cd66:	429a      	cmp	r2, r3
 800cd68:	d10b      	bne.n	800cd82 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800cd6a:	4a0c      	ldr	r2, [pc, #48]	@ (800cd9c <vQueueUnregisterQueue+0x50>)
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	2100      	movs	r1, #0
 800cd70:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800cd74:	4a09      	ldr	r2, [pc, #36]	@ (800cd9c <vQueueUnregisterQueue+0x50>)
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	00db      	lsls	r3, r3, #3
 800cd7a:	4413      	add	r3, r2
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	605a      	str	r2, [r3, #4]
				break;
 800cd80:	e006      	b.n	800cd90 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	3301      	adds	r3, #1
 800cd86:	60fb      	str	r3, [r7, #12]
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	2b07      	cmp	r3, #7
 800cd8c:	d9e5      	bls.n	800cd5a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800cd8e:	bf00      	nop
 800cd90:	bf00      	nop
 800cd92:	3714      	adds	r7, #20
 800cd94:	46bd      	mov	sp, r7
 800cd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9a:	4770      	bx	lr
 800cd9c:	20001754 	.word	0x20001754

0800cda0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b086      	sub	sp, #24
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	60f8      	str	r0, [r7, #12]
 800cda8:	60b9      	str	r1, [r7, #8]
 800cdaa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800cdb0:	f001 fcc2 	bl	800e738 <vPortEnterCritical>
 800cdb4:	697b      	ldr	r3, [r7, #20]
 800cdb6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cdba:	b25b      	sxtb	r3, r3
 800cdbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdc0:	d103      	bne.n	800cdca <vQueueWaitForMessageRestricted+0x2a>
 800cdc2:	697b      	ldr	r3, [r7, #20]
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cdca:	697b      	ldr	r3, [r7, #20]
 800cdcc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cdd0:	b25b      	sxtb	r3, r3
 800cdd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdd6:	d103      	bne.n	800cde0 <vQueueWaitForMessageRestricted+0x40>
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	2200      	movs	r2, #0
 800cddc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cde0:	f001 fcdc 	bl	800e79c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800cde4:	697b      	ldr	r3, [r7, #20]
 800cde6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d106      	bne.n	800cdfa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800cdec:	697b      	ldr	r3, [r7, #20]
 800cdee:	3324      	adds	r3, #36	@ 0x24
 800cdf0:	687a      	ldr	r2, [r7, #4]
 800cdf2:	68b9      	ldr	r1, [r7, #8]
 800cdf4:	4618      	mov	r0, r3
 800cdf6:	f000 fc45 	bl	800d684 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800cdfa:	6978      	ldr	r0, [r7, #20]
 800cdfc:	f7ff fefc 	bl	800cbf8 <prvUnlockQueue>
	}
 800ce00:	bf00      	nop
 800ce02:	3718      	adds	r7, #24
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}

0800ce08 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b08e      	sub	sp, #56	@ 0x38
 800ce0c:	af04      	add	r7, sp, #16
 800ce0e:	60f8      	str	r0, [r7, #12]
 800ce10:	60b9      	str	r1, [r7, #8]
 800ce12:	607a      	str	r2, [r7, #4]
 800ce14:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ce16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d10b      	bne.n	800ce34 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ce1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce20:	f383 8811 	msr	BASEPRI, r3
 800ce24:	f3bf 8f6f 	isb	sy
 800ce28:	f3bf 8f4f 	dsb	sy
 800ce2c:	623b      	str	r3, [r7, #32]
}
 800ce2e:	bf00      	nop
 800ce30:	bf00      	nop
 800ce32:	e7fd      	b.n	800ce30 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ce34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d10b      	bne.n	800ce52 <xTaskCreateStatic+0x4a>
	__asm volatile
 800ce3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce3e:	f383 8811 	msr	BASEPRI, r3
 800ce42:	f3bf 8f6f 	isb	sy
 800ce46:	f3bf 8f4f 	dsb	sy
 800ce4a:	61fb      	str	r3, [r7, #28]
}
 800ce4c:	bf00      	nop
 800ce4e:	bf00      	nop
 800ce50:	e7fd      	b.n	800ce4e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ce52:	235c      	movs	r3, #92	@ 0x5c
 800ce54:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	2b5c      	cmp	r3, #92	@ 0x5c
 800ce5a:	d00b      	beq.n	800ce74 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ce5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce60:	f383 8811 	msr	BASEPRI, r3
 800ce64:	f3bf 8f6f 	isb	sy
 800ce68:	f3bf 8f4f 	dsb	sy
 800ce6c:	61bb      	str	r3, [r7, #24]
}
 800ce6e:	bf00      	nop
 800ce70:	bf00      	nop
 800ce72:	e7fd      	b.n	800ce70 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ce74:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ce76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d01e      	beq.n	800ceba <xTaskCreateStatic+0xb2>
 800ce7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d01b      	beq.n	800ceba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ce82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce84:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ce86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce8a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ce8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce8e:	2202      	movs	r2, #2
 800ce90:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ce94:	2300      	movs	r3, #0
 800ce96:	9303      	str	r3, [sp, #12]
 800ce98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce9a:	9302      	str	r3, [sp, #8]
 800ce9c:	f107 0314 	add.w	r3, r7, #20
 800cea0:	9301      	str	r3, [sp, #4]
 800cea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cea4:	9300      	str	r3, [sp, #0]
 800cea6:	683b      	ldr	r3, [r7, #0]
 800cea8:	687a      	ldr	r2, [r7, #4]
 800ceaa:	68b9      	ldr	r1, [r7, #8]
 800ceac:	68f8      	ldr	r0, [r7, #12]
 800ceae:	f000 f850 	bl	800cf52 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ceb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ceb4:	f000 f8de 	bl	800d074 <prvAddNewTaskToReadyList>
 800ceb8:	e001      	b.n	800cebe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800ceba:	2300      	movs	r3, #0
 800cebc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cebe:	697b      	ldr	r3, [r7, #20]
	}
 800cec0:	4618      	mov	r0, r3
 800cec2:	3728      	adds	r7, #40	@ 0x28
 800cec4:	46bd      	mov	sp, r7
 800cec6:	bd80      	pop	{r7, pc}

0800cec8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b08c      	sub	sp, #48	@ 0x30
 800cecc:	af04      	add	r7, sp, #16
 800cece:	60f8      	str	r0, [r7, #12]
 800ced0:	60b9      	str	r1, [r7, #8]
 800ced2:	603b      	str	r3, [r7, #0]
 800ced4:	4613      	mov	r3, r2
 800ced6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ced8:	88fb      	ldrh	r3, [r7, #6]
 800ceda:	009b      	lsls	r3, r3, #2
 800cedc:	4618      	mov	r0, r3
 800cede:	f001 fd4d 	bl	800e97c <pvPortMalloc>
 800cee2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cee4:	697b      	ldr	r3, [r7, #20]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d00e      	beq.n	800cf08 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ceea:	205c      	movs	r0, #92	@ 0x5c
 800ceec:	f001 fd46 	bl	800e97c <pvPortMalloc>
 800cef0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cef2:	69fb      	ldr	r3, [r7, #28]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d003      	beq.n	800cf00 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cef8:	69fb      	ldr	r3, [r7, #28]
 800cefa:	697a      	ldr	r2, [r7, #20]
 800cefc:	631a      	str	r2, [r3, #48]	@ 0x30
 800cefe:	e005      	b.n	800cf0c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cf00:	6978      	ldr	r0, [r7, #20]
 800cf02:	f001 fe09 	bl	800eb18 <vPortFree>
 800cf06:	e001      	b.n	800cf0c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cf08:	2300      	movs	r3, #0
 800cf0a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cf0c:	69fb      	ldr	r3, [r7, #28]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d017      	beq.n	800cf42 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cf12:	69fb      	ldr	r3, [r7, #28]
 800cf14:	2200      	movs	r2, #0
 800cf16:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cf1a:	88fa      	ldrh	r2, [r7, #6]
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	9303      	str	r3, [sp, #12]
 800cf20:	69fb      	ldr	r3, [r7, #28]
 800cf22:	9302      	str	r3, [sp, #8]
 800cf24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf26:	9301      	str	r3, [sp, #4]
 800cf28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf2a:	9300      	str	r3, [sp, #0]
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	68b9      	ldr	r1, [r7, #8]
 800cf30:	68f8      	ldr	r0, [r7, #12]
 800cf32:	f000 f80e 	bl	800cf52 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cf36:	69f8      	ldr	r0, [r7, #28]
 800cf38:	f000 f89c 	bl	800d074 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cf3c:	2301      	movs	r3, #1
 800cf3e:	61bb      	str	r3, [r7, #24]
 800cf40:	e002      	b.n	800cf48 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cf42:	f04f 33ff 	mov.w	r3, #4294967295
 800cf46:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cf48:	69bb      	ldr	r3, [r7, #24]
	}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	3720      	adds	r7, #32
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}

0800cf52 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cf52:	b580      	push	{r7, lr}
 800cf54:	b088      	sub	sp, #32
 800cf56:	af00      	add	r7, sp, #0
 800cf58:	60f8      	str	r0, [r7, #12]
 800cf5a:	60b9      	str	r1, [r7, #8]
 800cf5c:	607a      	str	r2, [r7, #4]
 800cf5e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800cf60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf62:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	009b      	lsls	r3, r3, #2
 800cf68:	461a      	mov	r2, r3
 800cf6a:	21a5      	movs	r1, #165	@ 0xa5
 800cf6c:	f002 ffc2 	bl	800fef4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cf70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800cf7a:	3b01      	subs	r3, #1
 800cf7c:	009b      	lsls	r3, r3, #2
 800cf7e:	4413      	add	r3, r2
 800cf80:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cf82:	69bb      	ldr	r3, [r7, #24]
 800cf84:	f023 0307 	bic.w	r3, r3, #7
 800cf88:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cf8a:	69bb      	ldr	r3, [r7, #24]
 800cf8c:	f003 0307 	and.w	r3, r3, #7
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d00b      	beq.n	800cfac <prvInitialiseNewTask+0x5a>
	__asm volatile
 800cf94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf98:	f383 8811 	msr	BASEPRI, r3
 800cf9c:	f3bf 8f6f 	isb	sy
 800cfa0:	f3bf 8f4f 	dsb	sy
 800cfa4:	617b      	str	r3, [r7, #20]
}
 800cfa6:	bf00      	nop
 800cfa8:	bf00      	nop
 800cfaa:	e7fd      	b.n	800cfa8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cfac:	68bb      	ldr	r3, [r7, #8]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d01f      	beq.n	800cff2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	61fb      	str	r3, [r7, #28]
 800cfb6:	e012      	b.n	800cfde <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cfb8:	68ba      	ldr	r2, [r7, #8]
 800cfba:	69fb      	ldr	r3, [r7, #28]
 800cfbc:	4413      	add	r3, r2
 800cfbe:	7819      	ldrb	r1, [r3, #0]
 800cfc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cfc2:	69fb      	ldr	r3, [r7, #28]
 800cfc4:	4413      	add	r3, r2
 800cfc6:	3334      	adds	r3, #52	@ 0x34
 800cfc8:	460a      	mov	r2, r1
 800cfca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cfcc:	68ba      	ldr	r2, [r7, #8]
 800cfce:	69fb      	ldr	r3, [r7, #28]
 800cfd0:	4413      	add	r3, r2
 800cfd2:	781b      	ldrb	r3, [r3, #0]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d006      	beq.n	800cfe6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cfd8:	69fb      	ldr	r3, [r7, #28]
 800cfda:	3301      	adds	r3, #1
 800cfdc:	61fb      	str	r3, [r7, #28]
 800cfde:	69fb      	ldr	r3, [r7, #28]
 800cfe0:	2b0f      	cmp	r3, #15
 800cfe2:	d9e9      	bls.n	800cfb8 <prvInitialiseNewTask+0x66>
 800cfe4:	e000      	b.n	800cfe8 <prvInitialiseNewTask+0x96>
			{
				break;
 800cfe6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cfe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfea:	2200      	movs	r2, #0
 800cfec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cff0:	e003      	b.n	800cffa <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cff4:	2200      	movs	r2, #0
 800cff6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cffc:	2b37      	cmp	r3, #55	@ 0x37
 800cffe:	d901      	bls.n	800d004 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d000:	2337      	movs	r3, #55	@ 0x37
 800d002:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d006:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d008:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d00a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d00c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d00e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d012:	2200      	movs	r2, #0
 800d014:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d018:	3304      	adds	r3, #4
 800d01a:	4618      	mov	r0, r3
 800d01c:	f7fe fe34 	bl	800bc88 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d022:	3318      	adds	r3, #24
 800d024:	4618      	mov	r0, r3
 800d026:	f7fe fe2f 	bl	800bc88 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d02c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d02e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d032:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d038:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d03c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d03e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d042:	2200      	movs	r2, #0
 800d044:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d048:	2200      	movs	r2, #0
 800d04a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d04e:	683a      	ldr	r2, [r7, #0]
 800d050:	68f9      	ldr	r1, [r7, #12]
 800d052:	69b8      	ldr	r0, [r7, #24]
 800d054:	f001 fa3e 	bl	800e4d4 <pxPortInitialiseStack>
 800d058:	4602      	mov	r2, r0
 800d05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d05c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d05e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d060:	2b00      	cmp	r3, #0
 800d062:	d002      	beq.n	800d06a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d066:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d068:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d06a:	bf00      	nop
 800d06c:	3720      	adds	r7, #32
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd80      	pop	{r7, pc}
	...

0800d074 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d074:	b580      	push	{r7, lr}
 800d076:	b082      	sub	sp, #8
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d07c:	f001 fb5c 	bl	800e738 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d080:	4b2d      	ldr	r3, [pc, #180]	@ (800d138 <prvAddNewTaskToReadyList+0xc4>)
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	3301      	adds	r3, #1
 800d086:	4a2c      	ldr	r2, [pc, #176]	@ (800d138 <prvAddNewTaskToReadyList+0xc4>)
 800d088:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d08a:	4b2c      	ldr	r3, [pc, #176]	@ (800d13c <prvAddNewTaskToReadyList+0xc8>)
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d109      	bne.n	800d0a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d092:	4a2a      	ldr	r2, [pc, #168]	@ (800d13c <prvAddNewTaskToReadyList+0xc8>)
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d098:	4b27      	ldr	r3, [pc, #156]	@ (800d138 <prvAddNewTaskToReadyList+0xc4>)
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	2b01      	cmp	r3, #1
 800d09e:	d110      	bne.n	800d0c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d0a0:	f000 fc1e 	bl	800d8e0 <prvInitialiseTaskLists>
 800d0a4:	e00d      	b.n	800d0c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d0a6:	4b26      	ldr	r3, [pc, #152]	@ (800d140 <prvAddNewTaskToReadyList+0xcc>)
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d109      	bne.n	800d0c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d0ae:	4b23      	ldr	r3, [pc, #140]	@ (800d13c <prvAddNewTaskToReadyList+0xc8>)
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0b8:	429a      	cmp	r2, r3
 800d0ba:	d802      	bhi.n	800d0c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d0bc:	4a1f      	ldr	r2, [pc, #124]	@ (800d13c <prvAddNewTaskToReadyList+0xc8>)
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d0c2:	4b20      	ldr	r3, [pc, #128]	@ (800d144 <prvAddNewTaskToReadyList+0xd0>)
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	3301      	adds	r3, #1
 800d0c8:	4a1e      	ldr	r2, [pc, #120]	@ (800d144 <prvAddNewTaskToReadyList+0xd0>)
 800d0ca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d0cc:	4b1d      	ldr	r3, [pc, #116]	@ (800d144 <prvAddNewTaskToReadyList+0xd0>)
 800d0ce:	681a      	ldr	r2, [r3, #0]
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0d8:	4b1b      	ldr	r3, [pc, #108]	@ (800d148 <prvAddNewTaskToReadyList+0xd4>)
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	429a      	cmp	r2, r3
 800d0de:	d903      	bls.n	800d0e8 <prvAddNewTaskToReadyList+0x74>
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0e4:	4a18      	ldr	r2, [pc, #96]	@ (800d148 <prvAddNewTaskToReadyList+0xd4>)
 800d0e6:	6013      	str	r3, [r2, #0]
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0ec:	4613      	mov	r3, r2
 800d0ee:	009b      	lsls	r3, r3, #2
 800d0f0:	4413      	add	r3, r2
 800d0f2:	009b      	lsls	r3, r3, #2
 800d0f4:	4a15      	ldr	r2, [pc, #84]	@ (800d14c <prvAddNewTaskToReadyList+0xd8>)
 800d0f6:	441a      	add	r2, r3
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	3304      	adds	r3, #4
 800d0fc:	4619      	mov	r1, r3
 800d0fe:	4610      	mov	r0, r2
 800d100:	f7fe fdcf 	bl	800bca2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d104:	f001 fb4a 	bl	800e79c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d108:	4b0d      	ldr	r3, [pc, #52]	@ (800d140 <prvAddNewTaskToReadyList+0xcc>)
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d00e      	beq.n	800d12e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d110:	4b0a      	ldr	r3, [pc, #40]	@ (800d13c <prvAddNewTaskToReadyList+0xc8>)
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d11a:	429a      	cmp	r2, r3
 800d11c:	d207      	bcs.n	800d12e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d11e:	4b0c      	ldr	r3, [pc, #48]	@ (800d150 <prvAddNewTaskToReadyList+0xdc>)
 800d120:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d124:	601a      	str	r2, [r3, #0]
 800d126:	f3bf 8f4f 	dsb	sy
 800d12a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d12e:	bf00      	nop
 800d130:	3708      	adds	r7, #8
 800d132:	46bd      	mov	sp, r7
 800d134:	bd80      	pop	{r7, pc}
 800d136:	bf00      	nop
 800d138:	20001c68 	.word	0x20001c68
 800d13c:	20001794 	.word	0x20001794
 800d140:	20001c74 	.word	0x20001c74
 800d144:	20001c84 	.word	0x20001c84
 800d148:	20001c70 	.word	0x20001c70
 800d14c:	20001798 	.word	0x20001798
 800d150:	e000ed04 	.word	0xe000ed04

0800d154 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d154:	b580      	push	{r7, lr}
 800d156:	b084      	sub	sp, #16
 800d158:	af00      	add	r7, sp, #0
 800d15a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d15c:	2300      	movs	r3, #0
 800d15e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d018      	beq.n	800d198 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d166:	4b14      	ldr	r3, [pc, #80]	@ (800d1b8 <vTaskDelay+0x64>)
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d00b      	beq.n	800d186 <vTaskDelay+0x32>
	__asm volatile
 800d16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d172:	f383 8811 	msr	BASEPRI, r3
 800d176:	f3bf 8f6f 	isb	sy
 800d17a:	f3bf 8f4f 	dsb	sy
 800d17e:	60bb      	str	r3, [r7, #8]
}
 800d180:	bf00      	nop
 800d182:	bf00      	nop
 800d184:	e7fd      	b.n	800d182 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d186:	f000 f883 	bl	800d290 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d18a:	2100      	movs	r1, #0
 800d18c:	6878      	ldr	r0, [r7, #4]
 800d18e:	f000 fdf3 	bl	800dd78 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d192:	f000 f88b 	bl	800d2ac <xTaskResumeAll>
 800d196:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d107      	bne.n	800d1ae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800d19e:	4b07      	ldr	r3, [pc, #28]	@ (800d1bc <vTaskDelay+0x68>)
 800d1a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d1a4:	601a      	str	r2, [r3, #0]
 800d1a6:	f3bf 8f4f 	dsb	sy
 800d1aa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d1ae:	bf00      	nop
 800d1b0:	3710      	adds	r7, #16
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	bd80      	pop	{r7, pc}
 800d1b6:	bf00      	nop
 800d1b8:	20001c90 	.word	0x20001c90
 800d1bc:	e000ed04 	.word	0xe000ed04

0800d1c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d1c0:	b580      	push	{r7, lr}
 800d1c2:	b08a      	sub	sp, #40	@ 0x28
 800d1c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d1ce:	463a      	mov	r2, r7
 800d1d0:	1d39      	adds	r1, r7, #4
 800d1d2:	f107 0308 	add.w	r3, r7, #8
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	f7fe fd02 	bl	800bbe0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d1dc:	6839      	ldr	r1, [r7, #0]
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	68ba      	ldr	r2, [r7, #8]
 800d1e2:	9202      	str	r2, [sp, #8]
 800d1e4:	9301      	str	r3, [sp, #4]
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	9300      	str	r3, [sp, #0]
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	460a      	mov	r2, r1
 800d1ee:	4922      	ldr	r1, [pc, #136]	@ (800d278 <vTaskStartScheduler+0xb8>)
 800d1f0:	4822      	ldr	r0, [pc, #136]	@ (800d27c <vTaskStartScheduler+0xbc>)
 800d1f2:	f7ff fe09 	bl	800ce08 <xTaskCreateStatic>
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	4a21      	ldr	r2, [pc, #132]	@ (800d280 <vTaskStartScheduler+0xc0>)
 800d1fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d1fc:	4b20      	ldr	r3, [pc, #128]	@ (800d280 <vTaskStartScheduler+0xc0>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d002      	beq.n	800d20a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d204:	2301      	movs	r3, #1
 800d206:	617b      	str	r3, [r7, #20]
 800d208:	e001      	b.n	800d20e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d20a:	2300      	movs	r3, #0
 800d20c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d20e:	697b      	ldr	r3, [r7, #20]
 800d210:	2b01      	cmp	r3, #1
 800d212:	d102      	bne.n	800d21a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d214:	f000 fe04 	bl	800de20 <xTimerCreateTimerTask>
 800d218:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d21a:	697b      	ldr	r3, [r7, #20]
 800d21c:	2b01      	cmp	r3, #1
 800d21e:	d116      	bne.n	800d24e <vTaskStartScheduler+0x8e>
	__asm volatile
 800d220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d224:	f383 8811 	msr	BASEPRI, r3
 800d228:	f3bf 8f6f 	isb	sy
 800d22c:	f3bf 8f4f 	dsb	sy
 800d230:	613b      	str	r3, [r7, #16]
}
 800d232:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d234:	4b13      	ldr	r3, [pc, #76]	@ (800d284 <vTaskStartScheduler+0xc4>)
 800d236:	f04f 32ff 	mov.w	r2, #4294967295
 800d23a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d23c:	4b12      	ldr	r3, [pc, #72]	@ (800d288 <vTaskStartScheduler+0xc8>)
 800d23e:	2201      	movs	r2, #1
 800d240:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d242:	4b12      	ldr	r3, [pc, #72]	@ (800d28c <vTaskStartScheduler+0xcc>)
 800d244:	2200      	movs	r2, #0
 800d246:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d248:	f001 f9d2 	bl	800e5f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d24c:	e00f      	b.n	800d26e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d254:	d10b      	bne.n	800d26e <vTaskStartScheduler+0xae>
	__asm volatile
 800d256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d25a:	f383 8811 	msr	BASEPRI, r3
 800d25e:	f3bf 8f6f 	isb	sy
 800d262:	f3bf 8f4f 	dsb	sy
 800d266:	60fb      	str	r3, [r7, #12]
}
 800d268:	bf00      	nop
 800d26a:	bf00      	nop
 800d26c:	e7fd      	b.n	800d26a <vTaskStartScheduler+0xaa>
}
 800d26e:	bf00      	nop
 800d270:	3718      	adds	r7, #24
 800d272:	46bd      	mov	sp, r7
 800d274:	bd80      	pop	{r7, pc}
 800d276:	bf00      	nop
 800d278:	08013c98 	.word	0x08013c98
 800d27c:	0800d8b1 	.word	0x0800d8b1
 800d280:	20001c8c 	.word	0x20001c8c
 800d284:	20001c88 	.word	0x20001c88
 800d288:	20001c74 	.word	0x20001c74
 800d28c:	20001c6c 	.word	0x20001c6c

0800d290 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d290:	b480      	push	{r7}
 800d292:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d294:	4b04      	ldr	r3, [pc, #16]	@ (800d2a8 <vTaskSuspendAll+0x18>)
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	3301      	adds	r3, #1
 800d29a:	4a03      	ldr	r2, [pc, #12]	@ (800d2a8 <vTaskSuspendAll+0x18>)
 800d29c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d29e:	bf00      	nop
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a6:	4770      	bx	lr
 800d2a8:	20001c90 	.word	0x20001c90

0800d2ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b084      	sub	sp, #16
 800d2b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d2ba:	4b42      	ldr	r3, [pc, #264]	@ (800d3c4 <xTaskResumeAll+0x118>)
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d10b      	bne.n	800d2da <xTaskResumeAll+0x2e>
	__asm volatile
 800d2c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2c6:	f383 8811 	msr	BASEPRI, r3
 800d2ca:	f3bf 8f6f 	isb	sy
 800d2ce:	f3bf 8f4f 	dsb	sy
 800d2d2:	603b      	str	r3, [r7, #0]
}
 800d2d4:	bf00      	nop
 800d2d6:	bf00      	nop
 800d2d8:	e7fd      	b.n	800d2d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d2da:	f001 fa2d 	bl	800e738 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d2de:	4b39      	ldr	r3, [pc, #228]	@ (800d3c4 <xTaskResumeAll+0x118>)
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	3b01      	subs	r3, #1
 800d2e4:	4a37      	ldr	r2, [pc, #220]	@ (800d3c4 <xTaskResumeAll+0x118>)
 800d2e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d2e8:	4b36      	ldr	r3, [pc, #216]	@ (800d3c4 <xTaskResumeAll+0x118>)
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d162      	bne.n	800d3b6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d2f0:	4b35      	ldr	r3, [pc, #212]	@ (800d3c8 <xTaskResumeAll+0x11c>)
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d05e      	beq.n	800d3b6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d2f8:	e02f      	b.n	800d35a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2fa:	4b34      	ldr	r3, [pc, #208]	@ (800d3cc <xTaskResumeAll+0x120>)
 800d2fc:	68db      	ldr	r3, [r3, #12]
 800d2fe:	68db      	ldr	r3, [r3, #12]
 800d300:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	3318      	adds	r3, #24
 800d306:	4618      	mov	r0, r3
 800d308:	f7fe fd28 	bl	800bd5c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	3304      	adds	r3, #4
 800d310:	4618      	mov	r0, r3
 800d312:	f7fe fd23 	bl	800bd5c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d31a:	4b2d      	ldr	r3, [pc, #180]	@ (800d3d0 <xTaskResumeAll+0x124>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	429a      	cmp	r2, r3
 800d320:	d903      	bls.n	800d32a <xTaskResumeAll+0x7e>
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d326:	4a2a      	ldr	r2, [pc, #168]	@ (800d3d0 <xTaskResumeAll+0x124>)
 800d328:	6013      	str	r3, [r2, #0]
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d32e:	4613      	mov	r3, r2
 800d330:	009b      	lsls	r3, r3, #2
 800d332:	4413      	add	r3, r2
 800d334:	009b      	lsls	r3, r3, #2
 800d336:	4a27      	ldr	r2, [pc, #156]	@ (800d3d4 <xTaskResumeAll+0x128>)
 800d338:	441a      	add	r2, r3
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	3304      	adds	r3, #4
 800d33e:	4619      	mov	r1, r3
 800d340:	4610      	mov	r0, r2
 800d342:	f7fe fcae 	bl	800bca2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d34a:	4b23      	ldr	r3, [pc, #140]	@ (800d3d8 <xTaskResumeAll+0x12c>)
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d350:	429a      	cmp	r2, r3
 800d352:	d302      	bcc.n	800d35a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d354:	4b21      	ldr	r3, [pc, #132]	@ (800d3dc <xTaskResumeAll+0x130>)
 800d356:	2201      	movs	r2, #1
 800d358:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d35a:	4b1c      	ldr	r3, [pc, #112]	@ (800d3cc <xTaskResumeAll+0x120>)
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d1cb      	bne.n	800d2fa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	2b00      	cmp	r3, #0
 800d366:	d001      	beq.n	800d36c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d368:	f000 fb58 	bl	800da1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d36c:	4b1c      	ldr	r3, [pc, #112]	@ (800d3e0 <xTaskResumeAll+0x134>)
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	2b00      	cmp	r3, #0
 800d376:	d010      	beq.n	800d39a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d378:	f000 f846 	bl	800d408 <xTaskIncrementTick>
 800d37c:	4603      	mov	r3, r0
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d002      	beq.n	800d388 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800d382:	4b16      	ldr	r3, [pc, #88]	@ (800d3dc <xTaskResumeAll+0x130>)
 800d384:	2201      	movs	r2, #1
 800d386:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	3b01      	subs	r3, #1
 800d38c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d1f1      	bne.n	800d378 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800d394:	4b12      	ldr	r3, [pc, #72]	@ (800d3e0 <xTaskResumeAll+0x134>)
 800d396:	2200      	movs	r2, #0
 800d398:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d39a:	4b10      	ldr	r3, [pc, #64]	@ (800d3dc <xTaskResumeAll+0x130>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d009      	beq.n	800d3b6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d3a2:	2301      	movs	r3, #1
 800d3a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d3a6:	4b0f      	ldr	r3, [pc, #60]	@ (800d3e4 <xTaskResumeAll+0x138>)
 800d3a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d3ac:	601a      	str	r2, [r3, #0]
 800d3ae:	f3bf 8f4f 	dsb	sy
 800d3b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d3b6:	f001 f9f1 	bl	800e79c <vPortExitCritical>

	return xAlreadyYielded;
 800d3ba:	68bb      	ldr	r3, [r7, #8]
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3710      	adds	r7, #16
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}
 800d3c4:	20001c90 	.word	0x20001c90
 800d3c8:	20001c68 	.word	0x20001c68
 800d3cc:	20001c28 	.word	0x20001c28
 800d3d0:	20001c70 	.word	0x20001c70
 800d3d4:	20001798 	.word	0x20001798
 800d3d8:	20001794 	.word	0x20001794
 800d3dc:	20001c7c 	.word	0x20001c7c
 800d3e0:	20001c78 	.word	0x20001c78
 800d3e4:	e000ed04 	.word	0xe000ed04

0800d3e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d3e8:	b480      	push	{r7}
 800d3ea:	b083      	sub	sp, #12
 800d3ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d3ee:	4b05      	ldr	r3, [pc, #20]	@ (800d404 <xTaskGetTickCount+0x1c>)
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d3f4:	687b      	ldr	r3, [r7, #4]
}
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	370c      	adds	r7, #12
 800d3fa:	46bd      	mov	sp, r7
 800d3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d400:	4770      	bx	lr
 800d402:	bf00      	nop
 800d404:	20001c6c 	.word	0x20001c6c

0800d408 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b086      	sub	sp, #24
 800d40c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d40e:	2300      	movs	r3, #0
 800d410:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d412:	4b4f      	ldr	r3, [pc, #316]	@ (800d550 <xTaskIncrementTick+0x148>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	2b00      	cmp	r3, #0
 800d418:	f040 8090 	bne.w	800d53c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d41c:	4b4d      	ldr	r3, [pc, #308]	@ (800d554 <xTaskIncrementTick+0x14c>)
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	3301      	adds	r3, #1
 800d422:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d424:	4a4b      	ldr	r2, [pc, #300]	@ (800d554 <xTaskIncrementTick+0x14c>)
 800d426:	693b      	ldr	r3, [r7, #16]
 800d428:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d42a:	693b      	ldr	r3, [r7, #16]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d121      	bne.n	800d474 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800d430:	4b49      	ldr	r3, [pc, #292]	@ (800d558 <xTaskIncrementTick+0x150>)
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	2b00      	cmp	r3, #0
 800d438:	d00b      	beq.n	800d452 <xTaskIncrementTick+0x4a>
	__asm volatile
 800d43a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d43e:	f383 8811 	msr	BASEPRI, r3
 800d442:	f3bf 8f6f 	isb	sy
 800d446:	f3bf 8f4f 	dsb	sy
 800d44a:	603b      	str	r3, [r7, #0]
}
 800d44c:	bf00      	nop
 800d44e:	bf00      	nop
 800d450:	e7fd      	b.n	800d44e <xTaskIncrementTick+0x46>
 800d452:	4b41      	ldr	r3, [pc, #260]	@ (800d558 <xTaskIncrementTick+0x150>)
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	60fb      	str	r3, [r7, #12]
 800d458:	4b40      	ldr	r3, [pc, #256]	@ (800d55c <xTaskIncrementTick+0x154>)
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	4a3e      	ldr	r2, [pc, #248]	@ (800d558 <xTaskIncrementTick+0x150>)
 800d45e:	6013      	str	r3, [r2, #0]
 800d460:	4a3e      	ldr	r2, [pc, #248]	@ (800d55c <xTaskIncrementTick+0x154>)
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	6013      	str	r3, [r2, #0]
 800d466:	4b3e      	ldr	r3, [pc, #248]	@ (800d560 <xTaskIncrementTick+0x158>)
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	3301      	adds	r3, #1
 800d46c:	4a3c      	ldr	r2, [pc, #240]	@ (800d560 <xTaskIncrementTick+0x158>)
 800d46e:	6013      	str	r3, [r2, #0]
 800d470:	f000 fad4 	bl	800da1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d474:	4b3b      	ldr	r3, [pc, #236]	@ (800d564 <xTaskIncrementTick+0x15c>)
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	693a      	ldr	r2, [r7, #16]
 800d47a:	429a      	cmp	r2, r3
 800d47c:	d349      	bcc.n	800d512 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d47e:	4b36      	ldr	r3, [pc, #216]	@ (800d558 <xTaskIncrementTick+0x150>)
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d104      	bne.n	800d492 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d488:	4b36      	ldr	r3, [pc, #216]	@ (800d564 <xTaskIncrementTick+0x15c>)
 800d48a:	f04f 32ff 	mov.w	r2, #4294967295
 800d48e:	601a      	str	r2, [r3, #0]
					break;
 800d490:	e03f      	b.n	800d512 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d492:	4b31      	ldr	r3, [pc, #196]	@ (800d558 <xTaskIncrementTick+0x150>)
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	68db      	ldr	r3, [r3, #12]
 800d498:	68db      	ldr	r3, [r3, #12]
 800d49a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d49c:	68bb      	ldr	r3, [r7, #8]
 800d49e:	685b      	ldr	r3, [r3, #4]
 800d4a0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d4a2:	693a      	ldr	r2, [r7, #16]
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	429a      	cmp	r2, r3
 800d4a8:	d203      	bcs.n	800d4b2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d4aa:	4a2e      	ldr	r2, [pc, #184]	@ (800d564 <xTaskIncrementTick+0x15c>)
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d4b0:	e02f      	b.n	800d512 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d4b2:	68bb      	ldr	r3, [r7, #8]
 800d4b4:	3304      	adds	r3, #4
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	f7fe fc50 	bl	800bd5c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d004      	beq.n	800d4ce <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d4c4:	68bb      	ldr	r3, [r7, #8]
 800d4c6:	3318      	adds	r3, #24
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	f7fe fc47 	bl	800bd5c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4d2:	4b25      	ldr	r3, [pc, #148]	@ (800d568 <xTaskIncrementTick+0x160>)
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	429a      	cmp	r2, r3
 800d4d8:	d903      	bls.n	800d4e2 <xTaskIncrementTick+0xda>
 800d4da:	68bb      	ldr	r3, [r7, #8]
 800d4dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4de:	4a22      	ldr	r2, [pc, #136]	@ (800d568 <xTaskIncrementTick+0x160>)
 800d4e0:	6013      	str	r3, [r2, #0]
 800d4e2:	68bb      	ldr	r3, [r7, #8]
 800d4e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4e6:	4613      	mov	r3, r2
 800d4e8:	009b      	lsls	r3, r3, #2
 800d4ea:	4413      	add	r3, r2
 800d4ec:	009b      	lsls	r3, r3, #2
 800d4ee:	4a1f      	ldr	r2, [pc, #124]	@ (800d56c <xTaskIncrementTick+0x164>)
 800d4f0:	441a      	add	r2, r3
 800d4f2:	68bb      	ldr	r3, [r7, #8]
 800d4f4:	3304      	adds	r3, #4
 800d4f6:	4619      	mov	r1, r3
 800d4f8:	4610      	mov	r0, r2
 800d4fa:	f7fe fbd2 	bl	800bca2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d4fe:	68bb      	ldr	r3, [r7, #8]
 800d500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d502:	4b1b      	ldr	r3, [pc, #108]	@ (800d570 <xTaskIncrementTick+0x168>)
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d508:	429a      	cmp	r2, r3
 800d50a:	d3b8      	bcc.n	800d47e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800d50c:	2301      	movs	r3, #1
 800d50e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d510:	e7b5      	b.n	800d47e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d512:	4b17      	ldr	r3, [pc, #92]	@ (800d570 <xTaskIncrementTick+0x168>)
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d518:	4914      	ldr	r1, [pc, #80]	@ (800d56c <xTaskIncrementTick+0x164>)
 800d51a:	4613      	mov	r3, r2
 800d51c:	009b      	lsls	r3, r3, #2
 800d51e:	4413      	add	r3, r2
 800d520:	009b      	lsls	r3, r3, #2
 800d522:	440b      	add	r3, r1
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	2b01      	cmp	r3, #1
 800d528:	d901      	bls.n	800d52e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800d52a:	2301      	movs	r3, #1
 800d52c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d52e:	4b11      	ldr	r3, [pc, #68]	@ (800d574 <xTaskIncrementTick+0x16c>)
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d007      	beq.n	800d546 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800d536:	2301      	movs	r3, #1
 800d538:	617b      	str	r3, [r7, #20]
 800d53a:	e004      	b.n	800d546 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d53c:	4b0e      	ldr	r3, [pc, #56]	@ (800d578 <xTaskIncrementTick+0x170>)
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	3301      	adds	r3, #1
 800d542:	4a0d      	ldr	r2, [pc, #52]	@ (800d578 <xTaskIncrementTick+0x170>)
 800d544:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d546:	697b      	ldr	r3, [r7, #20]
}
 800d548:	4618      	mov	r0, r3
 800d54a:	3718      	adds	r7, #24
 800d54c:	46bd      	mov	sp, r7
 800d54e:	bd80      	pop	{r7, pc}
 800d550:	20001c90 	.word	0x20001c90
 800d554:	20001c6c 	.word	0x20001c6c
 800d558:	20001c20 	.word	0x20001c20
 800d55c:	20001c24 	.word	0x20001c24
 800d560:	20001c80 	.word	0x20001c80
 800d564:	20001c88 	.word	0x20001c88
 800d568:	20001c70 	.word	0x20001c70
 800d56c:	20001798 	.word	0x20001798
 800d570:	20001794 	.word	0x20001794
 800d574:	20001c7c 	.word	0x20001c7c
 800d578:	20001c78 	.word	0x20001c78

0800d57c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d57c:	b480      	push	{r7}
 800d57e:	b085      	sub	sp, #20
 800d580:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d582:	4b28      	ldr	r3, [pc, #160]	@ (800d624 <vTaskSwitchContext+0xa8>)
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	2b00      	cmp	r3, #0
 800d588:	d003      	beq.n	800d592 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d58a:	4b27      	ldr	r3, [pc, #156]	@ (800d628 <vTaskSwitchContext+0xac>)
 800d58c:	2201      	movs	r2, #1
 800d58e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d590:	e042      	b.n	800d618 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800d592:	4b25      	ldr	r3, [pc, #148]	@ (800d628 <vTaskSwitchContext+0xac>)
 800d594:	2200      	movs	r2, #0
 800d596:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d598:	4b24      	ldr	r3, [pc, #144]	@ (800d62c <vTaskSwitchContext+0xb0>)
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	60fb      	str	r3, [r7, #12]
 800d59e:	e011      	b.n	800d5c4 <vTaskSwitchContext+0x48>
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d10b      	bne.n	800d5be <vTaskSwitchContext+0x42>
	__asm volatile
 800d5a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5aa:	f383 8811 	msr	BASEPRI, r3
 800d5ae:	f3bf 8f6f 	isb	sy
 800d5b2:	f3bf 8f4f 	dsb	sy
 800d5b6:	607b      	str	r3, [r7, #4]
}
 800d5b8:	bf00      	nop
 800d5ba:	bf00      	nop
 800d5bc:	e7fd      	b.n	800d5ba <vTaskSwitchContext+0x3e>
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	3b01      	subs	r3, #1
 800d5c2:	60fb      	str	r3, [r7, #12]
 800d5c4:	491a      	ldr	r1, [pc, #104]	@ (800d630 <vTaskSwitchContext+0xb4>)
 800d5c6:	68fa      	ldr	r2, [r7, #12]
 800d5c8:	4613      	mov	r3, r2
 800d5ca:	009b      	lsls	r3, r3, #2
 800d5cc:	4413      	add	r3, r2
 800d5ce:	009b      	lsls	r3, r3, #2
 800d5d0:	440b      	add	r3, r1
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d0e3      	beq.n	800d5a0 <vTaskSwitchContext+0x24>
 800d5d8:	68fa      	ldr	r2, [r7, #12]
 800d5da:	4613      	mov	r3, r2
 800d5dc:	009b      	lsls	r3, r3, #2
 800d5de:	4413      	add	r3, r2
 800d5e0:	009b      	lsls	r3, r3, #2
 800d5e2:	4a13      	ldr	r2, [pc, #76]	@ (800d630 <vTaskSwitchContext+0xb4>)
 800d5e4:	4413      	add	r3, r2
 800d5e6:	60bb      	str	r3, [r7, #8]
 800d5e8:	68bb      	ldr	r3, [r7, #8]
 800d5ea:	685b      	ldr	r3, [r3, #4]
 800d5ec:	685a      	ldr	r2, [r3, #4]
 800d5ee:	68bb      	ldr	r3, [r7, #8]
 800d5f0:	605a      	str	r2, [r3, #4]
 800d5f2:	68bb      	ldr	r3, [r7, #8]
 800d5f4:	685a      	ldr	r2, [r3, #4]
 800d5f6:	68bb      	ldr	r3, [r7, #8]
 800d5f8:	3308      	adds	r3, #8
 800d5fa:	429a      	cmp	r2, r3
 800d5fc:	d104      	bne.n	800d608 <vTaskSwitchContext+0x8c>
 800d5fe:	68bb      	ldr	r3, [r7, #8]
 800d600:	685b      	ldr	r3, [r3, #4]
 800d602:	685a      	ldr	r2, [r3, #4]
 800d604:	68bb      	ldr	r3, [r7, #8]
 800d606:	605a      	str	r2, [r3, #4]
 800d608:	68bb      	ldr	r3, [r7, #8]
 800d60a:	685b      	ldr	r3, [r3, #4]
 800d60c:	68db      	ldr	r3, [r3, #12]
 800d60e:	4a09      	ldr	r2, [pc, #36]	@ (800d634 <vTaskSwitchContext+0xb8>)
 800d610:	6013      	str	r3, [r2, #0]
 800d612:	4a06      	ldr	r2, [pc, #24]	@ (800d62c <vTaskSwitchContext+0xb0>)
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	6013      	str	r3, [r2, #0]
}
 800d618:	bf00      	nop
 800d61a:	3714      	adds	r7, #20
 800d61c:	46bd      	mov	sp, r7
 800d61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d622:	4770      	bx	lr
 800d624:	20001c90 	.word	0x20001c90
 800d628:	20001c7c 	.word	0x20001c7c
 800d62c:	20001c70 	.word	0x20001c70
 800d630:	20001798 	.word	0x20001798
 800d634:	20001794 	.word	0x20001794

0800d638 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d638:	b580      	push	{r7, lr}
 800d63a:	b084      	sub	sp, #16
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	6078      	str	r0, [r7, #4]
 800d640:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d10b      	bne.n	800d660 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d64c:	f383 8811 	msr	BASEPRI, r3
 800d650:	f3bf 8f6f 	isb	sy
 800d654:	f3bf 8f4f 	dsb	sy
 800d658:	60fb      	str	r3, [r7, #12]
}
 800d65a:	bf00      	nop
 800d65c:	bf00      	nop
 800d65e:	e7fd      	b.n	800d65c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d660:	4b07      	ldr	r3, [pc, #28]	@ (800d680 <vTaskPlaceOnEventList+0x48>)
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	3318      	adds	r3, #24
 800d666:	4619      	mov	r1, r3
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f7fe fb3e 	bl	800bcea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d66e:	2101      	movs	r1, #1
 800d670:	6838      	ldr	r0, [r7, #0]
 800d672:	f000 fb81 	bl	800dd78 <prvAddCurrentTaskToDelayedList>
}
 800d676:	bf00      	nop
 800d678:	3710      	adds	r7, #16
 800d67a:	46bd      	mov	sp, r7
 800d67c:	bd80      	pop	{r7, pc}
 800d67e:	bf00      	nop
 800d680:	20001794 	.word	0x20001794

0800d684 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d684:	b580      	push	{r7, lr}
 800d686:	b086      	sub	sp, #24
 800d688:	af00      	add	r7, sp, #0
 800d68a:	60f8      	str	r0, [r7, #12]
 800d68c:	60b9      	str	r1, [r7, #8]
 800d68e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d10b      	bne.n	800d6ae <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800d696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d69a:	f383 8811 	msr	BASEPRI, r3
 800d69e:	f3bf 8f6f 	isb	sy
 800d6a2:	f3bf 8f4f 	dsb	sy
 800d6a6:	617b      	str	r3, [r7, #20]
}
 800d6a8:	bf00      	nop
 800d6aa:	bf00      	nop
 800d6ac:	e7fd      	b.n	800d6aa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d6ae:	4b0a      	ldr	r3, [pc, #40]	@ (800d6d8 <vTaskPlaceOnEventListRestricted+0x54>)
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	3318      	adds	r3, #24
 800d6b4:	4619      	mov	r1, r3
 800d6b6:	68f8      	ldr	r0, [r7, #12]
 800d6b8:	f7fe faf3 	bl	800bca2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d002      	beq.n	800d6c8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800d6c2:	f04f 33ff 	mov.w	r3, #4294967295
 800d6c6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d6c8:	6879      	ldr	r1, [r7, #4]
 800d6ca:	68b8      	ldr	r0, [r7, #8]
 800d6cc:	f000 fb54 	bl	800dd78 <prvAddCurrentTaskToDelayedList>
	}
 800d6d0:	bf00      	nop
 800d6d2:	3718      	adds	r7, #24
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	bd80      	pop	{r7, pc}
 800d6d8:	20001794 	.word	0x20001794

0800d6dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b086      	sub	sp, #24
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	68db      	ldr	r3, [r3, #12]
 800d6e8:	68db      	ldr	r3, [r3, #12]
 800d6ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d6ec:	693b      	ldr	r3, [r7, #16]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d10b      	bne.n	800d70a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d6f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6f6:	f383 8811 	msr	BASEPRI, r3
 800d6fa:	f3bf 8f6f 	isb	sy
 800d6fe:	f3bf 8f4f 	dsb	sy
 800d702:	60fb      	str	r3, [r7, #12]
}
 800d704:	bf00      	nop
 800d706:	bf00      	nop
 800d708:	e7fd      	b.n	800d706 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d70a:	693b      	ldr	r3, [r7, #16]
 800d70c:	3318      	adds	r3, #24
 800d70e:	4618      	mov	r0, r3
 800d710:	f7fe fb24 	bl	800bd5c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d714:	4b1d      	ldr	r3, [pc, #116]	@ (800d78c <xTaskRemoveFromEventList+0xb0>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d11d      	bne.n	800d758 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d71c:	693b      	ldr	r3, [r7, #16]
 800d71e:	3304      	adds	r3, #4
 800d720:	4618      	mov	r0, r3
 800d722:	f7fe fb1b 	bl	800bd5c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d726:	693b      	ldr	r3, [r7, #16]
 800d728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d72a:	4b19      	ldr	r3, [pc, #100]	@ (800d790 <xTaskRemoveFromEventList+0xb4>)
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	429a      	cmp	r2, r3
 800d730:	d903      	bls.n	800d73a <xTaskRemoveFromEventList+0x5e>
 800d732:	693b      	ldr	r3, [r7, #16]
 800d734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d736:	4a16      	ldr	r2, [pc, #88]	@ (800d790 <xTaskRemoveFromEventList+0xb4>)
 800d738:	6013      	str	r3, [r2, #0]
 800d73a:	693b      	ldr	r3, [r7, #16]
 800d73c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d73e:	4613      	mov	r3, r2
 800d740:	009b      	lsls	r3, r3, #2
 800d742:	4413      	add	r3, r2
 800d744:	009b      	lsls	r3, r3, #2
 800d746:	4a13      	ldr	r2, [pc, #76]	@ (800d794 <xTaskRemoveFromEventList+0xb8>)
 800d748:	441a      	add	r2, r3
 800d74a:	693b      	ldr	r3, [r7, #16]
 800d74c:	3304      	adds	r3, #4
 800d74e:	4619      	mov	r1, r3
 800d750:	4610      	mov	r0, r2
 800d752:	f7fe faa6 	bl	800bca2 <vListInsertEnd>
 800d756:	e005      	b.n	800d764 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d758:	693b      	ldr	r3, [r7, #16]
 800d75a:	3318      	adds	r3, #24
 800d75c:	4619      	mov	r1, r3
 800d75e:	480e      	ldr	r0, [pc, #56]	@ (800d798 <xTaskRemoveFromEventList+0xbc>)
 800d760:	f7fe fa9f 	bl	800bca2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d764:	693b      	ldr	r3, [r7, #16]
 800d766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d768:	4b0c      	ldr	r3, [pc, #48]	@ (800d79c <xTaskRemoveFromEventList+0xc0>)
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d76e:	429a      	cmp	r2, r3
 800d770:	d905      	bls.n	800d77e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d772:	2301      	movs	r3, #1
 800d774:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d776:	4b0a      	ldr	r3, [pc, #40]	@ (800d7a0 <xTaskRemoveFromEventList+0xc4>)
 800d778:	2201      	movs	r2, #1
 800d77a:	601a      	str	r2, [r3, #0]
 800d77c:	e001      	b.n	800d782 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d77e:	2300      	movs	r3, #0
 800d780:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d782:	697b      	ldr	r3, [r7, #20]
}
 800d784:	4618      	mov	r0, r3
 800d786:	3718      	adds	r7, #24
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}
 800d78c:	20001c90 	.word	0x20001c90
 800d790:	20001c70 	.word	0x20001c70
 800d794:	20001798 	.word	0x20001798
 800d798:	20001c28 	.word	0x20001c28
 800d79c:	20001794 	.word	0x20001794
 800d7a0:	20001c7c 	.word	0x20001c7c

0800d7a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b083      	sub	sp, #12
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d7ac:	4b06      	ldr	r3, [pc, #24]	@ (800d7c8 <vTaskInternalSetTimeOutState+0x24>)
 800d7ae:	681a      	ldr	r2, [r3, #0]
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d7b4:	4b05      	ldr	r3, [pc, #20]	@ (800d7cc <vTaskInternalSetTimeOutState+0x28>)
 800d7b6:	681a      	ldr	r2, [r3, #0]
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	605a      	str	r2, [r3, #4]
}
 800d7bc:	bf00      	nop
 800d7be:	370c      	adds	r7, #12
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c6:	4770      	bx	lr
 800d7c8:	20001c80 	.word	0x20001c80
 800d7cc:	20001c6c 	.word	0x20001c6c

0800d7d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b088      	sub	sp, #32
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
 800d7d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d10b      	bne.n	800d7f8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d7e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7e4:	f383 8811 	msr	BASEPRI, r3
 800d7e8:	f3bf 8f6f 	isb	sy
 800d7ec:	f3bf 8f4f 	dsb	sy
 800d7f0:	613b      	str	r3, [r7, #16]
}
 800d7f2:	bf00      	nop
 800d7f4:	bf00      	nop
 800d7f6:	e7fd      	b.n	800d7f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d7f8:	683b      	ldr	r3, [r7, #0]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d10b      	bne.n	800d816 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d7fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d802:	f383 8811 	msr	BASEPRI, r3
 800d806:	f3bf 8f6f 	isb	sy
 800d80a:	f3bf 8f4f 	dsb	sy
 800d80e:	60fb      	str	r3, [r7, #12]
}
 800d810:	bf00      	nop
 800d812:	bf00      	nop
 800d814:	e7fd      	b.n	800d812 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d816:	f000 ff8f 	bl	800e738 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d81a:	4b1d      	ldr	r3, [pc, #116]	@ (800d890 <xTaskCheckForTimeOut+0xc0>)
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	685b      	ldr	r3, [r3, #4]
 800d824:	69ba      	ldr	r2, [r7, #24]
 800d826:	1ad3      	subs	r3, r2, r3
 800d828:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d82a:	683b      	ldr	r3, [r7, #0]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d832:	d102      	bne.n	800d83a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d834:	2300      	movs	r3, #0
 800d836:	61fb      	str	r3, [r7, #28]
 800d838:	e023      	b.n	800d882 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	681a      	ldr	r2, [r3, #0]
 800d83e:	4b15      	ldr	r3, [pc, #84]	@ (800d894 <xTaskCheckForTimeOut+0xc4>)
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	429a      	cmp	r2, r3
 800d844:	d007      	beq.n	800d856 <xTaskCheckForTimeOut+0x86>
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	685b      	ldr	r3, [r3, #4]
 800d84a:	69ba      	ldr	r2, [r7, #24]
 800d84c:	429a      	cmp	r2, r3
 800d84e:	d302      	bcc.n	800d856 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d850:	2301      	movs	r3, #1
 800d852:	61fb      	str	r3, [r7, #28]
 800d854:	e015      	b.n	800d882 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	697a      	ldr	r2, [r7, #20]
 800d85c:	429a      	cmp	r2, r3
 800d85e:	d20b      	bcs.n	800d878 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	681a      	ldr	r2, [r3, #0]
 800d864:	697b      	ldr	r3, [r7, #20]
 800d866:	1ad2      	subs	r2, r2, r3
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d86c:	6878      	ldr	r0, [r7, #4]
 800d86e:	f7ff ff99 	bl	800d7a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d872:	2300      	movs	r3, #0
 800d874:	61fb      	str	r3, [r7, #28]
 800d876:	e004      	b.n	800d882 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	2200      	movs	r2, #0
 800d87c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d87e:	2301      	movs	r3, #1
 800d880:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d882:	f000 ff8b 	bl	800e79c <vPortExitCritical>

	return xReturn;
 800d886:	69fb      	ldr	r3, [r7, #28]
}
 800d888:	4618      	mov	r0, r3
 800d88a:	3720      	adds	r7, #32
 800d88c:	46bd      	mov	sp, r7
 800d88e:	bd80      	pop	{r7, pc}
 800d890:	20001c6c 	.word	0x20001c6c
 800d894:	20001c80 	.word	0x20001c80

0800d898 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d898:	b480      	push	{r7}
 800d89a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d89c:	4b03      	ldr	r3, [pc, #12]	@ (800d8ac <vTaskMissedYield+0x14>)
 800d89e:	2201      	movs	r2, #1
 800d8a0:	601a      	str	r2, [r3, #0]
}
 800d8a2:	bf00      	nop
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8aa:	4770      	bx	lr
 800d8ac:	20001c7c 	.word	0x20001c7c

0800d8b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b082      	sub	sp, #8
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d8b8:	f000 f852 	bl	800d960 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d8bc:	4b06      	ldr	r3, [pc, #24]	@ (800d8d8 <prvIdleTask+0x28>)
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	2b01      	cmp	r3, #1
 800d8c2:	d9f9      	bls.n	800d8b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d8c4:	4b05      	ldr	r3, [pc, #20]	@ (800d8dc <prvIdleTask+0x2c>)
 800d8c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d8ca:	601a      	str	r2, [r3, #0]
 800d8cc:	f3bf 8f4f 	dsb	sy
 800d8d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d8d4:	e7f0      	b.n	800d8b8 <prvIdleTask+0x8>
 800d8d6:	bf00      	nop
 800d8d8:	20001798 	.word	0x20001798
 800d8dc:	e000ed04 	.word	0xe000ed04

0800d8e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b082      	sub	sp, #8
 800d8e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	607b      	str	r3, [r7, #4]
 800d8ea:	e00c      	b.n	800d906 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d8ec:	687a      	ldr	r2, [r7, #4]
 800d8ee:	4613      	mov	r3, r2
 800d8f0:	009b      	lsls	r3, r3, #2
 800d8f2:	4413      	add	r3, r2
 800d8f4:	009b      	lsls	r3, r3, #2
 800d8f6:	4a12      	ldr	r2, [pc, #72]	@ (800d940 <prvInitialiseTaskLists+0x60>)
 800d8f8:	4413      	add	r3, r2
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	f7fe f9a4 	bl	800bc48 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	3301      	adds	r3, #1
 800d904:	607b      	str	r3, [r7, #4]
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	2b37      	cmp	r3, #55	@ 0x37
 800d90a:	d9ef      	bls.n	800d8ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d90c:	480d      	ldr	r0, [pc, #52]	@ (800d944 <prvInitialiseTaskLists+0x64>)
 800d90e:	f7fe f99b 	bl	800bc48 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d912:	480d      	ldr	r0, [pc, #52]	@ (800d948 <prvInitialiseTaskLists+0x68>)
 800d914:	f7fe f998 	bl	800bc48 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d918:	480c      	ldr	r0, [pc, #48]	@ (800d94c <prvInitialiseTaskLists+0x6c>)
 800d91a:	f7fe f995 	bl	800bc48 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d91e:	480c      	ldr	r0, [pc, #48]	@ (800d950 <prvInitialiseTaskLists+0x70>)
 800d920:	f7fe f992 	bl	800bc48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d924:	480b      	ldr	r0, [pc, #44]	@ (800d954 <prvInitialiseTaskLists+0x74>)
 800d926:	f7fe f98f 	bl	800bc48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d92a:	4b0b      	ldr	r3, [pc, #44]	@ (800d958 <prvInitialiseTaskLists+0x78>)
 800d92c:	4a05      	ldr	r2, [pc, #20]	@ (800d944 <prvInitialiseTaskLists+0x64>)
 800d92e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d930:	4b0a      	ldr	r3, [pc, #40]	@ (800d95c <prvInitialiseTaskLists+0x7c>)
 800d932:	4a05      	ldr	r2, [pc, #20]	@ (800d948 <prvInitialiseTaskLists+0x68>)
 800d934:	601a      	str	r2, [r3, #0]
}
 800d936:	bf00      	nop
 800d938:	3708      	adds	r7, #8
 800d93a:	46bd      	mov	sp, r7
 800d93c:	bd80      	pop	{r7, pc}
 800d93e:	bf00      	nop
 800d940:	20001798 	.word	0x20001798
 800d944:	20001bf8 	.word	0x20001bf8
 800d948:	20001c0c 	.word	0x20001c0c
 800d94c:	20001c28 	.word	0x20001c28
 800d950:	20001c3c 	.word	0x20001c3c
 800d954:	20001c54 	.word	0x20001c54
 800d958:	20001c20 	.word	0x20001c20
 800d95c:	20001c24 	.word	0x20001c24

0800d960 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b082      	sub	sp, #8
 800d964:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d966:	e019      	b.n	800d99c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d968:	f000 fee6 	bl	800e738 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d96c:	4b10      	ldr	r3, [pc, #64]	@ (800d9b0 <prvCheckTasksWaitingTermination+0x50>)
 800d96e:	68db      	ldr	r3, [r3, #12]
 800d970:	68db      	ldr	r3, [r3, #12]
 800d972:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	3304      	adds	r3, #4
 800d978:	4618      	mov	r0, r3
 800d97a:	f7fe f9ef 	bl	800bd5c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d97e:	4b0d      	ldr	r3, [pc, #52]	@ (800d9b4 <prvCheckTasksWaitingTermination+0x54>)
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	3b01      	subs	r3, #1
 800d984:	4a0b      	ldr	r2, [pc, #44]	@ (800d9b4 <prvCheckTasksWaitingTermination+0x54>)
 800d986:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d988:	4b0b      	ldr	r3, [pc, #44]	@ (800d9b8 <prvCheckTasksWaitingTermination+0x58>)
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	3b01      	subs	r3, #1
 800d98e:	4a0a      	ldr	r2, [pc, #40]	@ (800d9b8 <prvCheckTasksWaitingTermination+0x58>)
 800d990:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d992:	f000 ff03 	bl	800e79c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d996:	6878      	ldr	r0, [r7, #4]
 800d998:	f000 f810 	bl	800d9bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d99c:	4b06      	ldr	r3, [pc, #24]	@ (800d9b8 <prvCheckTasksWaitingTermination+0x58>)
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d1e1      	bne.n	800d968 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d9a4:	bf00      	nop
 800d9a6:	bf00      	nop
 800d9a8:	3708      	adds	r7, #8
 800d9aa:	46bd      	mov	sp, r7
 800d9ac:	bd80      	pop	{r7, pc}
 800d9ae:	bf00      	nop
 800d9b0:	20001c3c 	.word	0x20001c3c
 800d9b4:	20001c68 	.word	0x20001c68
 800d9b8:	20001c50 	.word	0x20001c50

0800d9bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b084      	sub	sp, #16
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d108      	bne.n	800d9e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f001 f8a0 	bl	800eb18 <vPortFree>
				vPortFree( pxTCB );
 800d9d8:	6878      	ldr	r0, [r7, #4]
 800d9da:	f001 f89d 	bl	800eb18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d9de:	e019      	b.n	800da14 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800d9e6:	2b01      	cmp	r3, #1
 800d9e8:	d103      	bne.n	800d9f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	f001 f894 	bl	800eb18 <vPortFree>
	}
 800d9f0:	e010      	b.n	800da14 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800d9f8:	2b02      	cmp	r3, #2
 800d9fa:	d00b      	beq.n	800da14 <prvDeleteTCB+0x58>
	__asm volatile
 800d9fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da00:	f383 8811 	msr	BASEPRI, r3
 800da04:	f3bf 8f6f 	isb	sy
 800da08:	f3bf 8f4f 	dsb	sy
 800da0c:	60fb      	str	r3, [r7, #12]
}
 800da0e:	bf00      	nop
 800da10:	bf00      	nop
 800da12:	e7fd      	b.n	800da10 <prvDeleteTCB+0x54>
	}
 800da14:	bf00      	nop
 800da16:	3710      	adds	r7, #16
 800da18:	46bd      	mov	sp, r7
 800da1a:	bd80      	pop	{r7, pc}

0800da1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800da1c:	b480      	push	{r7}
 800da1e:	b083      	sub	sp, #12
 800da20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800da22:	4b0c      	ldr	r3, [pc, #48]	@ (800da54 <prvResetNextTaskUnblockTime+0x38>)
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d104      	bne.n	800da36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800da2c:	4b0a      	ldr	r3, [pc, #40]	@ (800da58 <prvResetNextTaskUnblockTime+0x3c>)
 800da2e:	f04f 32ff 	mov.w	r2, #4294967295
 800da32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800da34:	e008      	b.n	800da48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da36:	4b07      	ldr	r3, [pc, #28]	@ (800da54 <prvResetNextTaskUnblockTime+0x38>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	68db      	ldr	r3, [r3, #12]
 800da3c:	68db      	ldr	r3, [r3, #12]
 800da3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	685b      	ldr	r3, [r3, #4]
 800da44:	4a04      	ldr	r2, [pc, #16]	@ (800da58 <prvResetNextTaskUnblockTime+0x3c>)
 800da46:	6013      	str	r3, [r2, #0]
}
 800da48:	bf00      	nop
 800da4a:	370c      	adds	r7, #12
 800da4c:	46bd      	mov	sp, r7
 800da4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da52:	4770      	bx	lr
 800da54:	20001c20 	.word	0x20001c20
 800da58:	20001c88 	.word	0x20001c88

0800da5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800da5c:	b480      	push	{r7}
 800da5e:	b083      	sub	sp, #12
 800da60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800da62:	4b0b      	ldr	r3, [pc, #44]	@ (800da90 <xTaskGetSchedulerState+0x34>)
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d102      	bne.n	800da70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800da6a:	2301      	movs	r3, #1
 800da6c:	607b      	str	r3, [r7, #4]
 800da6e:	e008      	b.n	800da82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800da70:	4b08      	ldr	r3, [pc, #32]	@ (800da94 <xTaskGetSchedulerState+0x38>)
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d102      	bne.n	800da7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800da78:	2302      	movs	r3, #2
 800da7a:	607b      	str	r3, [r7, #4]
 800da7c:	e001      	b.n	800da82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800da7e:	2300      	movs	r3, #0
 800da80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800da82:	687b      	ldr	r3, [r7, #4]
	}
 800da84:	4618      	mov	r0, r3
 800da86:	370c      	adds	r7, #12
 800da88:	46bd      	mov	sp, r7
 800da8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da8e:	4770      	bx	lr
 800da90:	20001c74 	.word	0x20001c74
 800da94:	20001c90 	.word	0x20001c90

0800da98 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b084      	sub	sp, #16
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800daa4:	2300      	movs	r3, #0
 800daa6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d051      	beq.n	800db52 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800daae:	68bb      	ldr	r3, [r7, #8]
 800dab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dab2:	4b2a      	ldr	r3, [pc, #168]	@ (800db5c <xTaskPriorityInherit+0xc4>)
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dab8:	429a      	cmp	r2, r3
 800daba:	d241      	bcs.n	800db40 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dabc:	68bb      	ldr	r3, [r7, #8]
 800dabe:	699b      	ldr	r3, [r3, #24]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	db06      	blt.n	800dad2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dac4:	4b25      	ldr	r3, [pc, #148]	@ (800db5c <xTaskPriorityInherit+0xc4>)
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800daca:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800dace:	68bb      	ldr	r3, [r7, #8]
 800dad0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800dad2:	68bb      	ldr	r3, [r7, #8]
 800dad4:	6959      	ldr	r1, [r3, #20]
 800dad6:	68bb      	ldr	r3, [r7, #8]
 800dad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dada:	4613      	mov	r3, r2
 800dadc:	009b      	lsls	r3, r3, #2
 800dade:	4413      	add	r3, r2
 800dae0:	009b      	lsls	r3, r3, #2
 800dae2:	4a1f      	ldr	r2, [pc, #124]	@ (800db60 <xTaskPriorityInherit+0xc8>)
 800dae4:	4413      	add	r3, r2
 800dae6:	4299      	cmp	r1, r3
 800dae8:	d122      	bne.n	800db30 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800daea:	68bb      	ldr	r3, [r7, #8]
 800daec:	3304      	adds	r3, #4
 800daee:	4618      	mov	r0, r3
 800daf0:	f7fe f934 	bl	800bd5c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800daf4:	4b19      	ldr	r3, [pc, #100]	@ (800db5c <xTaskPriorityInherit+0xc4>)
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dafa:	68bb      	ldr	r3, [r7, #8]
 800dafc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800dafe:	68bb      	ldr	r3, [r7, #8]
 800db00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db02:	4b18      	ldr	r3, [pc, #96]	@ (800db64 <xTaskPriorityInherit+0xcc>)
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	429a      	cmp	r2, r3
 800db08:	d903      	bls.n	800db12 <xTaskPriorityInherit+0x7a>
 800db0a:	68bb      	ldr	r3, [r7, #8]
 800db0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db0e:	4a15      	ldr	r2, [pc, #84]	@ (800db64 <xTaskPriorityInherit+0xcc>)
 800db10:	6013      	str	r3, [r2, #0]
 800db12:	68bb      	ldr	r3, [r7, #8]
 800db14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db16:	4613      	mov	r3, r2
 800db18:	009b      	lsls	r3, r3, #2
 800db1a:	4413      	add	r3, r2
 800db1c:	009b      	lsls	r3, r3, #2
 800db1e:	4a10      	ldr	r2, [pc, #64]	@ (800db60 <xTaskPriorityInherit+0xc8>)
 800db20:	441a      	add	r2, r3
 800db22:	68bb      	ldr	r3, [r7, #8]
 800db24:	3304      	adds	r3, #4
 800db26:	4619      	mov	r1, r3
 800db28:	4610      	mov	r0, r2
 800db2a:	f7fe f8ba 	bl	800bca2 <vListInsertEnd>
 800db2e:	e004      	b.n	800db3a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800db30:	4b0a      	ldr	r3, [pc, #40]	@ (800db5c <xTaskPriorityInherit+0xc4>)
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db36:	68bb      	ldr	r3, [r7, #8]
 800db38:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800db3a:	2301      	movs	r3, #1
 800db3c:	60fb      	str	r3, [r7, #12]
 800db3e:	e008      	b.n	800db52 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800db40:	68bb      	ldr	r3, [r7, #8]
 800db42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800db44:	4b05      	ldr	r3, [pc, #20]	@ (800db5c <xTaskPriorityInherit+0xc4>)
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db4a:	429a      	cmp	r2, r3
 800db4c:	d201      	bcs.n	800db52 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800db4e:	2301      	movs	r3, #1
 800db50:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800db52:	68fb      	ldr	r3, [r7, #12]
	}
 800db54:	4618      	mov	r0, r3
 800db56:	3710      	adds	r7, #16
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}
 800db5c:	20001794 	.word	0x20001794
 800db60:	20001798 	.word	0x20001798
 800db64:	20001c70 	.word	0x20001c70

0800db68 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b086      	sub	sp, #24
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800db74:	2300      	movs	r3, #0
 800db76:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d058      	beq.n	800dc30 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800db7e:	4b2f      	ldr	r3, [pc, #188]	@ (800dc3c <xTaskPriorityDisinherit+0xd4>)
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	693a      	ldr	r2, [r7, #16]
 800db84:	429a      	cmp	r2, r3
 800db86:	d00b      	beq.n	800dba0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800db88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db8c:	f383 8811 	msr	BASEPRI, r3
 800db90:	f3bf 8f6f 	isb	sy
 800db94:	f3bf 8f4f 	dsb	sy
 800db98:	60fb      	str	r3, [r7, #12]
}
 800db9a:	bf00      	nop
 800db9c:	bf00      	nop
 800db9e:	e7fd      	b.n	800db9c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800dba0:	693b      	ldr	r3, [r7, #16]
 800dba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d10b      	bne.n	800dbc0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800dba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbac:	f383 8811 	msr	BASEPRI, r3
 800dbb0:	f3bf 8f6f 	isb	sy
 800dbb4:	f3bf 8f4f 	dsb	sy
 800dbb8:	60bb      	str	r3, [r7, #8]
}
 800dbba:	bf00      	nop
 800dbbc:	bf00      	nop
 800dbbe:	e7fd      	b.n	800dbbc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800dbc0:	693b      	ldr	r3, [r7, #16]
 800dbc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dbc4:	1e5a      	subs	r2, r3, #1
 800dbc6:	693b      	ldr	r3, [r7, #16]
 800dbc8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800dbca:	693b      	ldr	r3, [r7, #16]
 800dbcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbce:	693b      	ldr	r3, [r7, #16]
 800dbd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dbd2:	429a      	cmp	r2, r3
 800dbd4:	d02c      	beq.n	800dc30 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800dbd6:	693b      	ldr	r3, [r7, #16]
 800dbd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d128      	bne.n	800dc30 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dbde:	693b      	ldr	r3, [r7, #16]
 800dbe0:	3304      	adds	r3, #4
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f7fe f8ba 	bl	800bd5c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800dbe8:	693b      	ldr	r3, [r7, #16]
 800dbea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dbec:	693b      	ldr	r3, [r7, #16]
 800dbee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dbf0:	693b      	ldr	r3, [r7, #16]
 800dbf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbf4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800dbf8:	693b      	ldr	r3, [r7, #16]
 800dbfa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800dbfc:	693b      	ldr	r3, [r7, #16]
 800dbfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc00:	4b0f      	ldr	r3, [pc, #60]	@ (800dc40 <xTaskPriorityDisinherit+0xd8>)
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d903      	bls.n	800dc10 <xTaskPriorityDisinherit+0xa8>
 800dc08:	693b      	ldr	r3, [r7, #16]
 800dc0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc0c:	4a0c      	ldr	r2, [pc, #48]	@ (800dc40 <xTaskPriorityDisinherit+0xd8>)
 800dc0e:	6013      	str	r3, [r2, #0]
 800dc10:	693b      	ldr	r3, [r7, #16]
 800dc12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc14:	4613      	mov	r3, r2
 800dc16:	009b      	lsls	r3, r3, #2
 800dc18:	4413      	add	r3, r2
 800dc1a:	009b      	lsls	r3, r3, #2
 800dc1c:	4a09      	ldr	r2, [pc, #36]	@ (800dc44 <xTaskPriorityDisinherit+0xdc>)
 800dc1e:	441a      	add	r2, r3
 800dc20:	693b      	ldr	r3, [r7, #16]
 800dc22:	3304      	adds	r3, #4
 800dc24:	4619      	mov	r1, r3
 800dc26:	4610      	mov	r0, r2
 800dc28:	f7fe f83b 	bl	800bca2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800dc2c:	2301      	movs	r3, #1
 800dc2e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dc30:	697b      	ldr	r3, [r7, #20]
	}
 800dc32:	4618      	mov	r0, r3
 800dc34:	3718      	adds	r7, #24
 800dc36:	46bd      	mov	sp, r7
 800dc38:	bd80      	pop	{r7, pc}
 800dc3a:	bf00      	nop
 800dc3c:	20001794 	.word	0x20001794
 800dc40:	20001c70 	.word	0x20001c70
 800dc44:	20001798 	.word	0x20001798

0800dc48 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b088      	sub	sp, #32
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
 800dc50:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800dc56:	2301      	movs	r3, #1
 800dc58:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d06c      	beq.n	800dd3a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800dc60:	69bb      	ldr	r3, [r7, #24]
 800dc62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d10b      	bne.n	800dc80 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800dc68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc6c:	f383 8811 	msr	BASEPRI, r3
 800dc70:	f3bf 8f6f 	isb	sy
 800dc74:	f3bf 8f4f 	dsb	sy
 800dc78:	60fb      	str	r3, [r7, #12]
}
 800dc7a:	bf00      	nop
 800dc7c:	bf00      	nop
 800dc7e:	e7fd      	b.n	800dc7c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800dc80:	69bb      	ldr	r3, [r7, #24]
 800dc82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dc84:	683a      	ldr	r2, [r7, #0]
 800dc86:	429a      	cmp	r2, r3
 800dc88:	d902      	bls.n	800dc90 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800dc8a:	683b      	ldr	r3, [r7, #0]
 800dc8c:	61fb      	str	r3, [r7, #28]
 800dc8e:	e002      	b.n	800dc96 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800dc90:	69bb      	ldr	r3, [r7, #24]
 800dc92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dc94:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800dc96:	69bb      	ldr	r3, [r7, #24]
 800dc98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc9a:	69fa      	ldr	r2, [r7, #28]
 800dc9c:	429a      	cmp	r2, r3
 800dc9e:	d04c      	beq.n	800dd3a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800dca0:	69bb      	ldr	r3, [r7, #24]
 800dca2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dca4:	697a      	ldr	r2, [r7, #20]
 800dca6:	429a      	cmp	r2, r3
 800dca8:	d147      	bne.n	800dd3a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800dcaa:	4b26      	ldr	r3, [pc, #152]	@ (800dd44 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	69ba      	ldr	r2, [r7, #24]
 800dcb0:	429a      	cmp	r2, r3
 800dcb2:	d10b      	bne.n	800dccc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800dcb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcb8:	f383 8811 	msr	BASEPRI, r3
 800dcbc:	f3bf 8f6f 	isb	sy
 800dcc0:	f3bf 8f4f 	dsb	sy
 800dcc4:	60bb      	str	r3, [r7, #8]
}
 800dcc6:	bf00      	nop
 800dcc8:	bf00      	nop
 800dcca:	e7fd      	b.n	800dcc8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800dccc:	69bb      	ldr	r3, [r7, #24]
 800dcce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcd0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800dcd2:	69bb      	ldr	r3, [r7, #24]
 800dcd4:	69fa      	ldr	r2, [r7, #28]
 800dcd6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dcd8:	69bb      	ldr	r3, [r7, #24]
 800dcda:	699b      	ldr	r3, [r3, #24]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	db04      	blt.n	800dcea <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dce0:	69fb      	ldr	r3, [r7, #28]
 800dce2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800dce6:	69bb      	ldr	r3, [r7, #24]
 800dce8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800dcea:	69bb      	ldr	r3, [r7, #24]
 800dcec:	6959      	ldr	r1, [r3, #20]
 800dcee:	693a      	ldr	r2, [r7, #16]
 800dcf0:	4613      	mov	r3, r2
 800dcf2:	009b      	lsls	r3, r3, #2
 800dcf4:	4413      	add	r3, r2
 800dcf6:	009b      	lsls	r3, r3, #2
 800dcf8:	4a13      	ldr	r2, [pc, #76]	@ (800dd48 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800dcfa:	4413      	add	r3, r2
 800dcfc:	4299      	cmp	r1, r3
 800dcfe:	d11c      	bne.n	800dd3a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dd00:	69bb      	ldr	r3, [r7, #24]
 800dd02:	3304      	adds	r3, #4
 800dd04:	4618      	mov	r0, r3
 800dd06:	f7fe f829 	bl	800bd5c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800dd0a:	69bb      	ldr	r3, [r7, #24]
 800dd0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd0e:	4b0f      	ldr	r3, [pc, #60]	@ (800dd4c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	429a      	cmp	r2, r3
 800dd14:	d903      	bls.n	800dd1e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800dd16:	69bb      	ldr	r3, [r7, #24]
 800dd18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd1a:	4a0c      	ldr	r2, [pc, #48]	@ (800dd4c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800dd1c:	6013      	str	r3, [r2, #0]
 800dd1e:	69bb      	ldr	r3, [r7, #24]
 800dd20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd22:	4613      	mov	r3, r2
 800dd24:	009b      	lsls	r3, r3, #2
 800dd26:	4413      	add	r3, r2
 800dd28:	009b      	lsls	r3, r3, #2
 800dd2a:	4a07      	ldr	r2, [pc, #28]	@ (800dd48 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800dd2c:	441a      	add	r2, r3
 800dd2e:	69bb      	ldr	r3, [r7, #24]
 800dd30:	3304      	adds	r3, #4
 800dd32:	4619      	mov	r1, r3
 800dd34:	4610      	mov	r0, r2
 800dd36:	f7fd ffb4 	bl	800bca2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dd3a:	bf00      	nop
 800dd3c:	3720      	adds	r7, #32
 800dd3e:	46bd      	mov	sp, r7
 800dd40:	bd80      	pop	{r7, pc}
 800dd42:	bf00      	nop
 800dd44:	20001794 	.word	0x20001794
 800dd48:	20001798 	.word	0x20001798
 800dd4c:	20001c70 	.word	0x20001c70

0800dd50 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800dd50:	b480      	push	{r7}
 800dd52:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800dd54:	4b07      	ldr	r3, [pc, #28]	@ (800dd74 <pvTaskIncrementMutexHeldCount+0x24>)
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d004      	beq.n	800dd66 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800dd5c:	4b05      	ldr	r3, [pc, #20]	@ (800dd74 <pvTaskIncrementMutexHeldCount+0x24>)
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dd62:	3201      	adds	r2, #1
 800dd64:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800dd66:	4b03      	ldr	r3, [pc, #12]	@ (800dd74 <pvTaskIncrementMutexHeldCount+0x24>)
 800dd68:	681b      	ldr	r3, [r3, #0]
	}
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	46bd      	mov	sp, r7
 800dd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd72:	4770      	bx	lr
 800dd74:	20001794 	.word	0x20001794

0800dd78 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b084      	sub	sp, #16
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
 800dd80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dd82:	4b21      	ldr	r3, [pc, #132]	@ (800de08 <prvAddCurrentTaskToDelayedList+0x90>)
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dd88:	4b20      	ldr	r3, [pc, #128]	@ (800de0c <prvAddCurrentTaskToDelayedList+0x94>)
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	3304      	adds	r3, #4
 800dd8e:	4618      	mov	r0, r3
 800dd90:	f7fd ffe4 	bl	800bd5c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd9a:	d10a      	bne.n	800ddb2 <prvAddCurrentTaskToDelayedList+0x3a>
 800dd9c:	683b      	ldr	r3, [r7, #0]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d007      	beq.n	800ddb2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dda2:	4b1a      	ldr	r3, [pc, #104]	@ (800de0c <prvAddCurrentTaskToDelayedList+0x94>)
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	3304      	adds	r3, #4
 800dda8:	4619      	mov	r1, r3
 800ddaa:	4819      	ldr	r0, [pc, #100]	@ (800de10 <prvAddCurrentTaskToDelayedList+0x98>)
 800ddac:	f7fd ff79 	bl	800bca2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ddb0:	e026      	b.n	800de00 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ddb2:	68fa      	ldr	r2, [r7, #12]
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	4413      	add	r3, r2
 800ddb8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ddba:	4b14      	ldr	r3, [pc, #80]	@ (800de0c <prvAddCurrentTaskToDelayedList+0x94>)
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	68ba      	ldr	r2, [r7, #8]
 800ddc0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ddc2:	68ba      	ldr	r2, [r7, #8]
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	429a      	cmp	r2, r3
 800ddc8:	d209      	bcs.n	800ddde <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ddca:	4b12      	ldr	r3, [pc, #72]	@ (800de14 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ddcc:	681a      	ldr	r2, [r3, #0]
 800ddce:	4b0f      	ldr	r3, [pc, #60]	@ (800de0c <prvAddCurrentTaskToDelayedList+0x94>)
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	3304      	adds	r3, #4
 800ddd4:	4619      	mov	r1, r3
 800ddd6:	4610      	mov	r0, r2
 800ddd8:	f7fd ff87 	bl	800bcea <vListInsert>
}
 800dddc:	e010      	b.n	800de00 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ddde:	4b0e      	ldr	r3, [pc, #56]	@ (800de18 <prvAddCurrentTaskToDelayedList+0xa0>)
 800dde0:	681a      	ldr	r2, [r3, #0]
 800dde2:	4b0a      	ldr	r3, [pc, #40]	@ (800de0c <prvAddCurrentTaskToDelayedList+0x94>)
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	3304      	adds	r3, #4
 800dde8:	4619      	mov	r1, r3
 800ddea:	4610      	mov	r0, r2
 800ddec:	f7fd ff7d 	bl	800bcea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ddf0:	4b0a      	ldr	r3, [pc, #40]	@ (800de1c <prvAddCurrentTaskToDelayedList+0xa4>)
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	68ba      	ldr	r2, [r7, #8]
 800ddf6:	429a      	cmp	r2, r3
 800ddf8:	d202      	bcs.n	800de00 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ddfa:	4a08      	ldr	r2, [pc, #32]	@ (800de1c <prvAddCurrentTaskToDelayedList+0xa4>)
 800ddfc:	68bb      	ldr	r3, [r7, #8]
 800ddfe:	6013      	str	r3, [r2, #0]
}
 800de00:	bf00      	nop
 800de02:	3710      	adds	r7, #16
 800de04:	46bd      	mov	sp, r7
 800de06:	bd80      	pop	{r7, pc}
 800de08:	20001c6c 	.word	0x20001c6c
 800de0c:	20001794 	.word	0x20001794
 800de10:	20001c54 	.word	0x20001c54
 800de14:	20001c24 	.word	0x20001c24
 800de18:	20001c20 	.word	0x20001c20
 800de1c:	20001c88 	.word	0x20001c88

0800de20 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800de20:	b580      	push	{r7, lr}
 800de22:	b08a      	sub	sp, #40	@ 0x28
 800de24:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800de26:	2300      	movs	r3, #0
 800de28:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800de2a:	f000 fb13 	bl	800e454 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800de2e:	4b1d      	ldr	r3, [pc, #116]	@ (800dea4 <xTimerCreateTimerTask+0x84>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	2b00      	cmp	r3, #0
 800de34:	d021      	beq.n	800de7a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800de36:	2300      	movs	r3, #0
 800de38:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800de3a:	2300      	movs	r3, #0
 800de3c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800de3e:	1d3a      	adds	r2, r7, #4
 800de40:	f107 0108 	add.w	r1, r7, #8
 800de44:	f107 030c 	add.w	r3, r7, #12
 800de48:	4618      	mov	r0, r3
 800de4a:	f7fd fee3 	bl	800bc14 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800de4e:	6879      	ldr	r1, [r7, #4]
 800de50:	68bb      	ldr	r3, [r7, #8]
 800de52:	68fa      	ldr	r2, [r7, #12]
 800de54:	9202      	str	r2, [sp, #8]
 800de56:	9301      	str	r3, [sp, #4]
 800de58:	2302      	movs	r3, #2
 800de5a:	9300      	str	r3, [sp, #0]
 800de5c:	2300      	movs	r3, #0
 800de5e:	460a      	mov	r2, r1
 800de60:	4911      	ldr	r1, [pc, #68]	@ (800dea8 <xTimerCreateTimerTask+0x88>)
 800de62:	4812      	ldr	r0, [pc, #72]	@ (800deac <xTimerCreateTimerTask+0x8c>)
 800de64:	f7fe ffd0 	bl	800ce08 <xTaskCreateStatic>
 800de68:	4603      	mov	r3, r0
 800de6a:	4a11      	ldr	r2, [pc, #68]	@ (800deb0 <xTimerCreateTimerTask+0x90>)
 800de6c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800de6e:	4b10      	ldr	r3, [pc, #64]	@ (800deb0 <xTimerCreateTimerTask+0x90>)
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d001      	beq.n	800de7a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800de76:	2301      	movs	r3, #1
 800de78:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800de7a:	697b      	ldr	r3, [r7, #20]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d10b      	bne.n	800de98 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800de80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de84:	f383 8811 	msr	BASEPRI, r3
 800de88:	f3bf 8f6f 	isb	sy
 800de8c:	f3bf 8f4f 	dsb	sy
 800de90:	613b      	str	r3, [r7, #16]
}
 800de92:	bf00      	nop
 800de94:	bf00      	nop
 800de96:	e7fd      	b.n	800de94 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800de98:	697b      	ldr	r3, [r7, #20]
}
 800de9a:	4618      	mov	r0, r3
 800de9c:	3718      	adds	r7, #24
 800de9e:	46bd      	mov	sp, r7
 800dea0:	bd80      	pop	{r7, pc}
 800dea2:	bf00      	nop
 800dea4:	20001cc4 	.word	0x20001cc4
 800dea8:	08013ca0 	.word	0x08013ca0
 800deac:	0800dfed 	.word	0x0800dfed
 800deb0:	20001cc8 	.word	0x20001cc8

0800deb4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800deb4:	b580      	push	{r7, lr}
 800deb6:	b08a      	sub	sp, #40	@ 0x28
 800deb8:	af00      	add	r7, sp, #0
 800deba:	60f8      	str	r0, [r7, #12]
 800debc:	60b9      	str	r1, [r7, #8]
 800debe:	607a      	str	r2, [r7, #4]
 800dec0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800dec2:	2300      	movs	r3, #0
 800dec4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d10b      	bne.n	800dee4 <xTimerGenericCommand+0x30>
	__asm volatile
 800decc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ded0:	f383 8811 	msr	BASEPRI, r3
 800ded4:	f3bf 8f6f 	isb	sy
 800ded8:	f3bf 8f4f 	dsb	sy
 800dedc:	623b      	str	r3, [r7, #32]
}
 800dede:	bf00      	nop
 800dee0:	bf00      	nop
 800dee2:	e7fd      	b.n	800dee0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800dee4:	4b19      	ldr	r3, [pc, #100]	@ (800df4c <xTimerGenericCommand+0x98>)
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d02a      	beq.n	800df42 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800deec:	68bb      	ldr	r3, [r7, #8]
 800deee:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800def8:	68bb      	ldr	r3, [r7, #8]
 800defa:	2b05      	cmp	r3, #5
 800defc:	dc18      	bgt.n	800df30 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800defe:	f7ff fdad 	bl	800da5c <xTaskGetSchedulerState>
 800df02:	4603      	mov	r3, r0
 800df04:	2b02      	cmp	r3, #2
 800df06:	d109      	bne.n	800df1c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800df08:	4b10      	ldr	r3, [pc, #64]	@ (800df4c <xTimerGenericCommand+0x98>)
 800df0a:	6818      	ldr	r0, [r3, #0]
 800df0c:	f107 0110 	add.w	r1, r7, #16
 800df10:	2300      	movs	r3, #0
 800df12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800df14:	f7fe f900 	bl	800c118 <xQueueGenericSend>
 800df18:	6278      	str	r0, [r7, #36]	@ 0x24
 800df1a:	e012      	b.n	800df42 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800df1c:	4b0b      	ldr	r3, [pc, #44]	@ (800df4c <xTimerGenericCommand+0x98>)
 800df1e:	6818      	ldr	r0, [r3, #0]
 800df20:	f107 0110 	add.w	r1, r7, #16
 800df24:	2300      	movs	r3, #0
 800df26:	2200      	movs	r2, #0
 800df28:	f7fe f8f6 	bl	800c118 <xQueueGenericSend>
 800df2c:	6278      	str	r0, [r7, #36]	@ 0x24
 800df2e:	e008      	b.n	800df42 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800df30:	4b06      	ldr	r3, [pc, #24]	@ (800df4c <xTimerGenericCommand+0x98>)
 800df32:	6818      	ldr	r0, [r3, #0]
 800df34:	f107 0110 	add.w	r1, r7, #16
 800df38:	2300      	movs	r3, #0
 800df3a:	683a      	ldr	r2, [r7, #0]
 800df3c:	f7fe f9ee 	bl	800c31c <xQueueGenericSendFromISR>
 800df40:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800df42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800df44:	4618      	mov	r0, r3
 800df46:	3728      	adds	r7, #40	@ 0x28
 800df48:	46bd      	mov	sp, r7
 800df4a:	bd80      	pop	{r7, pc}
 800df4c:	20001cc4 	.word	0x20001cc4

0800df50 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b088      	sub	sp, #32
 800df54:	af02      	add	r7, sp, #8
 800df56:	6078      	str	r0, [r7, #4]
 800df58:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df5a:	4b23      	ldr	r3, [pc, #140]	@ (800dfe8 <prvProcessExpiredTimer+0x98>)
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	68db      	ldr	r3, [r3, #12]
 800df60:	68db      	ldr	r3, [r3, #12]
 800df62:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800df64:	697b      	ldr	r3, [r7, #20]
 800df66:	3304      	adds	r3, #4
 800df68:	4618      	mov	r0, r3
 800df6a:	f7fd fef7 	bl	800bd5c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800df6e:	697b      	ldr	r3, [r7, #20]
 800df70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800df74:	f003 0304 	and.w	r3, r3, #4
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d023      	beq.n	800dfc4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800df7c:	697b      	ldr	r3, [r7, #20]
 800df7e:	699a      	ldr	r2, [r3, #24]
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	18d1      	adds	r1, r2, r3
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	683a      	ldr	r2, [r7, #0]
 800df88:	6978      	ldr	r0, [r7, #20]
 800df8a:	f000 f8d5 	bl	800e138 <prvInsertTimerInActiveList>
 800df8e:	4603      	mov	r3, r0
 800df90:	2b00      	cmp	r3, #0
 800df92:	d020      	beq.n	800dfd6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800df94:	2300      	movs	r3, #0
 800df96:	9300      	str	r3, [sp, #0]
 800df98:	2300      	movs	r3, #0
 800df9a:	687a      	ldr	r2, [r7, #4]
 800df9c:	2100      	movs	r1, #0
 800df9e:	6978      	ldr	r0, [r7, #20]
 800dfa0:	f7ff ff88 	bl	800deb4 <xTimerGenericCommand>
 800dfa4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800dfa6:	693b      	ldr	r3, [r7, #16]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d114      	bne.n	800dfd6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800dfac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfb0:	f383 8811 	msr	BASEPRI, r3
 800dfb4:	f3bf 8f6f 	isb	sy
 800dfb8:	f3bf 8f4f 	dsb	sy
 800dfbc:	60fb      	str	r3, [r7, #12]
}
 800dfbe:	bf00      	nop
 800dfc0:	bf00      	nop
 800dfc2:	e7fd      	b.n	800dfc0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dfc4:	697b      	ldr	r3, [r7, #20]
 800dfc6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dfca:	f023 0301 	bic.w	r3, r3, #1
 800dfce:	b2da      	uxtb	r2, r3
 800dfd0:	697b      	ldr	r3, [r7, #20]
 800dfd2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dfd6:	697b      	ldr	r3, [r7, #20]
 800dfd8:	6a1b      	ldr	r3, [r3, #32]
 800dfda:	6978      	ldr	r0, [r7, #20]
 800dfdc:	4798      	blx	r3
}
 800dfde:	bf00      	nop
 800dfe0:	3718      	adds	r7, #24
 800dfe2:	46bd      	mov	sp, r7
 800dfe4:	bd80      	pop	{r7, pc}
 800dfe6:	bf00      	nop
 800dfe8:	20001cbc 	.word	0x20001cbc

0800dfec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800dfec:	b580      	push	{r7, lr}
 800dfee:	b084      	sub	sp, #16
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dff4:	f107 0308 	add.w	r3, r7, #8
 800dff8:	4618      	mov	r0, r3
 800dffa:	f000 f859 	bl	800e0b0 <prvGetNextExpireTime>
 800dffe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e000:	68bb      	ldr	r3, [r7, #8]
 800e002:	4619      	mov	r1, r3
 800e004:	68f8      	ldr	r0, [r7, #12]
 800e006:	f000 f805 	bl	800e014 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e00a:	f000 f8d7 	bl	800e1bc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e00e:	bf00      	nop
 800e010:	e7f0      	b.n	800dff4 <prvTimerTask+0x8>
	...

0800e014 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b084      	sub	sp, #16
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
 800e01c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e01e:	f7ff f937 	bl	800d290 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e022:	f107 0308 	add.w	r3, r7, #8
 800e026:	4618      	mov	r0, r3
 800e028:	f000 f866 	bl	800e0f8 <prvSampleTimeNow>
 800e02c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e02e:	68bb      	ldr	r3, [r7, #8]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d130      	bne.n	800e096 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e034:	683b      	ldr	r3, [r7, #0]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d10a      	bne.n	800e050 <prvProcessTimerOrBlockTask+0x3c>
 800e03a:	687a      	ldr	r2, [r7, #4]
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	429a      	cmp	r2, r3
 800e040:	d806      	bhi.n	800e050 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e042:	f7ff f933 	bl	800d2ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e046:	68f9      	ldr	r1, [r7, #12]
 800e048:	6878      	ldr	r0, [r7, #4]
 800e04a:	f7ff ff81 	bl	800df50 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e04e:	e024      	b.n	800e09a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e050:	683b      	ldr	r3, [r7, #0]
 800e052:	2b00      	cmp	r3, #0
 800e054:	d008      	beq.n	800e068 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e056:	4b13      	ldr	r3, [pc, #76]	@ (800e0a4 <prvProcessTimerOrBlockTask+0x90>)
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d101      	bne.n	800e064 <prvProcessTimerOrBlockTask+0x50>
 800e060:	2301      	movs	r3, #1
 800e062:	e000      	b.n	800e066 <prvProcessTimerOrBlockTask+0x52>
 800e064:	2300      	movs	r3, #0
 800e066:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e068:	4b0f      	ldr	r3, [pc, #60]	@ (800e0a8 <prvProcessTimerOrBlockTask+0x94>)
 800e06a:	6818      	ldr	r0, [r3, #0]
 800e06c:	687a      	ldr	r2, [r7, #4]
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	1ad3      	subs	r3, r2, r3
 800e072:	683a      	ldr	r2, [r7, #0]
 800e074:	4619      	mov	r1, r3
 800e076:	f7fe fe93 	bl	800cda0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e07a:	f7ff f917 	bl	800d2ac <xTaskResumeAll>
 800e07e:	4603      	mov	r3, r0
 800e080:	2b00      	cmp	r3, #0
 800e082:	d10a      	bne.n	800e09a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e084:	4b09      	ldr	r3, [pc, #36]	@ (800e0ac <prvProcessTimerOrBlockTask+0x98>)
 800e086:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e08a:	601a      	str	r2, [r3, #0]
 800e08c:	f3bf 8f4f 	dsb	sy
 800e090:	f3bf 8f6f 	isb	sy
}
 800e094:	e001      	b.n	800e09a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e096:	f7ff f909 	bl	800d2ac <xTaskResumeAll>
}
 800e09a:	bf00      	nop
 800e09c:	3710      	adds	r7, #16
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	bd80      	pop	{r7, pc}
 800e0a2:	bf00      	nop
 800e0a4:	20001cc0 	.word	0x20001cc0
 800e0a8:	20001cc4 	.word	0x20001cc4
 800e0ac:	e000ed04 	.word	0xe000ed04

0800e0b0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e0b0:	b480      	push	{r7}
 800e0b2:	b085      	sub	sp, #20
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e0b8:	4b0e      	ldr	r3, [pc, #56]	@ (800e0f4 <prvGetNextExpireTime+0x44>)
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d101      	bne.n	800e0c6 <prvGetNextExpireTime+0x16>
 800e0c2:	2201      	movs	r2, #1
 800e0c4:	e000      	b.n	800e0c8 <prvGetNextExpireTime+0x18>
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d105      	bne.n	800e0e0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e0d4:	4b07      	ldr	r3, [pc, #28]	@ (800e0f4 <prvGetNextExpireTime+0x44>)
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	68db      	ldr	r3, [r3, #12]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	60fb      	str	r3, [r7, #12]
 800e0de:	e001      	b.n	800e0e4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e0e4:	68fb      	ldr	r3, [r7, #12]
}
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	3714      	adds	r7, #20
 800e0ea:	46bd      	mov	sp, r7
 800e0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f0:	4770      	bx	lr
 800e0f2:	bf00      	nop
 800e0f4:	20001cbc 	.word	0x20001cbc

0800e0f8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e0f8:	b580      	push	{r7, lr}
 800e0fa:	b084      	sub	sp, #16
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e100:	f7ff f972 	bl	800d3e8 <xTaskGetTickCount>
 800e104:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e106:	4b0b      	ldr	r3, [pc, #44]	@ (800e134 <prvSampleTimeNow+0x3c>)
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	68fa      	ldr	r2, [r7, #12]
 800e10c:	429a      	cmp	r2, r3
 800e10e:	d205      	bcs.n	800e11c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e110:	f000 f93a 	bl	800e388 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	2201      	movs	r2, #1
 800e118:	601a      	str	r2, [r3, #0]
 800e11a:	e002      	b.n	800e122 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	2200      	movs	r2, #0
 800e120:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e122:	4a04      	ldr	r2, [pc, #16]	@ (800e134 <prvSampleTimeNow+0x3c>)
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e128:	68fb      	ldr	r3, [r7, #12]
}
 800e12a:	4618      	mov	r0, r3
 800e12c:	3710      	adds	r7, #16
 800e12e:	46bd      	mov	sp, r7
 800e130:	bd80      	pop	{r7, pc}
 800e132:	bf00      	nop
 800e134:	20001ccc 	.word	0x20001ccc

0800e138 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b086      	sub	sp, #24
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	60f8      	str	r0, [r7, #12]
 800e140:	60b9      	str	r1, [r7, #8]
 800e142:	607a      	str	r2, [r7, #4]
 800e144:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e146:	2300      	movs	r3, #0
 800e148:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	68ba      	ldr	r2, [r7, #8]
 800e14e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	68fa      	ldr	r2, [r7, #12]
 800e154:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e156:	68ba      	ldr	r2, [r7, #8]
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	429a      	cmp	r2, r3
 800e15c:	d812      	bhi.n	800e184 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e15e:	687a      	ldr	r2, [r7, #4]
 800e160:	683b      	ldr	r3, [r7, #0]
 800e162:	1ad2      	subs	r2, r2, r3
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	699b      	ldr	r3, [r3, #24]
 800e168:	429a      	cmp	r2, r3
 800e16a:	d302      	bcc.n	800e172 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e16c:	2301      	movs	r3, #1
 800e16e:	617b      	str	r3, [r7, #20]
 800e170:	e01b      	b.n	800e1aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e172:	4b10      	ldr	r3, [pc, #64]	@ (800e1b4 <prvInsertTimerInActiveList+0x7c>)
 800e174:	681a      	ldr	r2, [r3, #0]
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	3304      	adds	r3, #4
 800e17a:	4619      	mov	r1, r3
 800e17c:	4610      	mov	r0, r2
 800e17e:	f7fd fdb4 	bl	800bcea <vListInsert>
 800e182:	e012      	b.n	800e1aa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e184:	687a      	ldr	r2, [r7, #4]
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	429a      	cmp	r2, r3
 800e18a:	d206      	bcs.n	800e19a <prvInsertTimerInActiveList+0x62>
 800e18c:	68ba      	ldr	r2, [r7, #8]
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	429a      	cmp	r2, r3
 800e192:	d302      	bcc.n	800e19a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e194:	2301      	movs	r3, #1
 800e196:	617b      	str	r3, [r7, #20]
 800e198:	e007      	b.n	800e1aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e19a:	4b07      	ldr	r3, [pc, #28]	@ (800e1b8 <prvInsertTimerInActiveList+0x80>)
 800e19c:	681a      	ldr	r2, [r3, #0]
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	3304      	adds	r3, #4
 800e1a2:	4619      	mov	r1, r3
 800e1a4:	4610      	mov	r0, r2
 800e1a6:	f7fd fda0 	bl	800bcea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e1aa:	697b      	ldr	r3, [r7, #20]
}
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	3718      	adds	r7, #24
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}
 800e1b4:	20001cc0 	.word	0x20001cc0
 800e1b8:	20001cbc 	.word	0x20001cbc

0800e1bc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e1bc:	b580      	push	{r7, lr}
 800e1be:	b08e      	sub	sp, #56	@ 0x38
 800e1c0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e1c2:	e0ce      	b.n	800e362 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	da19      	bge.n	800e1fe <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e1ca:	1d3b      	adds	r3, r7, #4
 800e1cc:	3304      	adds	r3, #4
 800e1ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e1d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d10b      	bne.n	800e1ee <prvProcessReceivedCommands+0x32>
	__asm volatile
 800e1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1da:	f383 8811 	msr	BASEPRI, r3
 800e1de:	f3bf 8f6f 	isb	sy
 800e1e2:	f3bf 8f4f 	dsb	sy
 800e1e6:	61fb      	str	r3, [r7, #28]
}
 800e1e8:	bf00      	nop
 800e1ea:	bf00      	nop
 800e1ec:	e7fd      	b.n	800e1ea <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e1ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e1f4:	6850      	ldr	r0, [r2, #4]
 800e1f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e1f8:	6892      	ldr	r2, [r2, #8]
 800e1fa:	4611      	mov	r1, r2
 800e1fc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	2b00      	cmp	r3, #0
 800e202:	f2c0 80ae 	blt.w	800e362 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e20c:	695b      	ldr	r3, [r3, #20]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d004      	beq.n	800e21c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e214:	3304      	adds	r3, #4
 800e216:	4618      	mov	r0, r3
 800e218:	f7fd fda0 	bl	800bd5c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e21c:	463b      	mov	r3, r7
 800e21e:	4618      	mov	r0, r3
 800e220:	f7ff ff6a 	bl	800e0f8 <prvSampleTimeNow>
 800e224:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	2b09      	cmp	r3, #9
 800e22a:	f200 8097 	bhi.w	800e35c <prvProcessReceivedCommands+0x1a0>
 800e22e:	a201      	add	r2, pc, #4	@ (adr r2, 800e234 <prvProcessReceivedCommands+0x78>)
 800e230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e234:	0800e25d 	.word	0x0800e25d
 800e238:	0800e25d 	.word	0x0800e25d
 800e23c:	0800e25d 	.word	0x0800e25d
 800e240:	0800e2d3 	.word	0x0800e2d3
 800e244:	0800e2e7 	.word	0x0800e2e7
 800e248:	0800e333 	.word	0x0800e333
 800e24c:	0800e25d 	.word	0x0800e25d
 800e250:	0800e25d 	.word	0x0800e25d
 800e254:	0800e2d3 	.word	0x0800e2d3
 800e258:	0800e2e7 	.word	0x0800e2e7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e25c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e25e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e262:	f043 0301 	orr.w	r3, r3, #1
 800e266:	b2da      	uxtb	r2, r3
 800e268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e26a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e26e:	68ba      	ldr	r2, [r7, #8]
 800e270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e272:	699b      	ldr	r3, [r3, #24]
 800e274:	18d1      	adds	r1, r2, r3
 800e276:	68bb      	ldr	r3, [r7, #8]
 800e278:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e27a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e27c:	f7ff ff5c 	bl	800e138 <prvInsertTimerInActiveList>
 800e280:	4603      	mov	r3, r0
 800e282:	2b00      	cmp	r3, #0
 800e284:	d06c      	beq.n	800e360 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e288:	6a1b      	ldr	r3, [r3, #32]
 800e28a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e28c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e28e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e290:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e294:	f003 0304 	and.w	r3, r3, #4
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d061      	beq.n	800e360 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e29c:	68ba      	ldr	r2, [r7, #8]
 800e29e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2a0:	699b      	ldr	r3, [r3, #24]
 800e2a2:	441a      	add	r2, r3
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	9300      	str	r3, [sp, #0]
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	2100      	movs	r1, #0
 800e2ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e2ae:	f7ff fe01 	bl	800deb4 <xTimerGenericCommand>
 800e2b2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e2b4:	6a3b      	ldr	r3, [r7, #32]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d152      	bne.n	800e360 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800e2ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2be:	f383 8811 	msr	BASEPRI, r3
 800e2c2:	f3bf 8f6f 	isb	sy
 800e2c6:	f3bf 8f4f 	dsb	sy
 800e2ca:	61bb      	str	r3, [r7, #24]
}
 800e2cc:	bf00      	nop
 800e2ce:	bf00      	nop
 800e2d0:	e7fd      	b.n	800e2ce <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e2d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e2d8:	f023 0301 	bic.w	r3, r3, #1
 800e2dc:	b2da      	uxtb	r2, r3
 800e2de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e2e4:	e03d      	b.n	800e362 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e2e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e2ec:	f043 0301 	orr.w	r3, r3, #1
 800e2f0:	b2da      	uxtb	r2, r3
 800e2f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e2f8:	68ba      	ldr	r2, [r7, #8]
 800e2fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2fc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e2fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e300:	699b      	ldr	r3, [r3, #24]
 800e302:	2b00      	cmp	r3, #0
 800e304:	d10b      	bne.n	800e31e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800e306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e30a:	f383 8811 	msr	BASEPRI, r3
 800e30e:	f3bf 8f6f 	isb	sy
 800e312:	f3bf 8f4f 	dsb	sy
 800e316:	617b      	str	r3, [r7, #20]
}
 800e318:	bf00      	nop
 800e31a:	bf00      	nop
 800e31c:	e7fd      	b.n	800e31a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e31e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e320:	699a      	ldr	r2, [r3, #24]
 800e322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e324:	18d1      	adds	r1, r2, r3
 800e326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e328:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e32a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e32c:	f7ff ff04 	bl	800e138 <prvInsertTimerInActiveList>
					break;
 800e330:	e017      	b.n	800e362 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e334:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e338:	f003 0302 	and.w	r3, r3, #2
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d103      	bne.n	800e348 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800e340:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e342:	f000 fbe9 	bl	800eb18 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e346:	e00c      	b.n	800e362 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e34a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e34e:	f023 0301 	bic.w	r3, r3, #1
 800e352:	b2da      	uxtb	r2, r3
 800e354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e356:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e35a:	e002      	b.n	800e362 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800e35c:	bf00      	nop
 800e35e:	e000      	b.n	800e362 <prvProcessReceivedCommands+0x1a6>
					break;
 800e360:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e362:	4b08      	ldr	r3, [pc, #32]	@ (800e384 <prvProcessReceivedCommands+0x1c8>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	1d39      	adds	r1, r7, #4
 800e368:	2200      	movs	r2, #0
 800e36a:	4618      	mov	r0, r3
 800e36c:	f7fe f904 	bl	800c578 <xQueueReceive>
 800e370:	4603      	mov	r3, r0
 800e372:	2b00      	cmp	r3, #0
 800e374:	f47f af26 	bne.w	800e1c4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800e378:	bf00      	nop
 800e37a:	bf00      	nop
 800e37c:	3730      	adds	r7, #48	@ 0x30
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd80      	pop	{r7, pc}
 800e382:	bf00      	nop
 800e384:	20001cc4 	.word	0x20001cc4

0800e388 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b088      	sub	sp, #32
 800e38c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e38e:	e049      	b.n	800e424 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e390:	4b2e      	ldr	r3, [pc, #184]	@ (800e44c <prvSwitchTimerLists+0xc4>)
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	68db      	ldr	r3, [r3, #12]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e39a:	4b2c      	ldr	r3, [pc, #176]	@ (800e44c <prvSwitchTimerLists+0xc4>)
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	68db      	ldr	r3, [r3, #12]
 800e3a0:	68db      	ldr	r3, [r3, #12]
 800e3a2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	3304      	adds	r3, #4
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	f7fd fcd7 	bl	800bd5c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	6a1b      	ldr	r3, [r3, #32]
 800e3b2:	68f8      	ldr	r0, [r7, #12]
 800e3b4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e3bc:	f003 0304 	and.w	r3, r3, #4
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d02f      	beq.n	800e424 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	699b      	ldr	r3, [r3, #24]
 800e3c8:	693a      	ldr	r2, [r7, #16]
 800e3ca:	4413      	add	r3, r2
 800e3cc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e3ce:	68ba      	ldr	r2, [r7, #8]
 800e3d0:	693b      	ldr	r3, [r7, #16]
 800e3d2:	429a      	cmp	r2, r3
 800e3d4:	d90e      	bls.n	800e3f4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	68ba      	ldr	r2, [r7, #8]
 800e3da:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	68fa      	ldr	r2, [r7, #12]
 800e3e0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e3e2:	4b1a      	ldr	r3, [pc, #104]	@ (800e44c <prvSwitchTimerLists+0xc4>)
 800e3e4:	681a      	ldr	r2, [r3, #0]
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	3304      	adds	r3, #4
 800e3ea:	4619      	mov	r1, r3
 800e3ec:	4610      	mov	r0, r2
 800e3ee:	f7fd fc7c 	bl	800bcea <vListInsert>
 800e3f2:	e017      	b.n	800e424 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e3f4:	2300      	movs	r3, #0
 800e3f6:	9300      	str	r3, [sp, #0]
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	693a      	ldr	r2, [r7, #16]
 800e3fc:	2100      	movs	r1, #0
 800e3fe:	68f8      	ldr	r0, [r7, #12]
 800e400:	f7ff fd58 	bl	800deb4 <xTimerGenericCommand>
 800e404:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d10b      	bne.n	800e424 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800e40c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e410:	f383 8811 	msr	BASEPRI, r3
 800e414:	f3bf 8f6f 	isb	sy
 800e418:	f3bf 8f4f 	dsb	sy
 800e41c:	603b      	str	r3, [r7, #0]
}
 800e41e:	bf00      	nop
 800e420:	bf00      	nop
 800e422:	e7fd      	b.n	800e420 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e424:	4b09      	ldr	r3, [pc, #36]	@ (800e44c <prvSwitchTimerLists+0xc4>)
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d1b0      	bne.n	800e390 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e42e:	4b07      	ldr	r3, [pc, #28]	@ (800e44c <prvSwitchTimerLists+0xc4>)
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e434:	4b06      	ldr	r3, [pc, #24]	@ (800e450 <prvSwitchTimerLists+0xc8>)
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	4a04      	ldr	r2, [pc, #16]	@ (800e44c <prvSwitchTimerLists+0xc4>)
 800e43a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e43c:	4a04      	ldr	r2, [pc, #16]	@ (800e450 <prvSwitchTimerLists+0xc8>)
 800e43e:	697b      	ldr	r3, [r7, #20]
 800e440:	6013      	str	r3, [r2, #0]
}
 800e442:	bf00      	nop
 800e444:	3718      	adds	r7, #24
 800e446:	46bd      	mov	sp, r7
 800e448:	bd80      	pop	{r7, pc}
 800e44a:	bf00      	nop
 800e44c:	20001cbc 	.word	0x20001cbc
 800e450:	20001cc0 	.word	0x20001cc0

0800e454 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e454:	b580      	push	{r7, lr}
 800e456:	b082      	sub	sp, #8
 800e458:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e45a:	f000 f96d 	bl	800e738 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e45e:	4b15      	ldr	r3, [pc, #84]	@ (800e4b4 <prvCheckForValidListAndQueue+0x60>)
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	2b00      	cmp	r3, #0
 800e464:	d120      	bne.n	800e4a8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e466:	4814      	ldr	r0, [pc, #80]	@ (800e4b8 <prvCheckForValidListAndQueue+0x64>)
 800e468:	f7fd fbee 	bl	800bc48 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e46c:	4813      	ldr	r0, [pc, #76]	@ (800e4bc <prvCheckForValidListAndQueue+0x68>)
 800e46e:	f7fd fbeb 	bl	800bc48 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e472:	4b13      	ldr	r3, [pc, #76]	@ (800e4c0 <prvCheckForValidListAndQueue+0x6c>)
 800e474:	4a10      	ldr	r2, [pc, #64]	@ (800e4b8 <prvCheckForValidListAndQueue+0x64>)
 800e476:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e478:	4b12      	ldr	r3, [pc, #72]	@ (800e4c4 <prvCheckForValidListAndQueue+0x70>)
 800e47a:	4a10      	ldr	r2, [pc, #64]	@ (800e4bc <prvCheckForValidListAndQueue+0x68>)
 800e47c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e47e:	2300      	movs	r3, #0
 800e480:	9300      	str	r3, [sp, #0]
 800e482:	4b11      	ldr	r3, [pc, #68]	@ (800e4c8 <prvCheckForValidListAndQueue+0x74>)
 800e484:	4a11      	ldr	r2, [pc, #68]	@ (800e4cc <prvCheckForValidListAndQueue+0x78>)
 800e486:	2110      	movs	r1, #16
 800e488:	200a      	movs	r0, #10
 800e48a:	f7fd fcfb 	bl	800be84 <xQueueGenericCreateStatic>
 800e48e:	4603      	mov	r3, r0
 800e490:	4a08      	ldr	r2, [pc, #32]	@ (800e4b4 <prvCheckForValidListAndQueue+0x60>)
 800e492:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e494:	4b07      	ldr	r3, [pc, #28]	@ (800e4b4 <prvCheckForValidListAndQueue+0x60>)
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d005      	beq.n	800e4a8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e49c:	4b05      	ldr	r3, [pc, #20]	@ (800e4b4 <prvCheckForValidListAndQueue+0x60>)
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	490b      	ldr	r1, [pc, #44]	@ (800e4d0 <prvCheckForValidListAndQueue+0x7c>)
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	f7fe fc28 	bl	800ccf8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e4a8:	f000 f978 	bl	800e79c <vPortExitCritical>
}
 800e4ac:	bf00      	nop
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	bd80      	pop	{r7, pc}
 800e4b2:	bf00      	nop
 800e4b4:	20001cc4 	.word	0x20001cc4
 800e4b8:	20001c94 	.word	0x20001c94
 800e4bc:	20001ca8 	.word	0x20001ca8
 800e4c0:	20001cbc 	.word	0x20001cbc
 800e4c4:	20001cc0 	.word	0x20001cc0
 800e4c8:	20001d70 	.word	0x20001d70
 800e4cc:	20001cd0 	.word	0x20001cd0
 800e4d0:	08013ca8 	.word	0x08013ca8

0800e4d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e4d4:	b480      	push	{r7}
 800e4d6:	b085      	sub	sp, #20
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	60f8      	str	r0, [r7, #12]
 800e4dc:	60b9      	str	r1, [r7, #8]
 800e4de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	3b04      	subs	r3, #4
 800e4e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e4ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	3b04      	subs	r3, #4
 800e4f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e4f4:	68bb      	ldr	r3, [r7, #8]
 800e4f6:	f023 0201 	bic.w	r2, r3, #1
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	3b04      	subs	r3, #4
 800e502:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e504:	4a0c      	ldr	r2, [pc, #48]	@ (800e538 <pxPortInitialiseStack+0x64>)
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	3b14      	subs	r3, #20
 800e50e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e510:	687a      	ldr	r2, [r7, #4]
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	3b04      	subs	r3, #4
 800e51a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	f06f 0202 	mvn.w	r2, #2
 800e522:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	3b20      	subs	r3, #32
 800e528:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e52a:	68fb      	ldr	r3, [r7, #12]
}
 800e52c:	4618      	mov	r0, r3
 800e52e:	3714      	adds	r7, #20
 800e530:	46bd      	mov	sp, r7
 800e532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e536:	4770      	bx	lr
 800e538:	0800e53d 	.word	0x0800e53d

0800e53c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e53c:	b480      	push	{r7}
 800e53e:	b085      	sub	sp, #20
 800e540:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e542:	2300      	movs	r3, #0
 800e544:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e546:	4b13      	ldr	r3, [pc, #76]	@ (800e594 <prvTaskExitError+0x58>)
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e54e:	d00b      	beq.n	800e568 <prvTaskExitError+0x2c>
	__asm volatile
 800e550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e554:	f383 8811 	msr	BASEPRI, r3
 800e558:	f3bf 8f6f 	isb	sy
 800e55c:	f3bf 8f4f 	dsb	sy
 800e560:	60fb      	str	r3, [r7, #12]
}
 800e562:	bf00      	nop
 800e564:	bf00      	nop
 800e566:	e7fd      	b.n	800e564 <prvTaskExitError+0x28>
	__asm volatile
 800e568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e56c:	f383 8811 	msr	BASEPRI, r3
 800e570:	f3bf 8f6f 	isb	sy
 800e574:	f3bf 8f4f 	dsb	sy
 800e578:	60bb      	str	r3, [r7, #8]
}
 800e57a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e57c:	bf00      	nop
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d0fc      	beq.n	800e57e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e584:	bf00      	nop
 800e586:	bf00      	nop
 800e588:	3714      	adds	r7, #20
 800e58a:	46bd      	mov	sp, r7
 800e58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e590:	4770      	bx	lr
 800e592:	bf00      	nop
 800e594:	200000f8 	.word	0x200000f8
	...

0800e5a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e5a0:	4b07      	ldr	r3, [pc, #28]	@ (800e5c0 <pxCurrentTCBConst2>)
 800e5a2:	6819      	ldr	r1, [r3, #0]
 800e5a4:	6808      	ldr	r0, [r1, #0]
 800e5a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5aa:	f380 8809 	msr	PSP, r0
 800e5ae:	f3bf 8f6f 	isb	sy
 800e5b2:	f04f 0000 	mov.w	r0, #0
 800e5b6:	f380 8811 	msr	BASEPRI, r0
 800e5ba:	4770      	bx	lr
 800e5bc:	f3af 8000 	nop.w

0800e5c0 <pxCurrentTCBConst2>:
 800e5c0:	20001794 	.word	0x20001794
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e5c4:	bf00      	nop
 800e5c6:	bf00      	nop

0800e5c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e5c8:	4808      	ldr	r0, [pc, #32]	@ (800e5ec <prvPortStartFirstTask+0x24>)
 800e5ca:	6800      	ldr	r0, [r0, #0]
 800e5cc:	6800      	ldr	r0, [r0, #0]
 800e5ce:	f380 8808 	msr	MSP, r0
 800e5d2:	f04f 0000 	mov.w	r0, #0
 800e5d6:	f380 8814 	msr	CONTROL, r0
 800e5da:	b662      	cpsie	i
 800e5dc:	b661      	cpsie	f
 800e5de:	f3bf 8f4f 	dsb	sy
 800e5e2:	f3bf 8f6f 	isb	sy
 800e5e6:	df00      	svc	0
 800e5e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e5ea:	bf00      	nop
 800e5ec:	e000ed08 	.word	0xe000ed08

0800e5f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b086      	sub	sp, #24
 800e5f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e5f6:	4b47      	ldr	r3, [pc, #284]	@ (800e714 <xPortStartScheduler+0x124>)
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	4a47      	ldr	r2, [pc, #284]	@ (800e718 <xPortStartScheduler+0x128>)
 800e5fc:	4293      	cmp	r3, r2
 800e5fe:	d10b      	bne.n	800e618 <xPortStartScheduler+0x28>
	__asm volatile
 800e600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e604:	f383 8811 	msr	BASEPRI, r3
 800e608:	f3bf 8f6f 	isb	sy
 800e60c:	f3bf 8f4f 	dsb	sy
 800e610:	60fb      	str	r3, [r7, #12]
}
 800e612:	bf00      	nop
 800e614:	bf00      	nop
 800e616:	e7fd      	b.n	800e614 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e618:	4b3e      	ldr	r3, [pc, #248]	@ (800e714 <xPortStartScheduler+0x124>)
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	4a3f      	ldr	r2, [pc, #252]	@ (800e71c <xPortStartScheduler+0x12c>)
 800e61e:	4293      	cmp	r3, r2
 800e620:	d10b      	bne.n	800e63a <xPortStartScheduler+0x4a>
	__asm volatile
 800e622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e626:	f383 8811 	msr	BASEPRI, r3
 800e62a:	f3bf 8f6f 	isb	sy
 800e62e:	f3bf 8f4f 	dsb	sy
 800e632:	613b      	str	r3, [r7, #16]
}
 800e634:	bf00      	nop
 800e636:	bf00      	nop
 800e638:	e7fd      	b.n	800e636 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e63a:	4b39      	ldr	r3, [pc, #228]	@ (800e720 <xPortStartScheduler+0x130>)
 800e63c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e63e:	697b      	ldr	r3, [r7, #20]
 800e640:	781b      	ldrb	r3, [r3, #0]
 800e642:	b2db      	uxtb	r3, r3
 800e644:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e646:	697b      	ldr	r3, [r7, #20]
 800e648:	22ff      	movs	r2, #255	@ 0xff
 800e64a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e64c:	697b      	ldr	r3, [r7, #20]
 800e64e:	781b      	ldrb	r3, [r3, #0]
 800e650:	b2db      	uxtb	r3, r3
 800e652:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e654:	78fb      	ldrb	r3, [r7, #3]
 800e656:	b2db      	uxtb	r3, r3
 800e658:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e65c:	b2da      	uxtb	r2, r3
 800e65e:	4b31      	ldr	r3, [pc, #196]	@ (800e724 <xPortStartScheduler+0x134>)
 800e660:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e662:	4b31      	ldr	r3, [pc, #196]	@ (800e728 <xPortStartScheduler+0x138>)
 800e664:	2207      	movs	r2, #7
 800e666:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e668:	e009      	b.n	800e67e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800e66a:	4b2f      	ldr	r3, [pc, #188]	@ (800e728 <xPortStartScheduler+0x138>)
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	3b01      	subs	r3, #1
 800e670:	4a2d      	ldr	r2, [pc, #180]	@ (800e728 <xPortStartScheduler+0x138>)
 800e672:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e674:	78fb      	ldrb	r3, [r7, #3]
 800e676:	b2db      	uxtb	r3, r3
 800e678:	005b      	lsls	r3, r3, #1
 800e67a:	b2db      	uxtb	r3, r3
 800e67c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e67e:	78fb      	ldrb	r3, [r7, #3]
 800e680:	b2db      	uxtb	r3, r3
 800e682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e686:	2b80      	cmp	r3, #128	@ 0x80
 800e688:	d0ef      	beq.n	800e66a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e68a:	4b27      	ldr	r3, [pc, #156]	@ (800e728 <xPortStartScheduler+0x138>)
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	f1c3 0307 	rsb	r3, r3, #7
 800e692:	2b04      	cmp	r3, #4
 800e694:	d00b      	beq.n	800e6ae <xPortStartScheduler+0xbe>
	__asm volatile
 800e696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e69a:	f383 8811 	msr	BASEPRI, r3
 800e69e:	f3bf 8f6f 	isb	sy
 800e6a2:	f3bf 8f4f 	dsb	sy
 800e6a6:	60bb      	str	r3, [r7, #8]
}
 800e6a8:	bf00      	nop
 800e6aa:	bf00      	nop
 800e6ac:	e7fd      	b.n	800e6aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e6ae:	4b1e      	ldr	r3, [pc, #120]	@ (800e728 <xPortStartScheduler+0x138>)
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	021b      	lsls	r3, r3, #8
 800e6b4:	4a1c      	ldr	r2, [pc, #112]	@ (800e728 <xPortStartScheduler+0x138>)
 800e6b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e6b8:	4b1b      	ldr	r3, [pc, #108]	@ (800e728 <xPortStartScheduler+0x138>)
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e6c0:	4a19      	ldr	r2, [pc, #100]	@ (800e728 <xPortStartScheduler+0x138>)
 800e6c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	b2da      	uxtb	r2, r3
 800e6c8:	697b      	ldr	r3, [r7, #20]
 800e6ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e6cc:	4b17      	ldr	r3, [pc, #92]	@ (800e72c <xPortStartScheduler+0x13c>)
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	4a16      	ldr	r2, [pc, #88]	@ (800e72c <xPortStartScheduler+0x13c>)
 800e6d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e6d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e6d8:	4b14      	ldr	r3, [pc, #80]	@ (800e72c <xPortStartScheduler+0x13c>)
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	4a13      	ldr	r2, [pc, #76]	@ (800e72c <xPortStartScheduler+0x13c>)
 800e6de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e6e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e6e4:	f000 f8da 	bl	800e89c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e6e8:	4b11      	ldr	r3, [pc, #68]	@ (800e730 <xPortStartScheduler+0x140>)
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e6ee:	f000 f8f9 	bl	800e8e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e6f2:	4b10      	ldr	r3, [pc, #64]	@ (800e734 <xPortStartScheduler+0x144>)
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	4a0f      	ldr	r2, [pc, #60]	@ (800e734 <xPortStartScheduler+0x144>)
 800e6f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e6fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e6fe:	f7ff ff63 	bl	800e5c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e702:	f7fe ff3b 	bl	800d57c <vTaskSwitchContext>
	prvTaskExitError();
 800e706:	f7ff ff19 	bl	800e53c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e70a:	2300      	movs	r3, #0
}
 800e70c:	4618      	mov	r0, r3
 800e70e:	3718      	adds	r7, #24
 800e710:	46bd      	mov	sp, r7
 800e712:	bd80      	pop	{r7, pc}
 800e714:	e000ed00 	.word	0xe000ed00
 800e718:	410fc271 	.word	0x410fc271
 800e71c:	410fc270 	.word	0x410fc270
 800e720:	e000e400 	.word	0xe000e400
 800e724:	20001dc0 	.word	0x20001dc0
 800e728:	20001dc4 	.word	0x20001dc4
 800e72c:	e000ed20 	.word	0xe000ed20
 800e730:	200000f8 	.word	0x200000f8
 800e734:	e000ef34 	.word	0xe000ef34

0800e738 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e738:	b480      	push	{r7}
 800e73a:	b083      	sub	sp, #12
 800e73c:	af00      	add	r7, sp, #0
	__asm volatile
 800e73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e742:	f383 8811 	msr	BASEPRI, r3
 800e746:	f3bf 8f6f 	isb	sy
 800e74a:	f3bf 8f4f 	dsb	sy
 800e74e:	607b      	str	r3, [r7, #4]
}
 800e750:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e752:	4b10      	ldr	r3, [pc, #64]	@ (800e794 <vPortEnterCritical+0x5c>)
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	3301      	adds	r3, #1
 800e758:	4a0e      	ldr	r2, [pc, #56]	@ (800e794 <vPortEnterCritical+0x5c>)
 800e75a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e75c:	4b0d      	ldr	r3, [pc, #52]	@ (800e794 <vPortEnterCritical+0x5c>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	2b01      	cmp	r3, #1
 800e762:	d110      	bne.n	800e786 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e764:	4b0c      	ldr	r3, [pc, #48]	@ (800e798 <vPortEnterCritical+0x60>)
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	b2db      	uxtb	r3, r3
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d00b      	beq.n	800e786 <vPortEnterCritical+0x4e>
	__asm volatile
 800e76e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e772:	f383 8811 	msr	BASEPRI, r3
 800e776:	f3bf 8f6f 	isb	sy
 800e77a:	f3bf 8f4f 	dsb	sy
 800e77e:	603b      	str	r3, [r7, #0]
}
 800e780:	bf00      	nop
 800e782:	bf00      	nop
 800e784:	e7fd      	b.n	800e782 <vPortEnterCritical+0x4a>
	}
}
 800e786:	bf00      	nop
 800e788:	370c      	adds	r7, #12
 800e78a:	46bd      	mov	sp, r7
 800e78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e790:	4770      	bx	lr
 800e792:	bf00      	nop
 800e794:	200000f8 	.word	0x200000f8
 800e798:	e000ed04 	.word	0xe000ed04

0800e79c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e79c:	b480      	push	{r7}
 800e79e:	b083      	sub	sp, #12
 800e7a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e7a2:	4b12      	ldr	r3, [pc, #72]	@ (800e7ec <vPortExitCritical+0x50>)
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d10b      	bne.n	800e7c2 <vPortExitCritical+0x26>
	__asm volatile
 800e7aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7ae:	f383 8811 	msr	BASEPRI, r3
 800e7b2:	f3bf 8f6f 	isb	sy
 800e7b6:	f3bf 8f4f 	dsb	sy
 800e7ba:	607b      	str	r3, [r7, #4]
}
 800e7bc:	bf00      	nop
 800e7be:	bf00      	nop
 800e7c0:	e7fd      	b.n	800e7be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e7c2:	4b0a      	ldr	r3, [pc, #40]	@ (800e7ec <vPortExitCritical+0x50>)
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	3b01      	subs	r3, #1
 800e7c8:	4a08      	ldr	r2, [pc, #32]	@ (800e7ec <vPortExitCritical+0x50>)
 800e7ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e7cc:	4b07      	ldr	r3, [pc, #28]	@ (800e7ec <vPortExitCritical+0x50>)
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d105      	bne.n	800e7e0 <vPortExitCritical+0x44>
 800e7d4:	2300      	movs	r3, #0
 800e7d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e7d8:	683b      	ldr	r3, [r7, #0]
 800e7da:	f383 8811 	msr	BASEPRI, r3
}
 800e7de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e7e0:	bf00      	nop
 800e7e2:	370c      	adds	r7, #12
 800e7e4:	46bd      	mov	sp, r7
 800e7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ea:	4770      	bx	lr
 800e7ec:	200000f8 	.word	0x200000f8

0800e7f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e7f0:	f3ef 8009 	mrs	r0, PSP
 800e7f4:	f3bf 8f6f 	isb	sy
 800e7f8:	4b15      	ldr	r3, [pc, #84]	@ (800e850 <pxCurrentTCBConst>)
 800e7fa:	681a      	ldr	r2, [r3, #0]
 800e7fc:	f01e 0f10 	tst.w	lr, #16
 800e800:	bf08      	it	eq
 800e802:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e806:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e80a:	6010      	str	r0, [r2, #0]
 800e80c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e810:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e814:	f380 8811 	msr	BASEPRI, r0
 800e818:	f3bf 8f4f 	dsb	sy
 800e81c:	f3bf 8f6f 	isb	sy
 800e820:	f7fe feac 	bl	800d57c <vTaskSwitchContext>
 800e824:	f04f 0000 	mov.w	r0, #0
 800e828:	f380 8811 	msr	BASEPRI, r0
 800e82c:	bc09      	pop	{r0, r3}
 800e82e:	6819      	ldr	r1, [r3, #0]
 800e830:	6808      	ldr	r0, [r1, #0]
 800e832:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e836:	f01e 0f10 	tst.w	lr, #16
 800e83a:	bf08      	it	eq
 800e83c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e840:	f380 8809 	msr	PSP, r0
 800e844:	f3bf 8f6f 	isb	sy
 800e848:	4770      	bx	lr
 800e84a:	bf00      	nop
 800e84c:	f3af 8000 	nop.w

0800e850 <pxCurrentTCBConst>:
 800e850:	20001794 	.word	0x20001794
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e854:	bf00      	nop
 800e856:	bf00      	nop

0800e858 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e858:	b580      	push	{r7, lr}
 800e85a:	b082      	sub	sp, #8
 800e85c:	af00      	add	r7, sp, #0
	__asm volatile
 800e85e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e862:	f383 8811 	msr	BASEPRI, r3
 800e866:	f3bf 8f6f 	isb	sy
 800e86a:	f3bf 8f4f 	dsb	sy
 800e86e:	607b      	str	r3, [r7, #4]
}
 800e870:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e872:	f7fe fdc9 	bl	800d408 <xTaskIncrementTick>
 800e876:	4603      	mov	r3, r0
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d003      	beq.n	800e884 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e87c:	4b06      	ldr	r3, [pc, #24]	@ (800e898 <xPortSysTickHandler+0x40>)
 800e87e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e882:	601a      	str	r2, [r3, #0]
 800e884:	2300      	movs	r3, #0
 800e886:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e888:	683b      	ldr	r3, [r7, #0]
 800e88a:	f383 8811 	msr	BASEPRI, r3
}
 800e88e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e890:	bf00      	nop
 800e892:	3708      	adds	r7, #8
 800e894:	46bd      	mov	sp, r7
 800e896:	bd80      	pop	{r7, pc}
 800e898:	e000ed04 	.word	0xe000ed04

0800e89c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e89c:	b480      	push	{r7}
 800e89e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e8a0:	4b0b      	ldr	r3, [pc, #44]	@ (800e8d0 <vPortSetupTimerInterrupt+0x34>)
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e8a6:	4b0b      	ldr	r3, [pc, #44]	@ (800e8d4 <vPortSetupTimerInterrupt+0x38>)
 800e8a8:	2200      	movs	r2, #0
 800e8aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e8ac:	4b0a      	ldr	r3, [pc, #40]	@ (800e8d8 <vPortSetupTimerInterrupt+0x3c>)
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	4a0a      	ldr	r2, [pc, #40]	@ (800e8dc <vPortSetupTimerInterrupt+0x40>)
 800e8b2:	fba2 2303 	umull	r2, r3, r2, r3
 800e8b6:	099b      	lsrs	r3, r3, #6
 800e8b8:	4a09      	ldr	r2, [pc, #36]	@ (800e8e0 <vPortSetupTimerInterrupt+0x44>)
 800e8ba:	3b01      	subs	r3, #1
 800e8bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e8be:	4b04      	ldr	r3, [pc, #16]	@ (800e8d0 <vPortSetupTimerInterrupt+0x34>)
 800e8c0:	2207      	movs	r2, #7
 800e8c2:	601a      	str	r2, [r3, #0]
}
 800e8c4:	bf00      	nop
 800e8c6:	46bd      	mov	sp, r7
 800e8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8cc:	4770      	bx	lr
 800e8ce:	bf00      	nop
 800e8d0:	e000e010 	.word	0xe000e010
 800e8d4:	e000e018 	.word	0xe000e018
 800e8d8:	2000003c 	.word	0x2000003c
 800e8dc:	10624dd3 	.word	0x10624dd3
 800e8e0:	e000e014 	.word	0xe000e014

0800e8e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e8e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e8f4 <vPortEnableVFP+0x10>
 800e8e8:	6801      	ldr	r1, [r0, #0]
 800e8ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e8ee:	6001      	str	r1, [r0, #0]
 800e8f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e8f2:	bf00      	nop
 800e8f4:	e000ed88 	.word	0xe000ed88

0800e8f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e8f8:	b480      	push	{r7}
 800e8fa:	b085      	sub	sp, #20
 800e8fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e8fe:	f3ef 8305 	mrs	r3, IPSR
 800e902:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	2b0f      	cmp	r3, #15
 800e908:	d915      	bls.n	800e936 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e90a:	4a18      	ldr	r2, [pc, #96]	@ (800e96c <vPortValidateInterruptPriority+0x74>)
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	4413      	add	r3, r2
 800e910:	781b      	ldrb	r3, [r3, #0]
 800e912:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e914:	4b16      	ldr	r3, [pc, #88]	@ (800e970 <vPortValidateInterruptPriority+0x78>)
 800e916:	781b      	ldrb	r3, [r3, #0]
 800e918:	7afa      	ldrb	r2, [r7, #11]
 800e91a:	429a      	cmp	r2, r3
 800e91c:	d20b      	bcs.n	800e936 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e91e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e922:	f383 8811 	msr	BASEPRI, r3
 800e926:	f3bf 8f6f 	isb	sy
 800e92a:	f3bf 8f4f 	dsb	sy
 800e92e:	607b      	str	r3, [r7, #4]
}
 800e930:	bf00      	nop
 800e932:	bf00      	nop
 800e934:	e7fd      	b.n	800e932 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e936:	4b0f      	ldr	r3, [pc, #60]	@ (800e974 <vPortValidateInterruptPriority+0x7c>)
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e93e:	4b0e      	ldr	r3, [pc, #56]	@ (800e978 <vPortValidateInterruptPriority+0x80>)
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	429a      	cmp	r2, r3
 800e944:	d90b      	bls.n	800e95e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e94a:	f383 8811 	msr	BASEPRI, r3
 800e94e:	f3bf 8f6f 	isb	sy
 800e952:	f3bf 8f4f 	dsb	sy
 800e956:	603b      	str	r3, [r7, #0]
}
 800e958:	bf00      	nop
 800e95a:	bf00      	nop
 800e95c:	e7fd      	b.n	800e95a <vPortValidateInterruptPriority+0x62>
	}
 800e95e:	bf00      	nop
 800e960:	3714      	adds	r7, #20
 800e962:	46bd      	mov	sp, r7
 800e964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e968:	4770      	bx	lr
 800e96a:	bf00      	nop
 800e96c:	e000e3f0 	.word	0xe000e3f0
 800e970:	20001dc0 	.word	0x20001dc0
 800e974:	e000ed0c 	.word	0xe000ed0c
 800e978:	20001dc4 	.word	0x20001dc4

0800e97c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b08a      	sub	sp, #40	@ 0x28
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e984:	2300      	movs	r3, #0
 800e986:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e988:	f7fe fc82 	bl	800d290 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e98c:	4b5c      	ldr	r3, [pc, #368]	@ (800eb00 <pvPortMalloc+0x184>)
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	2b00      	cmp	r3, #0
 800e992:	d101      	bne.n	800e998 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e994:	f000 f924 	bl	800ebe0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e998:	4b5a      	ldr	r3, [pc, #360]	@ (800eb04 <pvPortMalloc+0x188>)
 800e99a:	681a      	ldr	r2, [r3, #0]
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	4013      	ands	r3, r2
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	f040 8095 	bne.w	800ead0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d01e      	beq.n	800e9ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e9ac:	2208      	movs	r2, #8
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	4413      	add	r3, r2
 800e9b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	f003 0307 	and.w	r3, r3, #7
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d015      	beq.n	800e9ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	f023 0307 	bic.w	r3, r3, #7
 800e9c4:	3308      	adds	r3, #8
 800e9c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	f003 0307 	and.w	r3, r3, #7
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d00b      	beq.n	800e9ea <pvPortMalloc+0x6e>
	__asm volatile
 800e9d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9d6:	f383 8811 	msr	BASEPRI, r3
 800e9da:	f3bf 8f6f 	isb	sy
 800e9de:	f3bf 8f4f 	dsb	sy
 800e9e2:	617b      	str	r3, [r7, #20]
}
 800e9e4:	bf00      	nop
 800e9e6:	bf00      	nop
 800e9e8:	e7fd      	b.n	800e9e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d06f      	beq.n	800ead0 <pvPortMalloc+0x154>
 800e9f0:	4b45      	ldr	r3, [pc, #276]	@ (800eb08 <pvPortMalloc+0x18c>)
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	687a      	ldr	r2, [r7, #4]
 800e9f6:	429a      	cmp	r2, r3
 800e9f8:	d86a      	bhi.n	800ead0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e9fa:	4b44      	ldr	r3, [pc, #272]	@ (800eb0c <pvPortMalloc+0x190>)
 800e9fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e9fe:	4b43      	ldr	r3, [pc, #268]	@ (800eb0c <pvPortMalloc+0x190>)
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ea04:	e004      	b.n	800ea10 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ea06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea08:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ea0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ea10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea12:	685b      	ldr	r3, [r3, #4]
 800ea14:	687a      	ldr	r2, [r7, #4]
 800ea16:	429a      	cmp	r2, r3
 800ea18:	d903      	bls.n	800ea22 <pvPortMalloc+0xa6>
 800ea1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d1f1      	bne.n	800ea06 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ea22:	4b37      	ldr	r3, [pc, #220]	@ (800eb00 <pvPortMalloc+0x184>)
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea28:	429a      	cmp	r2, r3
 800ea2a:	d051      	beq.n	800ead0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ea2c:	6a3b      	ldr	r3, [r7, #32]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	2208      	movs	r2, #8
 800ea32:	4413      	add	r3, r2
 800ea34:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ea36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea38:	681a      	ldr	r2, [r3, #0]
 800ea3a:	6a3b      	ldr	r3, [r7, #32]
 800ea3c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ea3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea40:	685a      	ldr	r2, [r3, #4]
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	1ad2      	subs	r2, r2, r3
 800ea46:	2308      	movs	r3, #8
 800ea48:	005b      	lsls	r3, r3, #1
 800ea4a:	429a      	cmp	r2, r3
 800ea4c:	d920      	bls.n	800ea90 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ea4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	4413      	add	r3, r2
 800ea54:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ea56:	69bb      	ldr	r3, [r7, #24]
 800ea58:	f003 0307 	and.w	r3, r3, #7
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d00b      	beq.n	800ea78 <pvPortMalloc+0xfc>
	__asm volatile
 800ea60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea64:	f383 8811 	msr	BASEPRI, r3
 800ea68:	f3bf 8f6f 	isb	sy
 800ea6c:	f3bf 8f4f 	dsb	sy
 800ea70:	613b      	str	r3, [r7, #16]
}
 800ea72:	bf00      	nop
 800ea74:	bf00      	nop
 800ea76:	e7fd      	b.n	800ea74 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ea78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea7a:	685a      	ldr	r2, [r3, #4]
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	1ad2      	subs	r2, r2, r3
 800ea80:	69bb      	ldr	r3, [r7, #24]
 800ea82:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ea84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea86:	687a      	ldr	r2, [r7, #4]
 800ea88:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ea8a:	69b8      	ldr	r0, [r7, #24]
 800ea8c:	f000 f90a 	bl	800eca4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ea90:	4b1d      	ldr	r3, [pc, #116]	@ (800eb08 <pvPortMalloc+0x18c>)
 800ea92:	681a      	ldr	r2, [r3, #0]
 800ea94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea96:	685b      	ldr	r3, [r3, #4]
 800ea98:	1ad3      	subs	r3, r2, r3
 800ea9a:	4a1b      	ldr	r2, [pc, #108]	@ (800eb08 <pvPortMalloc+0x18c>)
 800ea9c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ea9e:	4b1a      	ldr	r3, [pc, #104]	@ (800eb08 <pvPortMalloc+0x18c>)
 800eaa0:	681a      	ldr	r2, [r3, #0]
 800eaa2:	4b1b      	ldr	r3, [pc, #108]	@ (800eb10 <pvPortMalloc+0x194>)
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	429a      	cmp	r2, r3
 800eaa8:	d203      	bcs.n	800eab2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800eaaa:	4b17      	ldr	r3, [pc, #92]	@ (800eb08 <pvPortMalloc+0x18c>)
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	4a18      	ldr	r2, [pc, #96]	@ (800eb10 <pvPortMalloc+0x194>)
 800eab0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800eab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eab4:	685a      	ldr	r2, [r3, #4]
 800eab6:	4b13      	ldr	r3, [pc, #76]	@ (800eb04 <pvPortMalloc+0x188>)
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	431a      	orrs	r2, r3
 800eabc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eabe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800eac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eac2:	2200      	movs	r2, #0
 800eac4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800eac6:	4b13      	ldr	r3, [pc, #76]	@ (800eb14 <pvPortMalloc+0x198>)
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	3301      	adds	r3, #1
 800eacc:	4a11      	ldr	r2, [pc, #68]	@ (800eb14 <pvPortMalloc+0x198>)
 800eace:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ead0:	f7fe fbec 	bl	800d2ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ead4:	69fb      	ldr	r3, [r7, #28]
 800ead6:	f003 0307 	and.w	r3, r3, #7
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d00b      	beq.n	800eaf6 <pvPortMalloc+0x17a>
	__asm volatile
 800eade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eae2:	f383 8811 	msr	BASEPRI, r3
 800eae6:	f3bf 8f6f 	isb	sy
 800eaea:	f3bf 8f4f 	dsb	sy
 800eaee:	60fb      	str	r3, [r7, #12]
}
 800eaf0:	bf00      	nop
 800eaf2:	bf00      	nop
 800eaf4:	e7fd      	b.n	800eaf2 <pvPortMalloc+0x176>
	return pvReturn;
 800eaf6:	69fb      	ldr	r3, [r7, #28]
}
 800eaf8:	4618      	mov	r0, r3
 800eafa:	3728      	adds	r7, #40	@ 0x28
 800eafc:	46bd      	mov	sp, r7
 800eafe:	bd80      	pop	{r7, pc}
 800eb00:	20002988 	.word	0x20002988
 800eb04:	2000299c 	.word	0x2000299c
 800eb08:	2000298c 	.word	0x2000298c
 800eb0c:	20002980 	.word	0x20002980
 800eb10:	20002990 	.word	0x20002990
 800eb14:	20002994 	.word	0x20002994

0800eb18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b086      	sub	sp, #24
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d04f      	beq.n	800ebca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800eb2a:	2308      	movs	r3, #8
 800eb2c:	425b      	negs	r3, r3
 800eb2e:	697a      	ldr	r2, [r7, #20]
 800eb30:	4413      	add	r3, r2
 800eb32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800eb34:	697b      	ldr	r3, [r7, #20]
 800eb36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800eb38:	693b      	ldr	r3, [r7, #16]
 800eb3a:	685a      	ldr	r2, [r3, #4]
 800eb3c:	4b25      	ldr	r3, [pc, #148]	@ (800ebd4 <vPortFree+0xbc>)
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	4013      	ands	r3, r2
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d10b      	bne.n	800eb5e <vPortFree+0x46>
	__asm volatile
 800eb46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb4a:	f383 8811 	msr	BASEPRI, r3
 800eb4e:	f3bf 8f6f 	isb	sy
 800eb52:	f3bf 8f4f 	dsb	sy
 800eb56:	60fb      	str	r3, [r7, #12]
}
 800eb58:	bf00      	nop
 800eb5a:	bf00      	nop
 800eb5c:	e7fd      	b.n	800eb5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800eb5e:	693b      	ldr	r3, [r7, #16]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d00b      	beq.n	800eb7e <vPortFree+0x66>
	__asm volatile
 800eb66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb6a:	f383 8811 	msr	BASEPRI, r3
 800eb6e:	f3bf 8f6f 	isb	sy
 800eb72:	f3bf 8f4f 	dsb	sy
 800eb76:	60bb      	str	r3, [r7, #8]
}
 800eb78:	bf00      	nop
 800eb7a:	bf00      	nop
 800eb7c:	e7fd      	b.n	800eb7a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800eb7e:	693b      	ldr	r3, [r7, #16]
 800eb80:	685a      	ldr	r2, [r3, #4]
 800eb82:	4b14      	ldr	r3, [pc, #80]	@ (800ebd4 <vPortFree+0xbc>)
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	4013      	ands	r3, r2
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d01e      	beq.n	800ebca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800eb8c:	693b      	ldr	r3, [r7, #16]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d11a      	bne.n	800ebca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800eb94:	693b      	ldr	r3, [r7, #16]
 800eb96:	685a      	ldr	r2, [r3, #4]
 800eb98:	4b0e      	ldr	r3, [pc, #56]	@ (800ebd4 <vPortFree+0xbc>)
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	43db      	mvns	r3, r3
 800eb9e:	401a      	ands	r2, r3
 800eba0:	693b      	ldr	r3, [r7, #16]
 800eba2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800eba4:	f7fe fb74 	bl	800d290 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800eba8:	693b      	ldr	r3, [r7, #16]
 800ebaa:	685a      	ldr	r2, [r3, #4]
 800ebac:	4b0a      	ldr	r3, [pc, #40]	@ (800ebd8 <vPortFree+0xc0>)
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	4413      	add	r3, r2
 800ebb2:	4a09      	ldr	r2, [pc, #36]	@ (800ebd8 <vPortFree+0xc0>)
 800ebb4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ebb6:	6938      	ldr	r0, [r7, #16]
 800ebb8:	f000 f874 	bl	800eca4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ebbc:	4b07      	ldr	r3, [pc, #28]	@ (800ebdc <vPortFree+0xc4>)
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	3301      	adds	r3, #1
 800ebc2:	4a06      	ldr	r2, [pc, #24]	@ (800ebdc <vPortFree+0xc4>)
 800ebc4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ebc6:	f7fe fb71 	bl	800d2ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ebca:	bf00      	nop
 800ebcc:	3718      	adds	r7, #24
 800ebce:	46bd      	mov	sp, r7
 800ebd0:	bd80      	pop	{r7, pc}
 800ebd2:	bf00      	nop
 800ebd4:	2000299c 	.word	0x2000299c
 800ebd8:	2000298c 	.word	0x2000298c
 800ebdc:	20002998 	.word	0x20002998

0800ebe0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ebe0:	b480      	push	{r7}
 800ebe2:	b085      	sub	sp, #20
 800ebe4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ebe6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800ebea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ebec:	4b27      	ldr	r3, [pc, #156]	@ (800ec8c <prvHeapInit+0xac>)
 800ebee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	f003 0307 	and.w	r3, r3, #7
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d00c      	beq.n	800ec14 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	3307      	adds	r3, #7
 800ebfe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	f023 0307 	bic.w	r3, r3, #7
 800ec06:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ec08:	68ba      	ldr	r2, [r7, #8]
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	1ad3      	subs	r3, r2, r3
 800ec0e:	4a1f      	ldr	r2, [pc, #124]	@ (800ec8c <prvHeapInit+0xac>)
 800ec10:	4413      	add	r3, r2
 800ec12:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ec18:	4a1d      	ldr	r2, [pc, #116]	@ (800ec90 <prvHeapInit+0xb0>)
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ec1e:	4b1c      	ldr	r3, [pc, #112]	@ (800ec90 <prvHeapInit+0xb0>)
 800ec20:	2200      	movs	r2, #0
 800ec22:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	68ba      	ldr	r2, [r7, #8]
 800ec28:	4413      	add	r3, r2
 800ec2a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ec2c:	2208      	movs	r2, #8
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	1a9b      	subs	r3, r3, r2
 800ec32:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	f023 0307 	bic.w	r3, r3, #7
 800ec3a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	4a15      	ldr	r2, [pc, #84]	@ (800ec94 <prvHeapInit+0xb4>)
 800ec40:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ec42:	4b14      	ldr	r3, [pc, #80]	@ (800ec94 <prvHeapInit+0xb4>)
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	2200      	movs	r2, #0
 800ec48:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ec4a:	4b12      	ldr	r3, [pc, #72]	@ (800ec94 <prvHeapInit+0xb4>)
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	2200      	movs	r2, #0
 800ec50:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ec56:	683b      	ldr	r3, [r7, #0]
 800ec58:	68fa      	ldr	r2, [r7, #12]
 800ec5a:	1ad2      	subs	r2, r2, r3
 800ec5c:	683b      	ldr	r3, [r7, #0]
 800ec5e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ec60:	4b0c      	ldr	r3, [pc, #48]	@ (800ec94 <prvHeapInit+0xb4>)
 800ec62:	681a      	ldr	r2, [r3, #0]
 800ec64:	683b      	ldr	r3, [r7, #0]
 800ec66:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	685b      	ldr	r3, [r3, #4]
 800ec6c:	4a0a      	ldr	r2, [pc, #40]	@ (800ec98 <prvHeapInit+0xb8>)
 800ec6e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ec70:	683b      	ldr	r3, [r7, #0]
 800ec72:	685b      	ldr	r3, [r3, #4]
 800ec74:	4a09      	ldr	r2, [pc, #36]	@ (800ec9c <prvHeapInit+0xbc>)
 800ec76:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ec78:	4b09      	ldr	r3, [pc, #36]	@ (800eca0 <prvHeapInit+0xc0>)
 800ec7a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ec7e:	601a      	str	r2, [r3, #0]
}
 800ec80:	bf00      	nop
 800ec82:	3714      	adds	r7, #20
 800ec84:	46bd      	mov	sp, r7
 800ec86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8a:	4770      	bx	lr
 800ec8c:	20001dc8 	.word	0x20001dc8
 800ec90:	20002980 	.word	0x20002980
 800ec94:	20002988 	.word	0x20002988
 800ec98:	20002990 	.word	0x20002990
 800ec9c:	2000298c 	.word	0x2000298c
 800eca0:	2000299c 	.word	0x2000299c

0800eca4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800eca4:	b480      	push	{r7}
 800eca6:	b085      	sub	sp, #20
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ecac:	4b28      	ldr	r3, [pc, #160]	@ (800ed50 <prvInsertBlockIntoFreeList+0xac>)
 800ecae:	60fb      	str	r3, [r7, #12]
 800ecb0:	e002      	b.n	800ecb8 <prvInsertBlockIntoFreeList+0x14>
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	60fb      	str	r3, [r7, #12]
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	687a      	ldr	r2, [r7, #4]
 800ecbe:	429a      	cmp	r2, r3
 800ecc0:	d8f7      	bhi.n	800ecb2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	685b      	ldr	r3, [r3, #4]
 800ecca:	68ba      	ldr	r2, [r7, #8]
 800eccc:	4413      	add	r3, r2
 800ecce:	687a      	ldr	r2, [r7, #4]
 800ecd0:	429a      	cmp	r2, r3
 800ecd2:	d108      	bne.n	800ece6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	685a      	ldr	r2, [r3, #4]
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	685b      	ldr	r3, [r3, #4]
 800ecdc:	441a      	add	r2, r3
 800ecde:	68fb      	ldr	r3, [r7, #12]
 800ece0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	685b      	ldr	r3, [r3, #4]
 800ecee:	68ba      	ldr	r2, [r7, #8]
 800ecf0:	441a      	add	r2, r3
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	429a      	cmp	r2, r3
 800ecf8:	d118      	bne.n	800ed2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	681a      	ldr	r2, [r3, #0]
 800ecfe:	4b15      	ldr	r3, [pc, #84]	@ (800ed54 <prvInsertBlockIntoFreeList+0xb0>)
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	429a      	cmp	r2, r3
 800ed04:	d00d      	beq.n	800ed22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	685a      	ldr	r2, [r3, #4]
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	685b      	ldr	r3, [r3, #4]
 800ed10:	441a      	add	r2, r3
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	681a      	ldr	r2, [r3, #0]
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	601a      	str	r2, [r3, #0]
 800ed20:	e008      	b.n	800ed34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ed22:	4b0c      	ldr	r3, [pc, #48]	@ (800ed54 <prvInsertBlockIntoFreeList+0xb0>)
 800ed24:	681a      	ldr	r2, [r3, #0]
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	601a      	str	r2, [r3, #0]
 800ed2a:	e003      	b.n	800ed34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	681a      	ldr	r2, [r3, #0]
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ed34:	68fa      	ldr	r2, [r7, #12]
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	429a      	cmp	r2, r3
 800ed3a:	d002      	beq.n	800ed42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	687a      	ldr	r2, [r7, #4]
 800ed40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ed42:	bf00      	nop
 800ed44:	3714      	adds	r7, #20
 800ed46:	46bd      	mov	sp, r7
 800ed48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed4c:	4770      	bx	lr
 800ed4e:	bf00      	nop
 800ed50:	20002980 	.word	0x20002980
 800ed54:	20002988 	.word	0x20002988

0800ed58 <rand>:
 800ed58:	4b16      	ldr	r3, [pc, #88]	@ (800edb4 <rand+0x5c>)
 800ed5a:	b510      	push	{r4, lr}
 800ed5c:	681c      	ldr	r4, [r3, #0]
 800ed5e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ed60:	b9b3      	cbnz	r3, 800ed90 <rand+0x38>
 800ed62:	2018      	movs	r0, #24
 800ed64:	f002 f81a 	bl	8010d9c <malloc>
 800ed68:	4602      	mov	r2, r0
 800ed6a:	6320      	str	r0, [r4, #48]	@ 0x30
 800ed6c:	b920      	cbnz	r0, 800ed78 <rand+0x20>
 800ed6e:	4b12      	ldr	r3, [pc, #72]	@ (800edb8 <rand+0x60>)
 800ed70:	4812      	ldr	r0, [pc, #72]	@ (800edbc <rand+0x64>)
 800ed72:	2152      	movs	r1, #82	@ 0x52
 800ed74:	f001 f952 	bl	801001c <__assert_func>
 800ed78:	4911      	ldr	r1, [pc, #68]	@ (800edc0 <rand+0x68>)
 800ed7a:	4b12      	ldr	r3, [pc, #72]	@ (800edc4 <rand+0x6c>)
 800ed7c:	e9c0 1300 	strd	r1, r3, [r0]
 800ed80:	4b11      	ldr	r3, [pc, #68]	@ (800edc8 <rand+0x70>)
 800ed82:	6083      	str	r3, [r0, #8]
 800ed84:	230b      	movs	r3, #11
 800ed86:	8183      	strh	r3, [r0, #12]
 800ed88:	2100      	movs	r1, #0
 800ed8a:	2001      	movs	r0, #1
 800ed8c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800ed90:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ed92:	480e      	ldr	r0, [pc, #56]	@ (800edcc <rand+0x74>)
 800ed94:	690b      	ldr	r3, [r1, #16]
 800ed96:	694c      	ldr	r4, [r1, #20]
 800ed98:	4a0d      	ldr	r2, [pc, #52]	@ (800edd0 <rand+0x78>)
 800ed9a:	4358      	muls	r0, r3
 800ed9c:	fb02 0004 	mla	r0, r2, r4, r0
 800eda0:	fba3 3202 	umull	r3, r2, r3, r2
 800eda4:	3301      	adds	r3, #1
 800eda6:	eb40 0002 	adc.w	r0, r0, r2
 800edaa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800edae:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800edb2:	bd10      	pop	{r4, pc}
 800edb4:	20000108 	.word	0x20000108
 800edb8:	08013d30 	.word	0x08013d30
 800edbc:	08013d47 	.word	0x08013d47
 800edc0:	abcd330e 	.word	0xabcd330e
 800edc4:	e66d1234 	.word	0xe66d1234
 800edc8:	0005deec 	.word	0x0005deec
 800edcc:	5851f42d 	.word	0x5851f42d
 800edd0:	4c957f2d 	.word	0x4c957f2d

0800edd4 <__cvt>:
 800edd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800edd8:	ec57 6b10 	vmov	r6, r7, d0
 800eddc:	2f00      	cmp	r7, #0
 800edde:	460c      	mov	r4, r1
 800ede0:	4619      	mov	r1, r3
 800ede2:	463b      	mov	r3, r7
 800ede4:	bfbb      	ittet	lt
 800ede6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800edea:	461f      	movlt	r7, r3
 800edec:	2300      	movge	r3, #0
 800edee:	232d      	movlt	r3, #45	@ 0x2d
 800edf0:	700b      	strb	r3, [r1, #0]
 800edf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800edf4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800edf8:	4691      	mov	r9, r2
 800edfa:	f023 0820 	bic.w	r8, r3, #32
 800edfe:	bfbc      	itt	lt
 800ee00:	4632      	movlt	r2, r6
 800ee02:	4616      	movlt	r6, r2
 800ee04:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ee08:	d005      	beq.n	800ee16 <__cvt+0x42>
 800ee0a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ee0e:	d100      	bne.n	800ee12 <__cvt+0x3e>
 800ee10:	3401      	adds	r4, #1
 800ee12:	2102      	movs	r1, #2
 800ee14:	e000      	b.n	800ee18 <__cvt+0x44>
 800ee16:	2103      	movs	r1, #3
 800ee18:	ab03      	add	r3, sp, #12
 800ee1a:	9301      	str	r3, [sp, #4]
 800ee1c:	ab02      	add	r3, sp, #8
 800ee1e:	9300      	str	r3, [sp, #0]
 800ee20:	ec47 6b10 	vmov	d0, r6, r7
 800ee24:	4653      	mov	r3, sl
 800ee26:	4622      	mov	r2, r4
 800ee28:	f001 f99e 	bl	8010168 <_dtoa_r>
 800ee2c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ee30:	4605      	mov	r5, r0
 800ee32:	d119      	bne.n	800ee68 <__cvt+0x94>
 800ee34:	f019 0f01 	tst.w	r9, #1
 800ee38:	d00e      	beq.n	800ee58 <__cvt+0x84>
 800ee3a:	eb00 0904 	add.w	r9, r0, r4
 800ee3e:	2200      	movs	r2, #0
 800ee40:	2300      	movs	r3, #0
 800ee42:	4630      	mov	r0, r6
 800ee44:	4639      	mov	r1, r7
 800ee46:	f7f1 fe3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee4a:	b108      	cbz	r0, 800ee50 <__cvt+0x7c>
 800ee4c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ee50:	2230      	movs	r2, #48	@ 0x30
 800ee52:	9b03      	ldr	r3, [sp, #12]
 800ee54:	454b      	cmp	r3, r9
 800ee56:	d31e      	bcc.n	800ee96 <__cvt+0xc2>
 800ee58:	9b03      	ldr	r3, [sp, #12]
 800ee5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ee5c:	1b5b      	subs	r3, r3, r5
 800ee5e:	4628      	mov	r0, r5
 800ee60:	6013      	str	r3, [r2, #0]
 800ee62:	b004      	add	sp, #16
 800ee64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ee6c:	eb00 0904 	add.w	r9, r0, r4
 800ee70:	d1e5      	bne.n	800ee3e <__cvt+0x6a>
 800ee72:	7803      	ldrb	r3, [r0, #0]
 800ee74:	2b30      	cmp	r3, #48	@ 0x30
 800ee76:	d10a      	bne.n	800ee8e <__cvt+0xba>
 800ee78:	2200      	movs	r2, #0
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	4630      	mov	r0, r6
 800ee7e:	4639      	mov	r1, r7
 800ee80:	f7f1 fe22 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee84:	b918      	cbnz	r0, 800ee8e <__cvt+0xba>
 800ee86:	f1c4 0401 	rsb	r4, r4, #1
 800ee8a:	f8ca 4000 	str.w	r4, [sl]
 800ee8e:	f8da 3000 	ldr.w	r3, [sl]
 800ee92:	4499      	add	r9, r3
 800ee94:	e7d3      	b.n	800ee3e <__cvt+0x6a>
 800ee96:	1c59      	adds	r1, r3, #1
 800ee98:	9103      	str	r1, [sp, #12]
 800ee9a:	701a      	strb	r2, [r3, #0]
 800ee9c:	e7d9      	b.n	800ee52 <__cvt+0x7e>

0800ee9e <__exponent>:
 800ee9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eea0:	2900      	cmp	r1, #0
 800eea2:	bfba      	itte	lt
 800eea4:	4249      	neglt	r1, r1
 800eea6:	232d      	movlt	r3, #45	@ 0x2d
 800eea8:	232b      	movge	r3, #43	@ 0x2b
 800eeaa:	2909      	cmp	r1, #9
 800eeac:	7002      	strb	r2, [r0, #0]
 800eeae:	7043      	strb	r3, [r0, #1]
 800eeb0:	dd29      	ble.n	800ef06 <__exponent+0x68>
 800eeb2:	f10d 0307 	add.w	r3, sp, #7
 800eeb6:	461d      	mov	r5, r3
 800eeb8:	270a      	movs	r7, #10
 800eeba:	461a      	mov	r2, r3
 800eebc:	fbb1 f6f7 	udiv	r6, r1, r7
 800eec0:	fb07 1416 	mls	r4, r7, r6, r1
 800eec4:	3430      	adds	r4, #48	@ 0x30
 800eec6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800eeca:	460c      	mov	r4, r1
 800eecc:	2c63      	cmp	r4, #99	@ 0x63
 800eece:	f103 33ff 	add.w	r3, r3, #4294967295
 800eed2:	4631      	mov	r1, r6
 800eed4:	dcf1      	bgt.n	800eeba <__exponent+0x1c>
 800eed6:	3130      	adds	r1, #48	@ 0x30
 800eed8:	1e94      	subs	r4, r2, #2
 800eeda:	f803 1c01 	strb.w	r1, [r3, #-1]
 800eede:	1c41      	adds	r1, r0, #1
 800eee0:	4623      	mov	r3, r4
 800eee2:	42ab      	cmp	r3, r5
 800eee4:	d30a      	bcc.n	800eefc <__exponent+0x5e>
 800eee6:	f10d 0309 	add.w	r3, sp, #9
 800eeea:	1a9b      	subs	r3, r3, r2
 800eeec:	42ac      	cmp	r4, r5
 800eeee:	bf88      	it	hi
 800eef0:	2300      	movhi	r3, #0
 800eef2:	3302      	adds	r3, #2
 800eef4:	4403      	add	r3, r0
 800eef6:	1a18      	subs	r0, r3, r0
 800eef8:	b003      	add	sp, #12
 800eefa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eefc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ef00:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ef04:	e7ed      	b.n	800eee2 <__exponent+0x44>
 800ef06:	2330      	movs	r3, #48	@ 0x30
 800ef08:	3130      	adds	r1, #48	@ 0x30
 800ef0a:	7083      	strb	r3, [r0, #2]
 800ef0c:	70c1      	strb	r1, [r0, #3]
 800ef0e:	1d03      	adds	r3, r0, #4
 800ef10:	e7f1      	b.n	800eef6 <__exponent+0x58>
	...

0800ef14 <_printf_float>:
 800ef14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef18:	b08d      	sub	sp, #52	@ 0x34
 800ef1a:	460c      	mov	r4, r1
 800ef1c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ef20:	4616      	mov	r6, r2
 800ef22:	461f      	mov	r7, r3
 800ef24:	4605      	mov	r5, r0
 800ef26:	f000 ffed 	bl	800ff04 <_localeconv_r>
 800ef2a:	6803      	ldr	r3, [r0, #0]
 800ef2c:	9304      	str	r3, [sp, #16]
 800ef2e:	4618      	mov	r0, r3
 800ef30:	f7f1 f99e 	bl	8000270 <strlen>
 800ef34:	2300      	movs	r3, #0
 800ef36:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef38:	f8d8 3000 	ldr.w	r3, [r8]
 800ef3c:	9005      	str	r0, [sp, #20]
 800ef3e:	3307      	adds	r3, #7
 800ef40:	f023 0307 	bic.w	r3, r3, #7
 800ef44:	f103 0208 	add.w	r2, r3, #8
 800ef48:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ef4c:	f8d4 b000 	ldr.w	fp, [r4]
 800ef50:	f8c8 2000 	str.w	r2, [r8]
 800ef54:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ef58:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ef5c:	9307      	str	r3, [sp, #28]
 800ef5e:	f8cd 8018 	str.w	r8, [sp, #24]
 800ef62:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ef66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef6a:	4b9c      	ldr	r3, [pc, #624]	@ (800f1dc <_printf_float+0x2c8>)
 800ef6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ef70:	f7f1 fddc 	bl	8000b2c <__aeabi_dcmpun>
 800ef74:	bb70      	cbnz	r0, 800efd4 <_printf_float+0xc0>
 800ef76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef7a:	4b98      	ldr	r3, [pc, #608]	@ (800f1dc <_printf_float+0x2c8>)
 800ef7c:	f04f 32ff 	mov.w	r2, #4294967295
 800ef80:	f7f1 fdb6 	bl	8000af0 <__aeabi_dcmple>
 800ef84:	bb30      	cbnz	r0, 800efd4 <_printf_float+0xc0>
 800ef86:	2200      	movs	r2, #0
 800ef88:	2300      	movs	r3, #0
 800ef8a:	4640      	mov	r0, r8
 800ef8c:	4649      	mov	r1, r9
 800ef8e:	f7f1 fda5 	bl	8000adc <__aeabi_dcmplt>
 800ef92:	b110      	cbz	r0, 800ef9a <_printf_float+0x86>
 800ef94:	232d      	movs	r3, #45	@ 0x2d
 800ef96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ef9a:	4a91      	ldr	r2, [pc, #580]	@ (800f1e0 <_printf_float+0x2cc>)
 800ef9c:	4b91      	ldr	r3, [pc, #580]	@ (800f1e4 <_printf_float+0x2d0>)
 800ef9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800efa2:	bf8c      	ite	hi
 800efa4:	4690      	movhi	r8, r2
 800efa6:	4698      	movls	r8, r3
 800efa8:	2303      	movs	r3, #3
 800efaa:	6123      	str	r3, [r4, #16]
 800efac:	f02b 0304 	bic.w	r3, fp, #4
 800efb0:	6023      	str	r3, [r4, #0]
 800efb2:	f04f 0900 	mov.w	r9, #0
 800efb6:	9700      	str	r7, [sp, #0]
 800efb8:	4633      	mov	r3, r6
 800efba:	aa0b      	add	r2, sp, #44	@ 0x2c
 800efbc:	4621      	mov	r1, r4
 800efbe:	4628      	mov	r0, r5
 800efc0:	f000 f9d2 	bl	800f368 <_printf_common>
 800efc4:	3001      	adds	r0, #1
 800efc6:	f040 808d 	bne.w	800f0e4 <_printf_float+0x1d0>
 800efca:	f04f 30ff 	mov.w	r0, #4294967295
 800efce:	b00d      	add	sp, #52	@ 0x34
 800efd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efd4:	4642      	mov	r2, r8
 800efd6:	464b      	mov	r3, r9
 800efd8:	4640      	mov	r0, r8
 800efda:	4649      	mov	r1, r9
 800efdc:	f7f1 fda6 	bl	8000b2c <__aeabi_dcmpun>
 800efe0:	b140      	cbz	r0, 800eff4 <_printf_float+0xe0>
 800efe2:	464b      	mov	r3, r9
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	bfbc      	itt	lt
 800efe8:	232d      	movlt	r3, #45	@ 0x2d
 800efea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800efee:	4a7e      	ldr	r2, [pc, #504]	@ (800f1e8 <_printf_float+0x2d4>)
 800eff0:	4b7e      	ldr	r3, [pc, #504]	@ (800f1ec <_printf_float+0x2d8>)
 800eff2:	e7d4      	b.n	800ef9e <_printf_float+0x8a>
 800eff4:	6863      	ldr	r3, [r4, #4]
 800eff6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800effa:	9206      	str	r2, [sp, #24]
 800effc:	1c5a      	adds	r2, r3, #1
 800effe:	d13b      	bne.n	800f078 <_printf_float+0x164>
 800f000:	2306      	movs	r3, #6
 800f002:	6063      	str	r3, [r4, #4]
 800f004:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f008:	2300      	movs	r3, #0
 800f00a:	6022      	str	r2, [r4, #0]
 800f00c:	9303      	str	r3, [sp, #12]
 800f00e:	ab0a      	add	r3, sp, #40	@ 0x28
 800f010:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f014:	ab09      	add	r3, sp, #36	@ 0x24
 800f016:	9300      	str	r3, [sp, #0]
 800f018:	6861      	ldr	r1, [r4, #4]
 800f01a:	ec49 8b10 	vmov	d0, r8, r9
 800f01e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f022:	4628      	mov	r0, r5
 800f024:	f7ff fed6 	bl	800edd4 <__cvt>
 800f028:	9b06      	ldr	r3, [sp, #24]
 800f02a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f02c:	2b47      	cmp	r3, #71	@ 0x47
 800f02e:	4680      	mov	r8, r0
 800f030:	d129      	bne.n	800f086 <_printf_float+0x172>
 800f032:	1cc8      	adds	r0, r1, #3
 800f034:	db02      	blt.n	800f03c <_printf_float+0x128>
 800f036:	6863      	ldr	r3, [r4, #4]
 800f038:	4299      	cmp	r1, r3
 800f03a:	dd41      	ble.n	800f0c0 <_printf_float+0x1ac>
 800f03c:	f1aa 0a02 	sub.w	sl, sl, #2
 800f040:	fa5f fa8a 	uxtb.w	sl, sl
 800f044:	3901      	subs	r1, #1
 800f046:	4652      	mov	r2, sl
 800f048:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f04c:	9109      	str	r1, [sp, #36]	@ 0x24
 800f04e:	f7ff ff26 	bl	800ee9e <__exponent>
 800f052:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f054:	1813      	adds	r3, r2, r0
 800f056:	2a01      	cmp	r2, #1
 800f058:	4681      	mov	r9, r0
 800f05a:	6123      	str	r3, [r4, #16]
 800f05c:	dc02      	bgt.n	800f064 <_printf_float+0x150>
 800f05e:	6822      	ldr	r2, [r4, #0]
 800f060:	07d2      	lsls	r2, r2, #31
 800f062:	d501      	bpl.n	800f068 <_printf_float+0x154>
 800f064:	3301      	adds	r3, #1
 800f066:	6123      	str	r3, [r4, #16]
 800f068:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d0a2      	beq.n	800efb6 <_printf_float+0xa2>
 800f070:	232d      	movs	r3, #45	@ 0x2d
 800f072:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f076:	e79e      	b.n	800efb6 <_printf_float+0xa2>
 800f078:	9a06      	ldr	r2, [sp, #24]
 800f07a:	2a47      	cmp	r2, #71	@ 0x47
 800f07c:	d1c2      	bne.n	800f004 <_printf_float+0xf0>
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d1c0      	bne.n	800f004 <_printf_float+0xf0>
 800f082:	2301      	movs	r3, #1
 800f084:	e7bd      	b.n	800f002 <_printf_float+0xee>
 800f086:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f08a:	d9db      	bls.n	800f044 <_printf_float+0x130>
 800f08c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f090:	d118      	bne.n	800f0c4 <_printf_float+0x1b0>
 800f092:	2900      	cmp	r1, #0
 800f094:	6863      	ldr	r3, [r4, #4]
 800f096:	dd0b      	ble.n	800f0b0 <_printf_float+0x19c>
 800f098:	6121      	str	r1, [r4, #16]
 800f09a:	b913      	cbnz	r3, 800f0a2 <_printf_float+0x18e>
 800f09c:	6822      	ldr	r2, [r4, #0]
 800f09e:	07d0      	lsls	r0, r2, #31
 800f0a0:	d502      	bpl.n	800f0a8 <_printf_float+0x194>
 800f0a2:	3301      	adds	r3, #1
 800f0a4:	440b      	add	r3, r1
 800f0a6:	6123      	str	r3, [r4, #16]
 800f0a8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f0aa:	f04f 0900 	mov.w	r9, #0
 800f0ae:	e7db      	b.n	800f068 <_printf_float+0x154>
 800f0b0:	b913      	cbnz	r3, 800f0b8 <_printf_float+0x1a4>
 800f0b2:	6822      	ldr	r2, [r4, #0]
 800f0b4:	07d2      	lsls	r2, r2, #31
 800f0b6:	d501      	bpl.n	800f0bc <_printf_float+0x1a8>
 800f0b8:	3302      	adds	r3, #2
 800f0ba:	e7f4      	b.n	800f0a6 <_printf_float+0x192>
 800f0bc:	2301      	movs	r3, #1
 800f0be:	e7f2      	b.n	800f0a6 <_printf_float+0x192>
 800f0c0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f0c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f0c6:	4299      	cmp	r1, r3
 800f0c8:	db05      	blt.n	800f0d6 <_printf_float+0x1c2>
 800f0ca:	6823      	ldr	r3, [r4, #0]
 800f0cc:	6121      	str	r1, [r4, #16]
 800f0ce:	07d8      	lsls	r0, r3, #31
 800f0d0:	d5ea      	bpl.n	800f0a8 <_printf_float+0x194>
 800f0d2:	1c4b      	adds	r3, r1, #1
 800f0d4:	e7e7      	b.n	800f0a6 <_printf_float+0x192>
 800f0d6:	2900      	cmp	r1, #0
 800f0d8:	bfd4      	ite	le
 800f0da:	f1c1 0202 	rsble	r2, r1, #2
 800f0de:	2201      	movgt	r2, #1
 800f0e0:	4413      	add	r3, r2
 800f0e2:	e7e0      	b.n	800f0a6 <_printf_float+0x192>
 800f0e4:	6823      	ldr	r3, [r4, #0]
 800f0e6:	055a      	lsls	r2, r3, #21
 800f0e8:	d407      	bmi.n	800f0fa <_printf_float+0x1e6>
 800f0ea:	6923      	ldr	r3, [r4, #16]
 800f0ec:	4642      	mov	r2, r8
 800f0ee:	4631      	mov	r1, r6
 800f0f0:	4628      	mov	r0, r5
 800f0f2:	47b8      	blx	r7
 800f0f4:	3001      	adds	r0, #1
 800f0f6:	d12b      	bne.n	800f150 <_printf_float+0x23c>
 800f0f8:	e767      	b.n	800efca <_printf_float+0xb6>
 800f0fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f0fe:	f240 80dd 	bls.w	800f2bc <_printf_float+0x3a8>
 800f102:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f106:	2200      	movs	r2, #0
 800f108:	2300      	movs	r3, #0
 800f10a:	f7f1 fcdd 	bl	8000ac8 <__aeabi_dcmpeq>
 800f10e:	2800      	cmp	r0, #0
 800f110:	d033      	beq.n	800f17a <_printf_float+0x266>
 800f112:	4a37      	ldr	r2, [pc, #220]	@ (800f1f0 <_printf_float+0x2dc>)
 800f114:	2301      	movs	r3, #1
 800f116:	4631      	mov	r1, r6
 800f118:	4628      	mov	r0, r5
 800f11a:	47b8      	blx	r7
 800f11c:	3001      	adds	r0, #1
 800f11e:	f43f af54 	beq.w	800efca <_printf_float+0xb6>
 800f122:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f126:	4543      	cmp	r3, r8
 800f128:	db02      	blt.n	800f130 <_printf_float+0x21c>
 800f12a:	6823      	ldr	r3, [r4, #0]
 800f12c:	07d8      	lsls	r0, r3, #31
 800f12e:	d50f      	bpl.n	800f150 <_printf_float+0x23c>
 800f130:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f134:	4631      	mov	r1, r6
 800f136:	4628      	mov	r0, r5
 800f138:	47b8      	blx	r7
 800f13a:	3001      	adds	r0, #1
 800f13c:	f43f af45 	beq.w	800efca <_printf_float+0xb6>
 800f140:	f04f 0900 	mov.w	r9, #0
 800f144:	f108 38ff 	add.w	r8, r8, #4294967295
 800f148:	f104 0a1a 	add.w	sl, r4, #26
 800f14c:	45c8      	cmp	r8, r9
 800f14e:	dc09      	bgt.n	800f164 <_printf_float+0x250>
 800f150:	6823      	ldr	r3, [r4, #0]
 800f152:	079b      	lsls	r3, r3, #30
 800f154:	f100 8103 	bmi.w	800f35e <_printf_float+0x44a>
 800f158:	68e0      	ldr	r0, [r4, #12]
 800f15a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f15c:	4298      	cmp	r0, r3
 800f15e:	bfb8      	it	lt
 800f160:	4618      	movlt	r0, r3
 800f162:	e734      	b.n	800efce <_printf_float+0xba>
 800f164:	2301      	movs	r3, #1
 800f166:	4652      	mov	r2, sl
 800f168:	4631      	mov	r1, r6
 800f16a:	4628      	mov	r0, r5
 800f16c:	47b8      	blx	r7
 800f16e:	3001      	adds	r0, #1
 800f170:	f43f af2b 	beq.w	800efca <_printf_float+0xb6>
 800f174:	f109 0901 	add.w	r9, r9, #1
 800f178:	e7e8      	b.n	800f14c <_printf_float+0x238>
 800f17a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	dc39      	bgt.n	800f1f4 <_printf_float+0x2e0>
 800f180:	4a1b      	ldr	r2, [pc, #108]	@ (800f1f0 <_printf_float+0x2dc>)
 800f182:	2301      	movs	r3, #1
 800f184:	4631      	mov	r1, r6
 800f186:	4628      	mov	r0, r5
 800f188:	47b8      	blx	r7
 800f18a:	3001      	adds	r0, #1
 800f18c:	f43f af1d 	beq.w	800efca <_printf_float+0xb6>
 800f190:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f194:	ea59 0303 	orrs.w	r3, r9, r3
 800f198:	d102      	bne.n	800f1a0 <_printf_float+0x28c>
 800f19a:	6823      	ldr	r3, [r4, #0]
 800f19c:	07d9      	lsls	r1, r3, #31
 800f19e:	d5d7      	bpl.n	800f150 <_printf_float+0x23c>
 800f1a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f1a4:	4631      	mov	r1, r6
 800f1a6:	4628      	mov	r0, r5
 800f1a8:	47b8      	blx	r7
 800f1aa:	3001      	adds	r0, #1
 800f1ac:	f43f af0d 	beq.w	800efca <_printf_float+0xb6>
 800f1b0:	f04f 0a00 	mov.w	sl, #0
 800f1b4:	f104 0b1a 	add.w	fp, r4, #26
 800f1b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1ba:	425b      	negs	r3, r3
 800f1bc:	4553      	cmp	r3, sl
 800f1be:	dc01      	bgt.n	800f1c4 <_printf_float+0x2b0>
 800f1c0:	464b      	mov	r3, r9
 800f1c2:	e793      	b.n	800f0ec <_printf_float+0x1d8>
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	465a      	mov	r2, fp
 800f1c8:	4631      	mov	r1, r6
 800f1ca:	4628      	mov	r0, r5
 800f1cc:	47b8      	blx	r7
 800f1ce:	3001      	adds	r0, #1
 800f1d0:	f43f aefb 	beq.w	800efca <_printf_float+0xb6>
 800f1d4:	f10a 0a01 	add.w	sl, sl, #1
 800f1d8:	e7ee      	b.n	800f1b8 <_printf_float+0x2a4>
 800f1da:	bf00      	nop
 800f1dc:	7fefffff 	.word	0x7fefffff
 800f1e0:	08013da3 	.word	0x08013da3
 800f1e4:	08013d9f 	.word	0x08013d9f
 800f1e8:	08013dab 	.word	0x08013dab
 800f1ec:	08013da7 	.word	0x08013da7
 800f1f0:	08013daf 	.word	0x08013daf
 800f1f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f1f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f1fa:	4553      	cmp	r3, sl
 800f1fc:	bfa8      	it	ge
 800f1fe:	4653      	movge	r3, sl
 800f200:	2b00      	cmp	r3, #0
 800f202:	4699      	mov	r9, r3
 800f204:	dc36      	bgt.n	800f274 <_printf_float+0x360>
 800f206:	f04f 0b00 	mov.w	fp, #0
 800f20a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f20e:	f104 021a 	add.w	r2, r4, #26
 800f212:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f214:	9306      	str	r3, [sp, #24]
 800f216:	eba3 0309 	sub.w	r3, r3, r9
 800f21a:	455b      	cmp	r3, fp
 800f21c:	dc31      	bgt.n	800f282 <_printf_float+0x36e>
 800f21e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f220:	459a      	cmp	sl, r3
 800f222:	dc3a      	bgt.n	800f29a <_printf_float+0x386>
 800f224:	6823      	ldr	r3, [r4, #0]
 800f226:	07da      	lsls	r2, r3, #31
 800f228:	d437      	bmi.n	800f29a <_printf_float+0x386>
 800f22a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f22c:	ebaa 0903 	sub.w	r9, sl, r3
 800f230:	9b06      	ldr	r3, [sp, #24]
 800f232:	ebaa 0303 	sub.w	r3, sl, r3
 800f236:	4599      	cmp	r9, r3
 800f238:	bfa8      	it	ge
 800f23a:	4699      	movge	r9, r3
 800f23c:	f1b9 0f00 	cmp.w	r9, #0
 800f240:	dc33      	bgt.n	800f2aa <_printf_float+0x396>
 800f242:	f04f 0800 	mov.w	r8, #0
 800f246:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f24a:	f104 0b1a 	add.w	fp, r4, #26
 800f24e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f250:	ebaa 0303 	sub.w	r3, sl, r3
 800f254:	eba3 0309 	sub.w	r3, r3, r9
 800f258:	4543      	cmp	r3, r8
 800f25a:	f77f af79 	ble.w	800f150 <_printf_float+0x23c>
 800f25e:	2301      	movs	r3, #1
 800f260:	465a      	mov	r2, fp
 800f262:	4631      	mov	r1, r6
 800f264:	4628      	mov	r0, r5
 800f266:	47b8      	blx	r7
 800f268:	3001      	adds	r0, #1
 800f26a:	f43f aeae 	beq.w	800efca <_printf_float+0xb6>
 800f26e:	f108 0801 	add.w	r8, r8, #1
 800f272:	e7ec      	b.n	800f24e <_printf_float+0x33a>
 800f274:	4642      	mov	r2, r8
 800f276:	4631      	mov	r1, r6
 800f278:	4628      	mov	r0, r5
 800f27a:	47b8      	blx	r7
 800f27c:	3001      	adds	r0, #1
 800f27e:	d1c2      	bne.n	800f206 <_printf_float+0x2f2>
 800f280:	e6a3      	b.n	800efca <_printf_float+0xb6>
 800f282:	2301      	movs	r3, #1
 800f284:	4631      	mov	r1, r6
 800f286:	4628      	mov	r0, r5
 800f288:	9206      	str	r2, [sp, #24]
 800f28a:	47b8      	blx	r7
 800f28c:	3001      	adds	r0, #1
 800f28e:	f43f ae9c 	beq.w	800efca <_printf_float+0xb6>
 800f292:	9a06      	ldr	r2, [sp, #24]
 800f294:	f10b 0b01 	add.w	fp, fp, #1
 800f298:	e7bb      	b.n	800f212 <_printf_float+0x2fe>
 800f29a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f29e:	4631      	mov	r1, r6
 800f2a0:	4628      	mov	r0, r5
 800f2a2:	47b8      	blx	r7
 800f2a4:	3001      	adds	r0, #1
 800f2a6:	d1c0      	bne.n	800f22a <_printf_float+0x316>
 800f2a8:	e68f      	b.n	800efca <_printf_float+0xb6>
 800f2aa:	9a06      	ldr	r2, [sp, #24]
 800f2ac:	464b      	mov	r3, r9
 800f2ae:	4442      	add	r2, r8
 800f2b0:	4631      	mov	r1, r6
 800f2b2:	4628      	mov	r0, r5
 800f2b4:	47b8      	blx	r7
 800f2b6:	3001      	adds	r0, #1
 800f2b8:	d1c3      	bne.n	800f242 <_printf_float+0x32e>
 800f2ba:	e686      	b.n	800efca <_printf_float+0xb6>
 800f2bc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f2c0:	f1ba 0f01 	cmp.w	sl, #1
 800f2c4:	dc01      	bgt.n	800f2ca <_printf_float+0x3b6>
 800f2c6:	07db      	lsls	r3, r3, #31
 800f2c8:	d536      	bpl.n	800f338 <_printf_float+0x424>
 800f2ca:	2301      	movs	r3, #1
 800f2cc:	4642      	mov	r2, r8
 800f2ce:	4631      	mov	r1, r6
 800f2d0:	4628      	mov	r0, r5
 800f2d2:	47b8      	blx	r7
 800f2d4:	3001      	adds	r0, #1
 800f2d6:	f43f ae78 	beq.w	800efca <_printf_float+0xb6>
 800f2da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f2de:	4631      	mov	r1, r6
 800f2e0:	4628      	mov	r0, r5
 800f2e2:	47b8      	blx	r7
 800f2e4:	3001      	adds	r0, #1
 800f2e6:	f43f ae70 	beq.w	800efca <_printf_float+0xb6>
 800f2ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f2ee:	2200      	movs	r2, #0
 800f2f0:	2300      	movs	r3, #0
 800f2f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f2f6:	f7f1 fbe7 	bl	8000ac8 <__aeabi_dcmpeq>
 800f2fa:	b9c0      	cbnz	r0, 800f32e <_printf_float+0x41a>
 800f2fc:	4653      	mov	r3, sl
 800f2fe:	f108 0201 	add.w	r2, r8, #1
 800f302:	4631      	mov	r1, r6
 800f304:	4628      	mov	r0, r5
 800f306:	47b8      	blx	r7
 800f308:	3001      	adds	r0, #1
 800f30a:	d10c      	bne.n	800f326 <_printf_float+0x412>
 800f30c:	e65d      	b.n	800efca <_printf_float+0xb6>
 800f30e:	2301      	movs	r3, #1
 800f310:	465a      	mov	r2, fp
 800f312:	4631      	mov	r1, r6
 800f314:	4628      	mov	r0, r5
 800f316:	47b8      	blx	r7
 800f318:	3001      	adds	r0, #1
 800f31a:	f43f ae56 	beq.w	800efca <_printf_float+0xb6>
 800f31e:	f108 0801 	add.w	r8, r8, #1
 800f322:	45d0      	cmp	r8, sl
 800f324:	dbf3      	blt.n	800f30e <_printf_float+0x3fa>
 800f326:	464b      	mov	r3, r9
 800f328:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f32c:	e6df      	b.n	800f0ee <_printf_float+0x1da>
 800f32e:	f04f 0800 	mov.w	r8, #0
 800f332:	f104 0b1a 	add.w	fp, r4, #26
 800f336:	e7f4      	b.n	800f322 <_printf_float+0x40e>
 800f338:	2301      	movs	r3, #1
 800f33a:	4642      	mov	r2, r8
 800f33c:	e7e1      	b.n	800f302 <_printf_float+0x3ee>
 800f33e:	2301      	movs	r3, #1
 800f340:	464a      	mov	r2, r9
 800f342:	4631      	mov	r1, r6
 800f344:	4628      	mov	r0, r5
 800f346:	47b8      	blx	r7
 800f348:	3001      	adds	r0, #1
 800f34a:	f43f ae3e 	beq.w	800efca <_printf_float+0xb6>
 800f34e:	f108 0801 	add.w	r8, r8, #1
 800f352:	68e3      	ldr	r3, [r4, #12]
 800f354:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f356:	1a5b      	subs	r3, r3, r1
 800f358:	4543      	cmp	r3, r8
 800f35a:	dcf0      	bgt.n	800f33e <_printf_float+0x42a>
 800f35c:	e6fc      	b.n	800f158 <_printf_float+0x244>
 800f35e:	f04f 0800 	mov.w	r8, #0
 800f362:	f104 0919 	add.w	r9, r4, #25
 800f366:	e7f4      	b.n	800f352 <_printf_float+0x43e>

0800f368 <_printf_common>:
 800f368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f36c:	4616      	mov	r6, r2
 800f36e:	4698      	mov	r8, r3
 800f370:	688a      	ldr	r2, [r1, #8]
 800f372:	690b      	ldr	r3, [r1, #16]
 800f374:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f378:	4293      	cmp	r3, r2
 800f37a:	bfb8      	it	lt
 800f37c:	4613      	movlt	r3, r2
 800f37e:	6033      	str	r3, [r6, #0]
 800f380:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f384:	4607      	mov	r7, r0
 800f386:	460c      	mov	r4, r1
 800f388:	b10a      	cbz	r2, 800f38e <_printf_common+0x26>
 800f38a:	3301      	adds	r3, #1
 800f38c:	6033      	str	r3, [r6, #0]
 800f38e:	6823      	ldr	r3, [r4, #0]
 800f390:	0699      	lsls	r1, r3, #26
 800f392:	bf42      	ittt	mi
 800f394:	6833      	ldrmi	r3, [r6, #0]
 800f396:	3302      	addmi	r3, #2
 800f398:	6033      	strmi	r3, [r6, #0]
 800f39a:	6825      	ldr	r5, [r4, #0]
 800f39c:	f015 0506 	ands.w	r5, r5, #6
 800f3a0:	d106      	bne.n	800f3b0 <_printf_common+0x48>
 800f3a2:	f104 0a19 	add.w	sl, r4, #25
 800f3a6:	68e3      	ldr	r3, [r4, #12]
 800f3a8:	6832      	ldr	r2, [r6, #0]
 800f3aa:	1a9b      	subs	r3, r3, r2
 800f3ac:	42ab      	cmp	r3, r5
 800f3ae:	dc26      	bgt.n	800f3fe <_printf_common+0x96>
 800f3b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f3b4:	6822      	ldr	r2, [r4, #0]
 800f3b6:	3b00      	subs	r3, #0
 800f3b8:	bf18      	it	ne
 800f3ba:	2301      	movne	r3, #1
 800f3bc:	0692      	lsls	r2, r2, #26
 800f3be:	d42b      	bmi.n	800f418 <_printf_common+0xb0>
 800f3c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f3c4:	4641      	mov	r1, r8
 800f3c6:	4638      	mov	r0, r7
 800f3c8:	47c8      	blx	r9
 800f3ca:	3001      	adds	r0, #1
 800f3cc:	d01e      	beq.n	800f40c <_printf_common+0xa4>
 800f3ce:	6823      	ldr	r3, [r4, #0]
 800f3d0:	6922      	ldr	r2, [r4, #16]
 800f3d2:	f003 0306 	and.w	r3, r3, #6
 800f3d6:	2b04      	cmp	r3, #4
 800f3d8:	bf02      	ittt	eq
 800f3da:	68e5      	ldreq	r5, [r4, #12]
 800f3dc:	6833      	ldreq	r3, [r6, #0]
 800f3de:	1aed      	subeq	r5, r5, r3
 800f3e0:	68a3      	ldr	r3, [r4, #8]
 800f3e2:	bf0c      	ite	eq
 800f3e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f3e8:	2500      	movne	r5, #0
 800f3ea:	4293      	cmp	r3, r2
 800f3ec:	bfc4      	itt	gt
 800f3ee:	1a9b      	subgt	r3, r3, r2
 800f3f0:	18ed      	addgt	r5, r5, r3
 800f3f2:	2600      	movs	r6, #0
 800f3f4:	341a      	adds	r4, #26
 800f3f6:	42b5      	cmp	r5, r6
 800f3f8:	d11a      	bne.n	800f430 <_printf_common+0xc8>
 800f3fa:	2000      	movs	r0, #0
 800f3fc:	e008      	b.n	800f410 <_printf_common+0xa8>
 800f3fe:	2301      	movs	r3, #1
 800f400:	4652      	mov	r2, sl
 800f402:	4641      	mov	r1, r8
 800f404:	4638      	mov	r0, r7
 800f406:	47c8      	blx	r9
 800f408:	3001      	adds	r0, #1
 800f40a:	d103      	bne.n	800f414 <_printf_common+0xac>
 800f40c:	f04f 30ff 	mov.w	r0, #4294967295
 800f410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f414:	3501      	adds	r5, #1
 800f416:	e7c6      	b.n	800f3a6 <_printf_common+0x3e>
 800f418:	18e1      	adds	r1, r4, r3
 800f41a:	1c5a      	adds	r2, r3, #1
 800f41c:	2030      	movs	r0, #48	@ 0x30
 800f41e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f422:	4422      	add	r2, r4
 800f424:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f428:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f42c:	3302      	adds	r3, #2
 800f42e:	e7c7      	b.n	800f3c0 <_printf_common+0x58>
 800f430:	2301      	movs	r3, #1
 800f432:	4622      	mov	r2, r4
 800f434:	4641      	mov	r1, r8
 800f436:	4638      	mov	r0, r7
 800f438:	47c8      	blx	r9
 800f43a:	3001      	adds	r0, #1
 800f43c:	d0e6      	beq.n	800f40c <_printf_common+0xa4>
 800f43e:	3601      	adds	r6, #1
 800f440:	e7d9      	b.n	800f3f6 <_printf_common+0x8e>
	...

0800f444 <_printf_i>:
 800f444:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f448:	7e0f      	ldrb	r7, [r1, #24]
 800f44a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f44c:	2f78      	cmp	r7, #120	@ 0x78
 800f44e:	4691      	mov	r9, r2
 800f450:	4680      	mov	r8, r0
 800f452:	460c      	mov	r4, r1
 800f454:	469a      	mov	sl, r3
 800f456:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f45a:	d807      	bhi.n	800f46c <_printf_i+0x28>
 800f45c:	2f62      	cmp	r7, #98	@ 0x62
 800f45e:	d80a      	bhi.n	800f476 <_printf_i+0x32>
 800f460:	2f00      	cmp	r7, #0
 800f462:	f000 80d1 	beq.w	800f608 <_printf_i+0x1c4>
 800f466:	2f58      	cmp	r7, #88	@ 0x58
 800f468:	f000 80b8 	beq.w	800f5dc <_printf_i+0x198>
 800f46c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f470:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f474:	e03a      	b.n	800f4ec <_printf_i+0xa8>
 800f476:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f47a:	2b15      	cmp	r3, #21
 800f47c:	d8f6      	bhi.n	800f46c <_printf_i+0x28>
 800f47e:	a101      	add	r1, pc, #4	@ (adr r1, 800f484 <_printf_i+0x40>)
 800f480:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f484:	0800f4dd 	.word	0x0800f4dd
 800f488:	0800f4f1 	.word	0x0800f4f1
 800f48c:	0800f46d 	.word	0x0800f46d
 800f490:	0800f46d 	.word	0x0800f46d
 800f494:	0800f46d 	.word	0x0800f46d
 800f498:	0800f46d 	.word	0x0800f46d
 800f49c:	0800f4f1 	.word	0x0800f4f1
 800f4a0:	0800f46d 	.word	0x0800f46d
 800f4a4:	0800f46d 	.word	0x0800f46d
 800f4a8:	0800f46d 	.word	0x0800f46d
 800f4ac:	0800f46d 	.word	0x0800f46d
 800f4b0:	0800f5ef 	.word	0x0800f5ef
 800f4b4:	0800f51b 	.word	0x0800f51b
 800f4b8:	0800f5a9 	.word	0x0800f5a9
 800f4bc:	0800f46d 	.word	0x0800f46d
 800f4c0:	0800f46d 	.word	0x0800f46d
 800f4c4:	0800f611 	.word	0x0800f611
 800f4c8:	0800f46d 	.word	0x0800f46d
 800f4cc:	0800f51b 	.word	0x0800f51b
 800f4d0:	0800f46d 	.word	0x0800f46d
 800f4d4:	0800f46d 	.word	0x0800f46d
 800f4d8:	0800f5b1 	.word	0x0800f5b1
 800f4dc:	6833      	ldr	r3, [r6, #0]
 800f4de:	1d1a      	adds	r2, r3, #4
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	6032      	str	r2, [r6, #0]
 800f4e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f4e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f4ec:	2301      	movs	r3, #1
 800f4ee:	e09c      	b.n	800f62a <_printf_i+0x1e6>
 800f4f0:	6833      	ldr	r3, [r6, #0]
 800f4f2:	6820      	ldr	r0, [r4, #0]
 800f4f4:	1d19      	adds	r1, r3, #4
 800f4f6:	6031      	str	r1, [r6, #0]
 800f4f8:	0606      	lsls	r6, r0, #24
 800f4fa:	d501      	bpl.n	800f500 <_printf_i+0xbc>
 800f4fc:	681d      	ldr	r5, [r3, #0]
 800f4fe:	e003      	b.n	800f508 <_printf_i+0xc4>
 800f500:	0645      	lsls	r5, r0, #25
 800f502:	d5fb      	bpl.n	800f4fc <_printf_i+0xb8>
 800f504:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f508:	2d00      	cmp	r5, #0
 800f50a:	da03      	bge.n	800f514 <_printf_i+0xd0>
 800f50c:	232d      	movs	r3, #45	@ 0x2d
 800f50e:	426d      	negs	r5, r5
 800f510:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f514:	4858      	ldr	r0, [pc, #352]	@ (800f678 <_printf_i+0x234>)
 800f516:	230a      	movs	r3, #10
 800f518:	e011      	b.n	800f53e <_printf_i+0xfa>
 800f51a:	6821      	ldr	r1, [r4, #0]
 800f51c:	6833      	ldr	r3, [r6, #0]
 800f51e:	0608      	lsls	r0, r1, #24
 800f520:	f853 5b04 	ldr.w	r5, [r3], #4
 800f524:	d402      	bmi.n	800f52c <_printf_i+0xe8>
 800f526:	0649      	lsls	r1, r1, #25
 800f528:	bf48      	it	mi
 800f52a:	b2ad      	uxthmi	r5, r5
 800f52c:	2f6f      	cmp	r7, #111	@ 0x6f
 800f52e:	4852      	ldr	r0, [pc, #328]	@ (800f678 <_printf_i+0x234>)
 800f530:	6033      	str	r3, [r6, #0]
 800f532:	bf14      	ite	ne
 800f534:	230a      	movne	r3, #10
 800f536:	2308      	moveq	r3, #8
 800f538:	2100      	movs	r1, #0
 800f53a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f53e:	6866      	ldr	r6, [r4, #4]
 800f540:	60a6      	str	r6, [r4, #8]
 800f542:	2e00      	cmp	r6, #0
 800f544:	db05      	blt.n	800f552 <_printf_i+0x10e>
 800f546:	6821      	ldr	r1, [r4, #0]
 800f548:	432e      	orrs	r6, r5
 800f54a:	f021 0104 	bic.w	r1, r1, #4
 800f54e:	6021      	str	r1, [r4, #0]
 800f550:	d04b      	beq.n	800f5ea <_printf_i+0x1a6>
 800f552:	4616      	mov	r6, r2
 800f554:	fbb5 f1f3 	udiv	r1, r5, r3
 800f558:	fb03 5711 	mls	r7, r3, r1, r5
 800f55c:	5dc7      	ldrb	r7, [r0, r7]
 800f55e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f562:	462f      	mov	r7, r5
 800f564:	42bb      	cmp	r3, r7
 800f566:	460d      	mov	r5, r1
 800f568:	d9f4      	bls.n	800f554 <_printf_i+0x110>
 800f56a:	2b08      	cmp	r3, #8
 800f56c:	d10b      	bne.n	800f586 <_printf_i+0x142>
 800f56e:	6823      	ldr	r3, [r4, #0]
 800f570:	07df      	lsls	r7, r3, #31
 800f572:	d508      	bpl.n	800f586 <_printf_i+0x142>
 800f574:	6923      	ldr	r3, [r4, #16]
 800f576:	6861      	ldr	r1, [r4, #4]
 800f578:	4299      	cmp	r1, r3
 800f57a:	bfde      	ittt	le
 800f57c:	2330      	movle	r3, #48	@ 0x30
 800f57e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f582:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f586:	1b92      	subs	r2, r2, r6
 800f588:	6122      	str	r2, [r4, #16]
 800f58a:	f8cd a000 	str.w	sl, [sp]
 800f58e:	464b      	mov	r3, r9
 800f590:	aa03      	add	r2, sp, #12
 800f592:	4621      	mov	r1, r4
 800f594:	4640      	mov	r0, r8
 800f596:	f7ff fee7 	bl	800f368 <_printf_common>
 800f59a:	3001      	adds	r0, #1
 800f59c:	d14a      	bne.n	800f634 <_printf_i+0x1f0>
 800f59e:	f04f 30ff 	mov.w	r0, #4294967295
 800f5a2:	b004      	add	sp, #16
 800f5a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5a8:	6823      	ldr	r3, [r4, #0]
 800f5aa:	f043 0320 	orr.w	r3, r3, #32
 800f5ae:	6023      	str	r3, [r4, #0]
 800f5b0:	4832      	ldr	r0, [pc, #200]	@ (800f67c <_printf_i+0x238>)
 800f5b2:	2778      	movs	r7, #120	@ 0x78
 800f5b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f5b8:	6823      	ldr	r3, [r4, #0]
 800f5ba:	6831      	ldr	r1, [r6, #0]
 800f5bc:	061f      	lsls	r7, r3, #24
 800f5be:	f851 5b04 	ldr.w	r5, [r1], #4
 800f5c2:	d402      	bmi.n	800f5ca <_printf_i+0x186>
 800f5c4:	065f      	lsls	r7, r3, #25
 800f5c6:	bf48      	it	mi
 800f5c8:	b2ad      	uxthmi	r5, r5
 800f5ca:	6031      	str	r1, [r6, #0]
 800f5cc:	07d9      	lsls	r1, r3, #31
 800f5ce:	bf44      	itt	mi
 800f5d0:	f043 0320 	orrmi.w	r3, r3, #32
 800f5d4:	6023      	strmi	r3, [r4, #0]
 800f5d6:	b11d      	cbz	r5, 800f5e0 <_printf_i+0x19c>
 800f5d8:	2310      	movs	r3, #16
 800f5da:	e7ad      	b.n	800f538 <_printf_i+0xf4>
 800f5dc:	4826      	ldr	r0, [pc, #152]	@ (800f678 <_printf_i+0x234>)
 800f5de:	e7e9      	b.n	800f5b4 <_printf_i+0x170>
 800f5e0:	6823      	ldr	r3, [r4, #0]
 800f5e2:	f023 0320 	bic.w	r3, r3, #32
 800f5e6:	6023      	str	r3, [r4, #0]
 800f5e8:	e7f6      	b.n	800f5d8 <_printf_i+0x194>
 800f5ea:	4616      	mov	r6, r2
 800f5ec:	e7bd      	b.n	800f56a <_printf_i+0x126>
 800f5ee:	6833      	ldr	r3, [r6, #0]
 800f5f0:	6825      	ldr	r5, [r4, #0]
 800f5f2:	6961      	ldr	r1, [r4, #20]
 800f5f4:	1d18      	adds	r0, r3, #4
 800f5f6:	6030      	str	r0, [r6, #0]
 800f5f8:	062e      	lsls	r6, r5, #24
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	d501      	bpl.n	800f602 <_printf_i+0x1be>
 800f5fe:	6019      	str	r1, [r3, #0]
 800f600:	e002      	b.n	800f608 <_printf_i+0x1c4>
 800f602:	0668      	lsls	r0, r5, #25
 800f604:	d5fb      	bpl.n	800f5fe <_printf_i+0x1ba>
 800f606:	8019      	strh	r1, [r3, #0]
 800f608:	2300      	movs	r3, #0
 800f60a:	6123      	str	r3, [r4, #16]
 800f60c:	4616      	mov	r6, r2
 800f60e:	e7bc      	b.n	800f58a <_printf_i+0x146>
 800f610:	6833      	ldr	r3, [r6, #0]
 800f612:	1d1a      	adds	r2, r3, #4
 800f614:	6032      	str	r2, [r6, #0]
 800f616:	681e      	ldr	r6, [r3, #0]
 800f618:	6862      	ldr	r2, [r4, #4]
 800f61a:	2100      	movs	r1, #0
 800f61c:	4630      	mov	r0, r6
 800f61e:	f7f0 fdd7 	bl	80001d0 <memchr>
 800f622:	b108      	cbz	r0, 800f628 <_printf_i+0x1e4>
 800f624:	1b80      	subs	r0, r0, r6
 800f626:	6060      	str	r0, [r4, #4]
 800f628:	6863      	ldr	r3, [r4, #4]
 800f62a:	6123      	str	r3, [r4, #16]
 800f62c:	2300      	movs	r3, #0
 800f62e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f632:	e7aa      	b.n	800f58a <_printf_i+0x146>
 800f634:	6923      	ldr	r3, [r4, #16]
 800f636:	4632      	mov	r2, r6
 800f638:	4649      	mov	r1, r9
 800f63a:	4640      	mov	r0, r8
 800f63c:	47d0      	blx	sl
 800f63e:	3001      	adds	r0, #1
 800f640:	d0ad      	beq.n	800f59e <_printf_i+0x15a>
 800f642:	6823      	ldr	r3, [r4, #0]
 800f644:	079b      	lsls	r3, r3, #30
 800f646:	d413      	bmi.n	800f670 <_printf_i+0x22c>
 800f648:	68e0      	ldr	r0, [r4, #12]
 800f64a:	9b03      	ldr	r3, [sp, #12]
 800f64c:	4298      	cmp	r0, r3
 800f64e:	bfb8      	it	lt
 800f650:	4618      	movlt	r0, r3
 800f652:	e7a6      	b.n	800f5a2 <_printf_i+0x15e>
 800f654:	2301      	movs	r3, #1
 800f656:	4632      	mov	r2, r6
 800f658:	4649      	mov	r1, r9
 800f65a:	4640      	mov	r0, r8
 800f65c:	47d0      	blx	sl
 800f65e:	3001      	adds	r0, #1
 800f660:	d09d      	beq.n	800f59e <_printf_i+0x15a>
 800f662:	3501      	adds	r5, #1
 800f664:	68e3      	ldr	r3, [r4, #12]
 800f666:	9903      	ldr	r1, [sp, #12]
 800f668:	1a5b      	subs	r3, r3, r1
 800f66a:	42ab      	cmp	r3, r5
 800f66c:	dcf2      	bgt.n	800f654 <_printf_i+0x210>
 800f66e:	e7eb      	b.n	800f648 <_printf_i+0x204>
 800f670:	2500      	movs	r5, #0
 800f672:	f104 0619 	add.w	r6, r4, #25
 800f676:	e7f5      	b.n	800f664 <_printf_i+0x220>
 800f678:	08013db1 	.word	0x08013db1
 800f67c:	08013dc2 	.word	0x08013dc2

0800f680 <_scanf_float>:
 800f680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f684:	b087      	sub	sp, #28
 800f686:	4691      	mov	r9, r2
 800f688:	9303      	str	r3, [sp, #12]
 800f68a:	688b      	ldr	r3, [r1, #8]
 800f68c:	1e5a      	subs	r2, r3, #1
 800f68e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f692:	bf81      	itttt	hi
 800f694:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f698:	eb03 0b05 	addhi.w	fp, r3, r5
 800f69c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f6a0:	608b      	strhi	r3, [r1, #8]
 800f6a2:	680b      	ldr	r3, [r1, #0]
 800f6a4:	460a      	mov	r2, r1
 800f6a6:	f04f 0500 	mov.w	r5, #0
 800f6aa:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f6ae:	f842 3b1c 	str.w	r3, [r2], #28
 800f6b2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f6b6:	4680      	mov	r8, r0
 800f6b8:	460c      	mov	r4, r1
 800f6ba:	bf98      	it	ls
 800f6bc:	f04f 0b00 	movls.w	fp, #0
 800f6c0:	9201      	str	r2, [sp, #4]
 800f6c2:	4616      	mov	r6, r2
 800f6c4:	46aa      	mov	sl, r5
 800f6c6:	462f      	mov	r7, r5
 800f6c8:	9502      	str	r5, [sp, #8]
 800f6ca:	68a2      	ldr	r2, [r4, #8]
 800f6cc:	b15a      	cbz	r2, 800f6e6 <_scanf_float+0x66>
 800f6ce:	f8d9 3000 	ldr.w	r3, [r9]
 800f6d2:	781b      	ldrb	r3, [r3, #0]
 800f6d4:	2b4e      	cmp	r3, #78	@ 0x4e
 800f6d6:	d863      	bhi.n	800f7a0 <_scanf_float+0x120>
 800f6d8:	2b40      	cmp	r3, #64	@ 0x40
 800f6da:	d83b      	bhi.n	800f754 <_scanf_float+0xd4>
 800f6dc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f6e0:	b2c8      	uxtb	r0, r1
 800f6e2:	280e      	cmp	r0, #14
 800f6e4:	d939      	bls.n	800f75a <_scanf_float+0xda>
 800f6e6:	b11f      	cbz	r7, 800f6f0 <_scanf_float+0x70>
 800f6e8:	6823      	ldr	r3, [r4, #0]
 800f6ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f6ee:	6023      	str	r3, [r4, #0]
 800f6f0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f6f4:	f1ba 0f01 	cmp.w	sl, #1
 800f6f8:	f200 8114 	bhi.w	800f924 <_scanf_float+0x2a4>
 800f6fc:	9b01      	ldr	r3, [sp, #4]
 800f6fe:	429e      	cmp	r6, r3
 800f700:	f200 8105 	bhi.w	800f90e <_scanf_float+0x28e>
 800f704:	2001      	movs	r0, #1
 800f706:	b007      	add	sp, #28
 800f708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f70c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f710:	2a0d      	cmp	r2, #13
 800f712:	d8e8      	bhi.n	800f6e6 <_scanf_float+0x66>
 800f714:	a101      	add	r1, pc, #4	@ (adr r1, 800f71c <_scanf_float+0x9c>)
 800f716:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f71a:	bf00      	nop
 800f71c:	0800f865 	.word	0x0800f865
 800f720:	0800f6e7 	.word	0x0800f6e7
 800f724:	0800f6e7 	.word	0x0800f6e7
 800f728:	0800f6e7 	.word	0x0800f6e7
 800f72c:	0800f8c1 	.word	0x0800f8c1
 800f730:	0800f89b 	.word	0x0800f89b
 800f734:	0800f6e7 	.word	0x0800f6e7
 800f738:	0800f6e7 	.word	0x0800f6e7
 800f73c:	0800f873 	.word	0x0800f873
 800f740:	0800f6e7 	.word	0x0800f6e7
 800f744:	0800f6e7 	.word	0x0800f6e7
 800f748:	0800f6e7 	.word	0x0800f6e7
 800f74c:	0800f6e7 	.word	0x0800f6e7
 800f750:	0800f82f 	.word	0x0800f82f
 800f754:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f758:	e7da      	b.n	800f710 <_scanf_float+0x90>
 800f75a:	290e      	cmp	r1, #14
 800f75c:	d8c3      	bhi.n	800f6e6 <_scanf_float+0x66>
 800f75e:	a001      	add	r0, pc, #4	@ (adr r0, 800f764 <_scanf_float+0xe4>)
 800f760:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f764:	0800f81f 	.word	0x0800f81f
 800f768:	0800f6e7 	.word	0x0800f6e7
 800f76c:	0800f81f 	.word	0x0800f81f
 800f770:	0800f8af 	.word	0x0800f8af
 800f774:	0800f6e7 	.word	0x0800f6e7
 800f778:	0800f7c1 	.word	0x0800f7c1
 800f77c:	0800f805 	.word	0x0800f805
 800f780:	0800f805 	.word	0x0800f805
 800f784:	0800f805 	.word	0x0800f805
 800f788:	0800f805 	.word	0x0800f805
 800f78c:	0800f805 	.word	0x0800f805
 800f790:	0800f805 	.word	0x0800f805
 800f794:	0800f805 	.word	0x0800f805
 800f798:	0800f805 	.word	0x0800f805
 800f79c:	0800f805 	.word	0x0800f805
 800f7a0:	2b6e      	cmp	r3, #110	@ 0x6e
 800f7a2:	d809      	bhi.n	800f7b8 <_scanf_float+0x138>
 800f7a4:	2b60      	cmp	r3, #96	@ 0x60
 800f7a6:	d8b1      	bhi.n	800f70c <_scanf_float+0x8c>
 800f7a8:	2b54      	cmp	r3, #84	@ 0x54
 800f7aa:	d07b      	beq.n	800f8a4 <_scanf_float+0x224>
 800f7ac:	2b59      	cmp	r3, #89	@ 0x59
 800f7ae:	d19a      	bne.n	800f6e6 <_scanf_float+0x66>
 800f7b0:	2d07      	cmp	r5, #7
 800f7b2:	d198      	bne.n	800f6e6 <_scanf_float+0x66>
 800f7b4:	2508      	movs	r5, #8
 800f7b6:	e02f      	b.n	800f818 <_scanf_float+0x198>
 800f7b8:	2b74      	cmp	r3, #116	@ 0x74
 800f7ba:	d073      	beq.n	800f8a4 <_scanf_float+0x224>
 800f7bc:	2b79      	cmp	r3, #121	@ 0x79
 800f7be:	e7f6      	b.n	800f7ae <_scanf_float+0x12e>
 800f7c0:	6821      	ldr	r1, [r4, #0]
 800f7c2:	05c8      	lsls	r0, r1, #23
 800f7c4:	d51e      	bpl.n	800f804 <_scanf_float+0x184>
 800f7c6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f7ca:	6021      	str	r1, [r4, #0]
 800f7cc:	3701      	adds	r7, #1
 800f7ce:	f1bb 0f00 	cmp.w	fp, #0
 800f7d2:	d003      	beq.n	800f7dc <_scanf_float+0x15c>
 800f7d4:	3201      	adds	r2, #1
 800f7d6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f7da:	60a2      	str	r2, [r4, #8]
 800f7dc:	68a3      	ldr	r3, [r4, #8]
 800f7de:	3b01      	subs	r3, #1
 800f7e0:	60a3      	str	r3, [r4, #8]
 800f7e2:	6923      	ldr	r3, [r4, #16]
 800f7e4:	3301      	adds	r3, #1
 800f7e6:	6123      	str	r3, [r4, #16]
 800f7e8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800f7ec:	3b01      	subs	r3, #1
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	f8c9 3004 	str.w	r3, [r9, #4]
 800f7f4:	f340 8082 	ble.w	800f8fc <_scanf_float+0x27c>
 800f7f8:	f8d9 3000 	ldr.w	r3, [r9]
 800f7fc:	3301      	adds	r3, #1
 800f7fe:	f8c9 3000 	str.w	r3, [r9]
 800f802:	e762      	b.n	800f6ca <_scanf_float+0x4a>
 800f804:	eb1a 0105 	adds.w	r1, sl, r5
 800f808:	f47f af6d 	bne.w	800f6e6 <_scanf_float+0x66>
 800f80c:	6822      	ldr	r2, [r4, #0]
 800f80e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f812:	6022      	str	r2, [r4, #0]
 800f814:	460d      	mov	r5, r1
 800f816:	468a      	mov	sl, r1
 800f818:	f806 3b01 	strb.w	r3, [r6], #1
 800f81c:	e7de      	b.n	800f7dc <_scanf_float+0x15c>
 800f81e:	6822      	ldr	r2, [r4, #0]
 800f820:	0610      	lsls	r0, r2, #24
 800f822:	f57f af60 	bpl.w	800f6e6 <_scanf_float+0x66>
 800f826:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f82a:	6022      	str	r2, [r4, #0]
 800f82c:	e7f4      	b.n	800f818 <_scanf_float+0x198>
 800f82e:	f1ba 0f00 	cmp.w	sl, #0
 800f832:	d10c      	bne.n	800f84e <_scanf_float+0x1ce>
 800f834:	b977      	cbnz	r7, 800f854 <_scanf_float+0x1d4>
 800f836:	6822      	ldr	r2, [r4, #0]
 800f838:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f83c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f840:	d108      	bne.n	800f854 <_scanf_float+0x1d4>
 800f842:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f846:	6022      	str	r2, [r4, #0]
 800f848:	f04f 0a01 	mov.w	sl, #1
 800f84c:	e7e4      	b.n	800f818 <_scanf_float+0x198>
 800f84e:	f1ba 0f02 	cmp.w	sl, #2
 800f852:	d050      	beq.n	800f8f6 <_scanf_float+0x276>
 800f854:	2d01      	cmp	r5, #1
 800f856:	d002      	beq.n	800f85e <_scanf_float+0x1de>
 800f858:	2d04      	cmp	r5, #4
 800f85a:	f47f af44 	bne.w	800f6e6 <_scanf_float+0x66>
 800f85e:	3501      	adds	r5, #1
 800f860:	b2ed      	uxtb	r5, r5
 800f862:	e7d9      	b.n	800f818 <_scanf_float+0x198>
 800f864:	f1ba 0f01 	cmp.w	sl, #1
 800f868:	f47f af3d 	bne.w	800f6e6 <_scanf_float+0x66>
 800f86c:	f04f 0a02 	mov.w	sl, #2
 800f870:	e7d2      	b.n	800f818 <_scanf_float+0x198>
 800f872:	b975      	cbnz	r5, 800f892 <_scanf_float+0x212>
 800f874:	2f00      	cmp	r7, #0
 800f876:	f47f af37 	bne.w	800f6e8 <_scanf_float+0x68>
 800f87a:	6822      	ldr	r2, [r4, #0]
 800f87c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f880:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f884:	f040 8103 	bne.w	800fa8e <_scanf_float+0x40e>
 800f888:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f88c:	6022      	str	r2, [r4, #0]
 800f88e:	2501      	movs	r5, #1
 800f890:	e7c2      	b.n	800f818 <_scanf_float+0x198>
 800f892:	2d03      	cmp	r5, #3
 800f894:	d0e3      	beq.n	800f85e <_scanf_float+0x1de>
 800f896:	2d05      	cmp	r5, #5
 800f898:	e7df      	b.n	800f85a <_scanf_float+0x1da>
 800f89a:	2d02      	cmp	r5, #2
 800f89c:	f47f af23 	bne.w	800f6e6 <_scanf_float+0x66>
 800f8a0:	2503      	movs	r5, #3
 800f8a2:	e7b9      	b.n	800f818 <_scanf_float+0x198>
 800f8a4:	2d06      	cmp	r5, #6
 800f8a6:	f47f af1e 	bne.w	800f6e6 <_scanf_float+0x66>
 800f8aa:	2507      	movs	r5, #7
 800f8ac:	e7b4      	b.n	800f818 <_scanf_float+0x198>
 800f8ae:	6822      	ldr	r2, [r4, #0]
 800f8b0:	0591      	lsls	r1, r2, #22
 800f8b2:	f57f af18 	bpl.w	800f6e6 <_scanf_float+0x66>
 800f8b6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f8ba:	6022      	str	r2, [r4, #0]
 800f8bc:	9702      	str	r7, [sp, #8]
 800f8be:	e7ab      	b.n	800f818 <_scanf_float+0x198>
 800f8c0:	6822      	ldr	r2, [r4, #0]
 800f8c2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f8c6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f8ca:	d005      	beq.n	800f8d8 <_scanf_float+0x258>
 800f8cc:	0550      	lsls	r0, r2, #21
 800f8ce:	f57f af0a 	bpl.w	800f6e6 <_scanf_float+0x66>
 800f8d2:	2f00      	cmp	r7, #0
 800f8d4:	f000 80db 	beq.w	800fa8e <_scanf_float+0x40e>
 800f8d8:	0591      	lsls	r1, r2, #22
 800f8da:	bf58      	it	pl
 800f8dc:	9902      	ldrpl	r1, [sp, #8]
 800f8de:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f8e2:	bf58      	it	pl
 800f8e4:	1a79      	subpl	r1, r7, r1
 800f8e6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f8ea:	bf58      	it	pl
 800f8ec:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f8f0:	6022      	str	r2, [r4, #0]
 800f8f2:	2700      	movs	r7, #0
 800f8f4:	e790      	b.n	800f818 <_scanf_float+0x198>
 800f8f6:	f04f 0a03 	mov.w	sl, #3
 800f8fa:	e78d      	b.n	800f818 <_scanf_float+0x198>
 800f8fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f900:	4649      	mov	r1, r9
 800f902:	4640      	mov	r0, r8
 800f904:	4798      	blx	r3
 800f906:	2800      	cmp	r0, #0
 800f908:	f43f aedf 	beq.w	800f6ca <_scanf_float+0x4a>
 800f90c:	e6eb      	b.n	800f6e6 <_scanf_float+0x66>
 800f90e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f912:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f916:	464a      	mov	r2, r9
 800f918:	4640      	mov	r0, r8
 800f91a:	4798      	blx	r3
 800f91c:	6923      	ldr	r3, [r4, #16]
 800f91e:	3b01      	subs	r3, #1
 800f920:	6123      	str	r3, [r4, #16]
 800f922:	e6eb      	b.n	800f6fc <_scanf_float+0x7c>
 800f924:	1e6b      	subs	r3, r5, #1
 800f926:	2b06      	cmp	r3, #6
 800f928:	d824      	bhi.n	800f974 <_scanf_float+0x2f4>
 800f92a:	2d02      	cmp	r5, #2
 800f92c:	d836      	bhi.n	800f99c <_scanf_float+0x31c>
 800f92e:	9b01      	ldr	r3, [sp, #4]
 800f930:	429e      	cmp	r6, r3
 800f932:	f67f aee7 	bls.w	800f704 <_scanf_float+0x84>
 800f936:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f93a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f93e:	464a      	mov	r2, r9
 800f940:	4640      	mov	r0, r8
 800f942:	4798      	blx	r3
 800f944:	6923      	ldr	r3, [r4, #16]
 800f946:	3b01      	subs	r3, #1
 800f948:	6123      	str	r3, [r4, #16]
 800f94a:	e7f0      	b.n	800f92e <_scanf_float+0x2ae>
 800f94c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f950:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f954:	464a      	mov	r2, r9
 800f956:	4640      	mov	r0, r8
 800f958:	4798      	blx	r3
 800f95a:	6923      	ldr	r3, [r4, #16]
 800f95c:	3b01      	subs	r3, #1
 800f95e:	6123      	str	r3, [r4, #16]
 800f960:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f964:	fa5f fa8a 	uxtb.w	sl, sl
 800f968:	f1ba 0f02 	cmp.w	sl, #2
 800f96c:	d1ee      	bne.n	800f94c <_scanf_float+0x2cc>
 800f96e:	3d03      	subs	r5, #3
 800f970:	b2ed      	uxtb	r5, r5
 800f972:	1b76      	subs	r6, r6, r5
 800f974:	6823      	ldr	r3, [r4, #0]
 800f976:	05da      	lsls	r2, r3, #23
 800f978:	d530      	bpl.n	800f9dc <_scanf_float+0x35c>
 800f97a:	055b      	lsls	r3, r3, #21
 800f97c:	d511      	bpl.n	800f9a2 <_scanf_float+0x322>
 800f97e:	9b01      	ldr	r3, [sp, #4]
 800f980:	429e      	cmp	r6, r3
 800f982:	f67f aebf 	bls.w	800f704 <_scanf_float+0x84>
 800f986:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f98a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f98e:	464a      	mov	r2, r9
 800f990:	4640      	mov	r0, r8
 800f992:	4798      	blx	r3
 800f994:	6923      	ldr	r3, [r4, #16]
 800f996:	3b01      	subs	r3, #1
 800f998:	6123      	str	r3, [r4, #16]
 800f99a:	e7f0      	b.n	800f97e <_scanf_float+0x2fe>
 800f99c:	46aa      	mov	sl, r5
 800f99e:	46b3      	mov	fp, r6
 800f9a0:	e7de      	b.n	800f960 <_scanf_float+0x2e0>
 800f9a2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f9a6:	6923      	ldr	r3, [r4, #16]
 800f9a8:	2965      	cmp	r1, #101	@ 0x65
 800f9aa:	f103 33ff 	add.w	r3, r3, #4294967295
 800f9ae:	f106 35ff 	add.w	r5, r6, #4294967295
 800f9b2:	6123      	str	r3, [r4, #16]
 800f9b4:	d00c      	beq.n	800f9d0 <_scanf_float+0x350>
 800f9b6:	2945      	cmp	r1, #69	@ 0x45
 800f9b8:	d00a      	beq.n	800f9d0 <_scanf_float+0x350>
 800f9ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f9be:	464a      	mov	r2, r9
 800f9c0:	4640      	mov	r0, r8
 800f9c2:	4798      	blx	r3
 800f9c4:	6923      	ldr	r3, [r4, #16]
 800f9c6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f9ca:	3b01      	subs	r3, #1
 800f9cc:	1eb5      	subs	r5, r6, #2
 800f9ce:	6123      	str	r3, [r4, #16]
 800f9d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f9d4:	464a      	mov	r2, r9
 800f9d6:	4640      	mov	r0, r8
 800f9d8:	4798      	blx	r3
 800f9da:	462e      	mov	r6, r5
 800f9dc:	6822      	ldr	r2, [r4, #0]
 800f9de:	f012 0210 	ands.w	r2, r2, #16
 800f9e2:	d001      	beq.n	800f9e8 <_scanf_float+0x368>
 800f9e4:	2000      	movs	r0, #0
 800f9e6:	e68e      	b.n	800f706 <_scanf_float+0x86>
 800f9e8:	7032      	strb	r2, [r6, #0]
 800f9ea:	6823      	ldr	r3, [r4, #0]
 800f9ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f9f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f9f4:	d125      	bne.n	800fa42 <_scanf_float+0x3c2>
 800f9f6:	9b02      	ldr	r3, [sp, #8]
 800f9f8:	429f      	cmp	r7, r3
 800f9fa:	d00a      	beq.n	800fa12 <_scanf_float+0x392>
 800f9fc:	1bda      	subs	r2, r3, r7
 800f9fe:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800fa02:	429e      	cmp	r6, r3
 800fa04:	bf28      	it	cs
 800fa06:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800fa0a:	4922      	ldr	r1, [pc, #136]	@ (800fa94 <_scanf_float+0x414>)
 800fa0c:	4630      	mov	r0, r6
 800fa0e:	f000 f977 	bl	800fd00 <siprintf>
 800fa12:	9901      	ldr	r1, [sp, #4]
 800fa14:	2200      	movs	r2, #0
 800fa16:	4640      	mov	r0, r8
 800fa18:	f002 fd22 	bl	8012460 <_strtod_r>
 800fa1c:	9b03      	ldr	r3, [sp, #12]
 800fa1e:	6821      	ldr	r1, [r4, #0]
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	f011 0f02 	tst.w	r1, #2
 800fa26:	ec57 6b10 	vmov	r6, r7, d0
 800fa2a:	f103 0204 	add.w	r2, r3, #4
 800fa2e:	d015      	beq.n	800fa5c <_scanf_float+0x3dc>
 800fa30:	9903      	ldr	r1, [sp, #12]
 800fa32:	600a      	str	r2, [r1, #0]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	e9c3 6700 	strd	r6, r7, [r3]
 800fa3a:	68e3      	ldr	r3, [r4, #12]
 800fa3c:	3301      	adds	r3, #1
 800fa3e:	60e3      	str	r3, [r4, #12]
 800fa40:	e7d0      	b.n	800f9e4 <_scanf_float+0x364>
 800fa42:	9b04      	ldr	r3, [sp, #16]
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d0e4      	beq.n	800fa12 <_scanf_float+0x392>
 800fa48:	9905      	ldr	r1, [sp, #20]
 800fa4a:	230a      	movs	r3, #10
 800fa4c:	3101      	adds	r1, #1
 800fa4e:	4640      	mov	r0, r8
 800fa50:	f002 fd86 	bl	8012560 <_strtol_r>
 800fa54:	9b04      	ldr	r3, [sp, #16]
 800fa56:	9e05      	ldr	r6, [sp, #20]
 800fa58:	1ac2      	subs	r2, r0, r3
 800fa5a:	e7d0      	b.n	800f9fe <_scanf_float+0x37e>
 800fa5c:	f011 0f04 	tst.w	r1, #4
 800fa60:	9903      	ldr	r1, [sp, #12]
 800fa62:	600a      	str	r2, [r1, #0]
 800fa64:	d1e6      	bne.n	800fa34 <_scanf_float+0x3b4>
 800fa66:	681d      	ldr	r5, [r3, #0]
 800fa68:	4632      	mov	r2, r6
 800fa6a:	463b      	mov	r3, r7
 800fa6c:	4630      	mov	r0, r6
 800fa6e:	4639      	mov	r1, r7
 800fa70:	f7f1 f85c 	bl	8000b2c <__aeabi_dcmpun>
 800fa74:	b128      	cbz	r0, 800fa82 <_scanf_float+0x402>
 800fa76:	4808      	ldr	r0, [pc, #32]	@ (800fa98 <_scanf_float+0x418>)
 800fa78:	f000 faca 	bl	8010010 <nanf>
 800fa7c:	ed85 0a00 	vstr	s0, [r5]
 800fa80:	e7db      	b.n	800fa3a <_scanf_float+0x3ba>
 800fa82:	4630      	mov	r0, r6
 800fa84:	4639      	mov	r1, r7
 800fa86:	f7f1 f8af 	bl	8000be8 <__aeabi_d2f>
 800fa8a:	6028      	str	r0, [r5, #0]
 800fa8c:	e7d5      	b.n	800fa3a <_scanf_float+0x3ba>
 800fa8e:	2700      	movs	r7, #0
 800fa90:	e62e      	b.n	800f6f0 <_scanf_float+0x70>
 800fa92:	bf00      	nop
 800fa94:	08013dd3 	.word	0x08013dd3
 800fa98:	08013e13 	.word	0x08013e13

0800fa9c <std>:
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	b510      	push	{r4, lr}
 800faa0:	4604      	mov	r4, r0
 800faa2:	e9c0 3300 	strd	r3, r3, [r0]
 800faa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800faaa:	6083      	str	r3, [r0, #8]
 800faac:	8181      	strh	r1, [r0, #12]
 800faae:	6643      	str	r3, [r0, #100]	@ 0x64
 800fab0:	81c2      	strh	r2, [r0, #14]
 800fab2:	6183      	str	r3, [r0, #24]
 800fab4:	4619      	mov	r1, r3
 800fab6:	2208      	movs	r2, #8
 800fab8:	305c      	adds	r0, #92	@ 0x5c
 800faba:	f000 fa1b 	bl	800fef4 <memset>
 800fabe:	4b0d      	ldr	r3, [pc, #52]	@ (800faf4 <std+0x58>)
 800fac0:	6263      	str	r3, [r4, #36]	@ 0x24
 800fac2:	4b0d      	ldr	r3, [pc, #52]	@ (800faf8 <std+0x5c>)
 800fac4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fac6:	4b0d      	ldr	r3, [pc, #52]	@ (800fafc <std+0x60>)
 800fac8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800faca:	4b0d      	ldr	r3, [pc, #52]	@ (800fb00 <std+0x64>)
 800facc:	6323      	str	r3, [r4, #48]	@ 0x30
 800face:	4b0d      	ldr	r3, [pc, #52]	@ (800fb04 <std+0x68>)
 800fad0:	6224      	str	r4, [r4, #32]
 800fad2:	429c      	cmp	r4, r3
 800fad4:	d006      	beq.n	800fae4 <std+0x48>
 800fad6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fada:	4294      	cmp	r4, r2
 800fadc:	d002      	beq.n	800fae4 <std+0x48>
 800fade:	33d0      	adds	r3, #208	@ 0xd0
 800fae0:	429c      	cmp	r4, r3
 800fae2:	d105      	bne.n	800faf0 <std+0x54>
 800fae4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800faec:	f000 ba7e 	b.w	800ffec <__retarget_lock_init_recursive>
 800faf0:	bd10      	pop	{r4, pc}
 800faf2:	bf00      	nop
 800faf4:	0800fd45 	.word	0x0800fd45
 800faf8:	0800fd67 	.word	0x0800fd67
 800fafc:	0800fd9f 	.word	0x0800fd9f
 800fb00:	0800fdc3 	.word	0x0800fdc3
 800fb04:	200029a0 	.word	0x200029a0

0800fb08 <stdio_exit_handler>:
 800fb08:	4a02      	ldr	r2, [pc, #8]	@ (800fb14 <stdio_exit_handler+0xc>)
 800fb0a:	4903      	ldr	r1, [pc, #12]	@ (800fb18 <stdio_exit_handler+0x10>)
 800fb0c:	4803      	ldr	r0, [pc, #12]	@ (800fb1c <stdio_exit_handler+0x14>)
 800fb0e:	f000 b869 	b.w	800fbe4 <_fwalk_sglue>
 800fb12:	bf00      	nop
 800fb14:	200000fc 	.word	0x200000fc
 800fb18:	08012ba1 	.word	0x08012ba1
 800fb1c:	2000010c 	.word	0x2000010c

0800fb20 <cleanup_stdio>:
 800fb20:	6841      	ldr	r1, [r0, #4]
 800fb22:	4b0c      	ldr	r3, [pc, #48]	@ (800fb54 <cleanup_stdio+0x34>)
 800fb24:	4299      	cmp	r1, r3
 800fb26:	b510      	push	{r4, lr}
 800fb28:	4604      	mov	r4, r0
 800fb2a:	d001      	beq.n	800fb30 <cleanup_stdio+0x10>
 800fb2c:	f003 f838 	bl	8012ba0 <_fflush_r>
 800fb30:	68a1      	ldr	r1, [r4, #8]
 800fb32:	4b09      	ldr	r3, [pc, #36]	@ (800fb58 <cleanup_stdio+0x38>)
 800fb34:	4299      	cmp	r1, r3
 800fb36:	d002      	beq.n	800fb3e <cleanup_stdio+0x1e>
 800fb38:	4620      	mov	r0, r4
 800fb3a:	f003 f831 	bl	8012ba0 <_fflush_r>
 800fb3e:	68e1      	ldr	r1, [r4, #12]
 800fb40:	4b06      	ldr	r3, [pc, #24]	@ (800fb5c <cleanup_stdio+0x3c>)
 800fb42:	4299      	cmp	r1, r3
 800fb44:	d004      	beq.n	800fb50 <cleanup_stdio+0x30>
 800fb46:	4620      	mov	r0, r4
 800fb48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb4c:	f003 b828 	b.w	8012ba0 <_fflush_r>
 800fb50:	bd10      	pop	{r4, pc}
 800fb52:	bf00      	nop
 800fb54:	200029a0 	.word	0x200029a0
 800fb58:	20002a08 	.word	0x20002a08
 800fb5c:	20002a70 	.word	0x20002a70

0800fb60 <global_stdio_init.part.0>:
 800fb60:	b510      	push	{r4, lr}
 800fb62:	4b0b      	ldr	r3, [pc, #44]	@ (800fb90 <global_stdio_init.part.0+0x30>)
 800fb64:	4c0b      	ldr	r4, [pc, #44]	@ (800fb94 <global_stdio_init.part.0+0x34>)
 800fb66:	4a0c      	ldr	r2, [pc, #48]	@ (800fb98 <global_stdio_init.part.0+0x38>)
 800fb68:	601a      	str	r2, [r3, #0]
 800fb6a:	4620      	mov	r0, r4
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	2104      	movs	r1, #4
 800fb70:	f7ff ff94 	bl	800fa9c <std>
 800fb74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fb78:	2201      	movs	r2, #1
 800fb7a:	2109      	movs	r1, #9
 800fb7c:	f7ff ff8e 	bl	800fa9c <std>
 800fb80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fb84:	2202      	movs	r2, #2
 800fb86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb8a:	2112      	movs	r1, #18
 800fb8c:	f7ff bf86 	b.w	800fa9c <std>
 800fb90:	20002ad8 	.word	0x20002ad8
 800fb94:	200029a0 	.word	0x200029a0
 800fb98:	0800fb09 	.word	0x0800fb09

0800fb9c <__sfp_lock_acquire>:
 800fb9c:	4801      	ldr	r0, [pc, #4]	@ (800fba4 <__sfp_lock_acquire+0x8>)
 800fb9e:	f000 ba26 	b.w	800ffee <__retarget_lock_acquire_recursive>
 800fba2:	bf00      	nop
 800fba4:	20002ae1 	.word	0x20002ae1

0800fba8 <__sfp_lock_release>:
 800fba8:	4801      	ldr	r0, [pc, #4]	@ (800fbb0 <__sfp_lock_release+0x8>)
 800fbaa:	f000 ba21 	b.w	800fff0 <__retarget_lock_release_recursive>
 800fbae:	bf00      	nop
 800fbb0:	20002ae1 	.word	0x20002ae1

0800fbb4 <__sinit>:
 800fbb4:	b510      	push	{r4, lr}
 800fbb6:	4604      	mov	r4, r0
 800fbb8:	f7ff fff0 	bl	800fb9c <__sfp_lock_acquire>
 800fbbc:	6a23      	ldr	r3, [r4, #32]
 800fbbe:	b11b      	cbz	r3, 800fbc8 <__sinit+0x14>
 800fbc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbc4:	f7ff bff0 	b.w	800fba8 <__sfp_lock_release>
 800fbc8:	4b04      	ldr	r3, [pc, #16]	@ (800fbdc <__sinit+0x28>)
 800fbca:	6223      	str	r3, [r4, #32]
 800fbcc:	4b04      	ldr	r3, [pc, #16]	@ (800fbe0 <__sinit+0x2c>)
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d1f5      	bne.n	800fbc0 <__sinit+0xc>
 800fbd4:	f7ff ffc4 	bl	800fb60 <global_stdio_init.part.0>
 800fbd8:	e7f2      	b.n	800fbc0 <__sinit+0xc>
 800fbda:	bf00      	nop
 800fbdc:	0800fb21 	.word	0x0800fb21
 800fbe0:	20002ad8 	.word	0x20002ad8

0800fbe4 <_fwalk_sglue>:
 800fbe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbe8:	4607      	mov	r7, r0
 800fbea:	4688      	mov	r8, r1
 800fbec:	4614      	mov	r4, r2
 800fbee:	2600      	movs	r6, #0
 800fbf0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fbf4:	f1b9 0901 	subs.w	r9, r9, #1
 800fbf8:	d505      	bpl.n	800fc06 <_fwalk_sglue+0x22>
 800fbfa:	6824      	ldr	r4, [r4, #0]
 800fbfc:	2c00      	cmp	r4, #0
 800fbfe:	d1f7      	bne.n	800fbf0 <_fwalk_sglue+0xc>
 800fc00:	4630      	mov	r0, r6
 800fc02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc06:	89ab      	ldrh	r3, [r5, #12]
 800fc08:	2b01      	cmp	r3, #1
 800fc0a:	d907      	bls.n	800fc1c <_fwalk_sglue+0x38>
 800fc0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fc10:	3301      	adds	r3, #1
 800fc12:	d003      	beq.n	800fc1c <_fwalk_sglue+0x38>
 800fc14:	4629      	mov	r1, r5
 800fc16:	4638      	mov	r0, r7
 800fc18:	47c0      	blx	r8
 800fc1a:	4306      	orrs	r6, r0
 800fc1c:	3568      	adds	r5, #104	@ 0x68
 800fc1e:	e7e9      	b.n	800fbf4 <_fwalk_sglue+0x10>

0800fc20 <iprintf>:
 800fc20:	b40f      	push	{r0, r1, r2, r3}
 800fc22:	b507      	push	{r0, r1, r2, lr}
 800fc24:	4906      	ldr	r1, [pc, #24]	@ (800fc40 <iprintf+0x20>)
 800fc26:	ab04      	add	r3, sp, #16
 800fc28:	6808      	ldr	r0, [r1, #0]
 800fc2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc2e:	6881      	ldr	r1, [r0, #8]
 800fc30:	9301      	str	r3, [sp, #4]
 800fc32:	f002 fe19 	bl	8012868 <_vfiprintf_r>
 800fc36:	b003      	add	sp, #12
 800fc38:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc3c:	b004      	add	sp, #16
 800fc3e:	4770      	bx	lr
 800fc40:	20000108 	.word	0x20000108

0800fc44 <_puts_r>:
 800fc44:	6a03      	ldr	r3, [r0, #32]
 800fc46:	b570      	push	{r4, r5, r6, lr}
 800fc48:	6884      	ldr	r4, [r0, #8]
 800fc4a:	4605      	mov	r5, r0
 800fc4c:	460e      	mov	r6, r1
 800fc4e:	b90b      	cbnz	r3, 800fc54 <_puts_r+0x10>
 800fc50:	f7ff ffb0 	bl	800fbb4 <__sinit>
 800fc54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fc56:	07db      	lsls	r3, r3, #31
 800fc58:	d405      	bmi.n	800fc66 <_puts_r+0x22>
 800fc5a:	89a3      	ldrh	r3, [r4, #12]
 800fc5c:	0598      	lsls	r0, r3, #22
 800fc5e:	d402      	bmi.n	800fc66 <_puts_r+0x22>
 800fc60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fc62:	f000 f9c4 	bl	800ffee <__retarget_lock_acquire_recursive>
 800fc66:	89a3      	ldrh	r3, [r4, #12]
 800fc68:	0719      	lsls	r1, r3, #28
 800fc6a:	d502      	bpl.n	800fc72 <_puts_r+0x2e>
 800fc6c:	6923      	ldr	r3, [r4, #16]
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d135      	bne.n	800fcde <_puts_r+0x9a>
 800fc72:	4621      	mov	r1, r4
 800fc74:	4628      	mov	r0, r5
 800fc76:	f000 f8e7 	bl	800fe48 <__swsetup_r>
 800fc7a:	b380      	cbz	r0, 800fcde <_puts_r+0x9a>
 800fc7c:	f04f 35ff 	mov.w	r5, #4294967295
 800fc80:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fc82:	07da      	lsls	r2, r3, #31
 800fc84:	d405      	bmi.n	800fc92 <_puts_r+0x4e>
 800fc86:	89a3      	ldrh	r3, [r4, #12]
 800fc88:	059b      	lsls	r3, r3, #22
 800fc8a:	d402      	bmi.n	800fc92 <_puts_r+0x4e>
 800fc8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fc8e:	f000 f9af 	bl	800fff0 <__retarget_lock_release_recursive>
 800fc92:	4628      	mov	r0, r5
 800fc94:	bd70      	pop	{r4, r5, r6, pc}
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	da04      	bge.n	800fca4 <_puts_r+0x60>
 800fc9a:	69a2      	ldr	r2, [r4, #24]
 800fc9c:	429a      	cmp	r2, r3
 800fc9e:	dc17      	bgt.n	800fcd0 <_puts_r+0x8c>
 800fca0:	290a      	cmp	r1, #10
 800fca2:	d015      	beq.n	800fcd0 <_puts_r+0x8c>
 800fca4:	6823      	ldr	r3, [r4, #0]
 800fca6:	1c5a      	adds	r2, r3, #1
 800fca8:	6022      	str	r2, [r4, #0]
 800fcaa:	7019      	strb	r1, [r3, #0]
 800fcac:	68a3      	ldr	r3, [r4, #8]
 800fcae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fcb2:	3b01      	subs	r3, #1
 800fcb4:	60a3      	str	r3, [r4, #8]
 800fcb6:	2900      	cmp	r1, #0
 800fcb8:	d1ed      	bne.n	800fc96 <_puts_r+0x52>
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	da11      	bge.n	800fce2 <_puts_r+0x9e>
 800fcbe:	4622      	mov	r2, r4
 800fcc0:	210a      	movs	r1, #10
 800fcc2:	4628      	mov	r0, r5
 800fcc4:	f000 f881 	bl	800fdca <__swbuf_r>
 800fcc8:	3001      	adds	r0, #1
 800fcca:	d0d7      	beq.n	800fc7c <_puts_r+0x38>
 800fccc:	250a      	movs	r5, #10
 800fcce:	e7d7      	b.n	800fc80 <_puts_r+0x3c>
 800fcd0:	4622      	mov	r2, r4
 800fcd2:	4628      	mov	r0, r5
 800fcd4:	f000 f879 	bl	800fdca <__swbuf_r>
 800fcd8:	3001      	adds	r0, #1
 800fcda:	d1e7      	bne.n	800fcac <_puts_r+0x68>
 800fcdc:	e7ce      	b.n	800fc7c <_puts_r+0x38>
 800fcde:	3e01      	subs	r6, #1
 800fce0:	e7e4      	b.n	800fcac <_puts_r+0x68>
 800fce2:	6823      	ldr	r3, [r4, #0]
 800fce4:	1c5a      	adds	r2, r3, #1
 800fce6:	6022      	str	r2, [r4, #0]
 800fce8:	220a      	movs	r2, #10
 800fcea:	701a      	strb	r2, [r3, #0]
 800fcec:	e7ee      	b.n	800fccc <_puts_r+0x88>
	...

0800fcf0 <puts>:
 800fcf0:	4b02      	ldr	r3, [pc, #8]	@ (800fcfc <puts+0xc>)
 800fcf2:	4601      	mov	r1, r0
 800fcf4:	6818      	ldr	r0, [r3, #0]
 800fcf6:	f7ff bfa5 	b.w	800fc44 <_puts_r>
 800fcfa:	bf00      	nop
 800fcfc:	20000108 	.word	0x20000108

0800fd00 <siprintf>:
 800fd00:	b40e      	push	{r1, r2, r3}
 800fd02:	b510      	push	{r4, lr}
 800fd04:	b09d      	sub	sp, #116	@ 0x74
 800fd06:	ab1f      	add	r3, sp, #124	@ 0x7c
 800fd08:	9002      	str	r0, [sp, #8]
 800fd0a:	9006      	str	r0, [sp, #24]
 800fd0c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fd10:	480a      	ldr	r0, [pc, #40]	@ (800fd3c <siprintf+0x3c>)
 800fd12:	9107      	str	r1, [sp, #28]
 800fd14:	9104      	str	r1, [sp, #16]
 800fd16:	490a      	ldr	r1, [pc, #40]	@ (800fd40 <siprintf+0x40>)
 800fd18:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd1c:	9105      	str	r1, [sp, #20]
 800fd1e:	2400      	movs	r4, #0
 800fd20:	a902      	add	r1, sp, #8
 800fd22:	6800      	ldr	r0, [r0, #0]
 800fd24:	9301      	str	r3, [sp, #4]
 800fd26:	941b      	str	r4, [sp, #108]	@ 0x6c
 800fd28:	f002 fc78 	bl	801261c <_svfiprintf_r>
 800fd2c:	9b02      	ldr	r3, [sp, #8]
 800fd2e:	701c      	strb	r4, [r3, #0]
 800fd30:	b01d      	add	sp, #116	@ 0x74
 800fd32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd36:	b003      	add	sp, #12
 800fd38:	4770      	bx	lr
 800fd3a:	bf00      	nop
 800fd3c:	20000108 	.word	0x20000108
 800fd40:	ffff0208 	.word	0xffff0208

0800fd44 <__sread>:
 800fd44:	b510      	push	{r4, lr}
 800fd46:	460c      	mov	r4, r1
 800fd48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd4c:	f000 f900 	bl	800ff50 <_read_r>
 800fd50:	2800      	cmp	r0, #0
 800fd52:	bfab      	itete	ge
 800fd54:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fd56:	89a3      	ldrhlt	r3, [r4, #12]
 800fd58:	181b      	addge	r3, r3, r0
 800fd5a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fd5e:	bfac      	ite	ge
 800fd60:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fd62:	81a3      	strhlt	r3, [r4, #12]
 800fd64:	bd10      	pop	{r4, pc}

0800fd66 <__swrite>:
 800fd66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd6a:	461f      	mov	r7, r3
 800fd6c:	898b      	ldrh	r3, [r1, #12]
 800fd6e:	05db      	lsls	r3, r3, #23
 800fd70:	4605      	mov	r5, r0
 800fd72:	460c      	mov	r4, r1
 800fd74:	4616      	mov	r6, r2
 800fd76:	d505      	bpl.n	800fd84 <__swrite+0x1e>
 800fd78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd7c:	2302      	movs	r3, #2
 800fd7e:	2200      	movs	r2, #0
 800fd80:	f000 f8d4 	bl	800ff2c <_lseek_r>
 800fd84:	89a3      	ldrh	r3, [r4, #12]
 800fd86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fd8e:	81a3      	strh	r3, [r4, #12]
 800fd90:	4632      	mov	r2, r6
 800fd92:	463b      	mov	r3, r7
 800fd94:	4628      	mov	r0, r5
 800fd96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd9a:	f000 b8eb 	b.w	800ff74 <_write_r>

0800fd9e <__sseek>:
 800fd9e:	b510      	push	{r4, lr}
 800fda0:	460c      	mov	r4, r1
 800fda2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fda6:	f000 f8c1 	bl	800ff2c <_lseek_r>
 800fdaa:	1c43      	adds	r3, r0, #1
 800fdac:	89a3      	ldrh	r3, [r4, #12]
 800fdae:	bf15      	itete	ne
 800fdb0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fdb2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fdb6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fdba:	81a3      	strheq	r3, [r4, #12]
 800fdbc:	bf18      	it	ne
 800fdbe:	81a3      	strhne	r3, [r4, #12]
 800fdc0:	bd10      	pop	{r4, pc}

0800fdc2 <__sclose>:
 800fdc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdc6:	f000 b8a1 	b.w	800ff0c <_close_r>

0800fdca <__swbuf_r>:
 800fdca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdcc:	460e      	mov	r6, r1
 800fdce:	4614      	mov	r4, r2
 800fdd0:	4605      	mov	r5, r0
 800fdd2:	b118      	cbz	r0, 800fddc <__swbuf_r+0x12>
 800fdd4:	6a03      	ldr	r3, [r0, #32]
 800fdd6:	b90b      	cbnz	r3, 800fddc <__swbuf_r+0x12>
 800fdd8:	f7ff feec 	bl	800fbb4 <__sinit>
 800fddc:	69a3      	ldr	r3, [r4, #24]
 800fdde:	60a3      	str	r3, [r4, #8]
 800fde0:	89a3      	ldrh	r3, [r4, #12]
 800fde2:	071a      	lsls	r2, r3, #28
 800fde4:	d501      	bpl.n	800fdea <__swbuf_r+0x20>
 800fde6:	6923      	ldr	r3, [r4, #16]
 800fde8:	b943      	cbnz	r3, 800fdfc <__swbuf_r+0x32>
 800fdea:	4621      	mov	r1, r4
 800fdec:	4628      	mov	r0, r5
 800fdee:	f000 f82b 	bl	800fe48 <__swsetup_r>
 800fdf2:	b118      	cbz	r0, 800fdfc <__swbuf_r+0x32>
 800fdf4:	f04f 37ff 	mov.w	r7, #4294967295
 800fdf8:	4638      	mov	r0, r7
 800fdfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fdfc:	6823      	ldr	r3, [r4, #0]
 800fdfe:	6922      	ldr	r2, [r4, #16]
 800fe00:	1a98      	subs	r0, r3, r2
 800fe02:	6963      	ldr	r3, [r4, #20]
 800fe04:	b2f6      	uxtb	r6, r6
 800fe06:	4283      	cmp	r3, r0
 800fe08:	4637      	mov	r7, r6
 800fe0a:	dc05      	bgt.n	800fe18 <__swbuf_r+0x4e>
 800fe0c:	4621      	mov	r1, r4
 800fe0e:	4628      	mov	r0, r5
 800fe10:	f002 fec6 	bl	8012ba0 <_fflush_r>
 800fe14:	2800      	cmp	r0, #0
 800fe16:	d1ed      	bne.n	800fdf4 <__swbuf_r+0x2a>
 800fe18:	68a3      	ldr	r3, [r4, #8]
 800fe1a:	3b01      	subs	r3, #1
 800fe1c:	60a3      	str	r3, [r4, #8]
 800fe1e:	6823      	ldr	r3, [r4, #0]
 800fe20:	1c5a      	adds	r2, r3, #1
 800fe22:	6022      	str	r2, [r4, #0]
 800fe24:	701e      	strb	r6, [r3, #0]
 800fe26:	6962      	ldr	r2, [r4, #20]
 800fe28:	1c43      	adds	r3, r0, #1
 800fe2a:	429a      	cmp	r2, r3
 800fe2c:	d004      	beq.n	800fe38 <__swbuf_r+0x6e>
 800fe2e:	89a3      	ldrh	r3, [r4, #12]
 800fe30:	07db      	lsls	r3, r3, #31
 800fe32:	d5e1      	bpl.n	800fdf8 <__swbuf_r+0x2e>
 800fe34:	2e0a      	cmp	r6, #10
 800fe36:	d1df      	bne.n	800fdf8 <__swbuf_r+0x2e>
 800fe38:	4621      	mov	r1, r4
 800fe3a:	4628      	mov	r0, r5
 800fe3c:	f002 feb0 	bl	8012ba0 <_fflush_r>
 800fe40:	2800      	cmp	r0, #0
 800fe42:	d0d9      	beq.n	800fdf8 <__swbuf_r+0x2e>
 800fe44:	e7d6      	b.n	800fdf4 <__swbuf_r+0x2a>
	...

0800fe48 <__swsetup_r>:
 800fe48:	b538      	push	{r3, r4, r5, lr}
 800fe4a:	4b29      	ldr	r3, [pc, #164]	@ (800fef0 <__swsetup_r+0xa8>)
 800fe4c:	4605      	mov	r5, r0
 800fe4e:	6818      	ldr	r0, [r3, #0]
 800fe50:	460c      	mov	r4, r1
 800fe52:	b118      	cbz	r0, 800fe5c <__swsetup_r+0x14>
 800fe54:	6a03      	ldr	r3, [r0, #32]
 800fe56:	b90b      	cbnz	r3, 800fe5c <__swsetup_r+0x14>
 800fe58:	f7ff feac 	bl	800fbb4 <__sinit>
 800fe5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe60:	0719      	lsls	r1, r3, #28
 800fe62:	d422      	bmi.n	800feaa <__swsetup_r+0x62>
 800fe64:	06da      	lsls	r2, r3, #27
 800fe66:	d407      	bmi.n	800fe78 <__swsetup_r+0x30>
 800fe68:	2209      	movs	r2, #9
 800fe6a:	602a      	str	r2, [r5, #0]
 800fe6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe70:	81a3      	strh	r3, [r4, #12]
 800fe72:	f04f 30ff 	mov.w	r0, #4294967295
 800fe76:	e033      	b.n	800fee0 <__swsetup_r+0x98>
 800fe78:	0758      	lsls	r0, r3, #29
 800fe7a:	d512      	bpl.n	800fea2 <__swsetup_r+0x5a>
 800fe7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fe7e:	b141      	cbz	r1, 800fe92 <__swsetup_r+0x4a>
 800fe80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fe84:	4299      	cmp	r1, r3
 800fe86:	d002      	beq.n	800fe8e <__swsetup_r+0x46>
 800fe88:	4628      	mov	r0, r5
 800fe8a:	f000 ff3d 	bl	8010d08 <_free_r>
 800fe8e:	2300      	movs	r3, #0
 800fe90:	6363      	str	r3, [r4, #52]	@ 0x34
 800fe92:	89a3      	ldrh	r3, [r4, #12]
 800fe94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fe98:	81a3      	strh	r3, [r4, #12]
 800fe9a:	2300      	movs	r3, #0
 800fe9c:	6063      	str	r3, [r4, #4]
 800fe9e:	6923      	ldr	r3, [r4, #16]
 800fea0:	6023      	str	r3, [r4, #0]
 800fea2:	89a3      	ldrh	r3, [r4, #12]
 800fea4:	f043 0308 	orr.w	r3, r3, #8
 800fea8:	81a3      	strh	r3, [r4, #12]
 800feaa:	6923      	ldr	r3, [r4, #16]
 800feac:	b94b      	cbnz	r3, 800fec2 <__swsetup_r+0x7a>
 800feae:	89a3      	ldrh	r3, [r4, #12]
 800feb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800feb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800feb8:	d003      	beq.n	800fec2 <__swsetup_r+0x7a>
 800feba:	4621      	mov	r1, r4
 800febc:	4628      	mov	r0, r5
 800febe:	f002 fecf 	bl	8012c60 <__smakebuf_r>
 800fec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fec6:	f013 0201 	ands.w	r2, r3, #1
 800feca:	d00a      	beq.n	800fee2 <__swsetup_r+0x9a>
 800fecc:	2200      	movs	r2, #0
 800fece:	60a2      	str	r2, [r4, #8]
 800fed0:	6962      	ldr	r2, [r4, #20]
 800fed2:	4252      	negs	r2, r2
 800fed4:	61a2      	str	r2, [r4, #24]
 800fed6:	6922      	ldr	r2, [r4, #16]
 800fed8:	b942      	cbnz	r2, 800feec <__swsetup_r+0xa4>
 800feda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fede:	d1c5      	bne.n	800fe6c <__swsetup_r+0x24>
 800fee0:	bd38      	pop	{r3, r4, r5, pc}
 800fee2:	0799      	lsls	r1, r3, #30
 800fee4:	bf58      	it	pl
 800fee6:	6962      	ldrpl	r2, [r4, #20]
 800fee8:	60a2      	str	r2, [r4, #8]
 800feea:	e7f4      	b.n	800fed6 <__swsetup_r+0x8e>
 800feec:	2000      	movs	r0, #0
 800feee:	e7f7      	b.n	800fee0 <__swsetup_r+0x98>
 800fef0:	20000108 	.word	0x20000108

0800fef4 <memset>:
 800fef4:	4402      	add	r2, r0
 800fef6:	4603      	mov	r3, r0
 800fef8:	4293      	cmp	r3, r2
 800fefa:	d100      	bne.n	800fefe <memset+0xa>
 800fefc:	4770      	bx	lr
 800fefe:	f803 1b01 	strb.w	r1, [r3], #1
 800ff02:	e7f9      	b.n	800fef8 <memset+0x4>

0800ff04 <_localeconv_r>:
 800ff04:	4800      	ldr	r0, [pc, #0]	@ (800ff08 <_localeconv_r+0x4>)
 800ff06:	4770      	bx	lr
 800ff08:	20000248 	.word	0x20000248

0800ff0c <_close_r>:
 800ff0c:	b538      	push	{r3, r4, r5, lr}
 800ff0e:	4d06      	ldr	r5, [pc, #24]	@ (800ff28 <_close_r+0x1c>)
 800ff10:	2300      	movs	r3, #0
 800ff12:	4604      	mov	r4, r0
 800ff14:	4608      	mov	r0, r1
 800ff16:	602b      	str	r3, [r5, #0]
 800ff18:	f7f3 fcd8 	bl	80038cc <_close>
 800ff1c:	1c43      	adds	r3, r0, #1
 800ff1e:	d102      	bne.n	800ff26 <_close_r+0x1a>
 800ff20:	682b      	ldr	r3, [r5, #0]
 800ff22:	b103      	cbz	r3, 800ff26 <_close_r+0x1a>
 800ff24:	6023      	str	r3, [r4, #0]
 800ff26:	bd38      	pop	{r3, r4, r5, pc}
 800ff28:	20002adc 	.word	0x20002adc

0800ff2c <_lseek_r>:
 800ff2c:	b538      	push	{r3, r4, r5, lr}
 800ff2e:	4d07      	ldr	r5, [pc, #28]	@ (800ff4c <_lseek_r+0x20>)
 800ff30:	4604      	mov	r4, r0
 800ff32:	4608      	mov	r0, r1
 800ff34:	4611      	mov	r1, r2
 800ff36:	2200      	movs	r2, #0
 800ff38:	602a      	str	r2, [r5, #0]
 800ff3a:	461a      	mov	r2, r3
 800ff3c:	f7f3 fced 	bl	800391a <_lseek>
 800ff40:	1c43      	adds	r3, r0, #1
 800ff42:	d102      	bne.n	800ff4a <_lseek_r+0x1e>
 800ff44:	682b      	ldr	r3, [r5, #0]
 800ff46:	b103      	cbz	r3, 800ff4a <_lseek_r+0x1e>
 800ff48:	6023      	str	r3, [r4, #0]
 800ff4a:	bd38      	pop	{r3, r4, r5, pc}
 800ff4c:	20002adc 	.word	0x20002adc

0800ff50 <_read_r>:
 800ff50:	b538      	push	{r3, r4, r5, lr}
 800ff52:	4d07      	ldr	r5, [pc, #28]	@ (800ff70 <_read_r+0x20>)
 800ff54:	4604      	mov	r4, r0
 800ff56:	4608      	mov	r0, r1
 800ff58:	4611      	mov	r1, r2
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	602a      	str	r2, [r5, #0]
 800ff5e:	461a      	mov	r2, r3
 800ff60:	f7f3 fc7b 	bl	800385a <_read>
 800ff64:	1c43      	adds	r3, r0, #1
 800ff66:	d102      	bne.n	800ff6e <_read_r+0x1e>
 800ff68:	682b      	ldr	r3, [r5, #0]
 800ff6a:	b103      	cbz	r3, 800ff6e <_read_r+0x1e>
 800ff6c:	6023      	str	r3, [r4, #0]
 800ff6e:	bd38      	pop	{r3, r4, r5, pc}
 800ff70:	20002adc 	.word	0x20002adc

0800ff74 <_write_r>:
 800ff74:	b538      	push	{r3, r4, r5, lr}
 800ff76:	4d07      	ldr	r5, [pc, #28]	@ (800ff94 <_write_r+0x20>)
 800ff78:	4604      	mov	r4, r0
 800ff7a:	4608      	mov	r0, r1
 800ff7c:	4611      	mov	r1, r2
 800ff7e:	2200      	movs	r2, #0
 800ff80:	602a      	str	r2, [r5, #0]
 800ff82:	461a      	mov	r2, r3
 800ff84:	f7f3 fc86 	bl	8003894 <_write>
 800ff88:	1c43      	adds	r3, r0, #1
 800ff8a:	d102      	bne.n	800ff92 <_write_r+0x1e>
 800ff8c:	682b      	ldr	r3, [r5, #0]
 800ff8e:	b103      	cbz	r3, 800ff92 <_write_r+0x1e>
 800ff90:	6023      	str	r3, [r4, #0]
 800ff92:	bd38      	pop	{r3, r4, r5, pc}
 800ff94:	20002adc 	.word	0x20002adc

0800ff98 <__errno>:
 800ff98:	4b01      	ldr	r3, [pc, #4]	@ (800ffa0 <__errno+0x8>)
 800ff9a:	6818      	ldr	r0, [r3, #0]
 800ff9c:	4770      	bx	lr
 800ff9e:	bf00      	nop
 800ffa0:	20000108 	.word	0x20000108

0800ffa4 <__libc_init_array>:
 800ffa4:	b570      	push	{r4, r5, r6, lr}
 800ffa6:	4d0d      	ldr	r5, [pc, #52]	@ (800ffdc <__libc_init_array+0x38>)
 800ffa8:	4c0d      	ldr	r4, [pc, #52]	@ (800ffe0 <__libc_init_array+0x3c>)
 800ffaa:	1b64      	subs	r4, r4, r5
 800ffac:	10a4      	asrs	r4, r4, #2
 800ffae:	2600      	movs	r6, #0
 800ffb0:	42a6      	cmp	r6, r4
 800ffb2:	d109      	bne.n	800ffc8 <__libc_init_array+0x24>
 800ffb4:	4d0b      	ldr	r5, [pc, #44]	@ (800ffe4 <__libc_init_array+0x40>)
 800ffb6:	4c0c      	ldr	r4, [pc, #48]	@ (800ffe8 <__libc_init_array+0x44>)
 800ffb8:	f003 fc82 	bl	80138c0 <_init>
 800ffbc:	1b64      	subs	r4, r4, r5
 800ffbe:	10a4      	asrs	r4, r4, #2
 800ffc0:	2600      	movs	r6, #0
 800ffc2:	42a6      	cmp	r6, r4
 800ffc4:	d105      	bne.n	800ffd2 <__libc_init_array+0x2e>
 800ffc6:	bd70      	pop	{r4, r5, r6, pc}
 800ffc8:	f855 3b04 	ldr.w	r3, [r5], #4
 800ffcc:	4798      	blx	r3
 800ffce:	3601      	adds	r6, #1
 800ffd0:	e7ee      	b.n	800ffb0 <__libc_init_array+0xc>
 800ffd2:	f855 3b04 	ldr.w	r3, [r5], #4
 800ffd6:	4798      	blx	r3
 800ffd8:	3601      	adds	r6, #1
 800ffda:	e7f2      	b.n	800ffc2 <__libc_init_array+0x1e>
 800ffdc:	080141f4 	.word	0x080141f4
 800ffe0:	080141f4 	.word	0x080141f4
 800ffe4:	080141f4 	.word	0x080141f4
 800ffe8:	080141f8 	.word	0x080141f8

0800ffec <__retarget_lock_init_recursive>:
 800ffec:	4770      	bx	lr

0800ffee <__retarget_lock_acquire_recursive>:
 800ffee:	4770      	bx	lr

0800fff0 <__retarget_lock_release_recursive>:
 800fff0:	4770      	bx	lr

0800fff2 <memcpy>:
 800fff2:	440a      	add	r2, r1
 800fff4:	4291      	cmp	r1, r2
 800fff6:	f100 33ff 	add.w	r3, r0, #4294967295
 800fffa:	d100      	bne.n	800fffe <memcpy+0xc>
 800fffc:	4770      	bx	lr
 800fffe:	b510      	push	{r4, lr}
 8010000:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010004:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010008:	4291      	cmp	r1, r2
 801000a:	d1f9      	bne.n	8010000 <memcpy+0xe>
 801000c:	bd10      	pop	{r4, pc}
	...

08010010 <nanf>:
 8010010:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010018 <nanf+0x8>
 8010014:	4770      	bx	lr
 8010016:	bf00      	nop
 8010018:	7fc00000 	.word	0x7fc00000

0801001c <__assert_func>:
 801001c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801001e:	4614      	mov	r4, r2
 8010020:	461a      	mov	r2, r3
 8010022:	4b09      	ldr	r3, [pc, #36]	@ (8010048 <__assert_func+0x2c>)
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	4605      	mov	r5, r0
 8010028:	68d8      	ldr	r0, [r3, #12]
 801002a:	b14c      	cbz	r4, 8010040 <__assert_func+0x24>
 801002c:	4b07      	ldr	r3, [pc, #28]	@ (801004c <__assert_func+0x30>)
 801002e:	9100      	str	r1, [sp, #0]
 8010030:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010034:	4906      	ldr	r1, [pc, #24]	@ (8010050 <__assert_func+0x34>)
 8010036:	462b      	mov	r3, r5
 8010038:	f002 fdda 	bl	8012bf0 <fiprintf>
 801003c:	f002 feb4 	bl	8012da8 <abort>
 8010040:	4b04      	ldr	r3, [pc, #16]	@ (8010054 <__assert_func+0x38>)
 8010042:	461c      	mov	r4, r3
 8010044:	e7f3      	b.n	801002e <__assert_func+0x12>
 8010046:	bf00      	nop
 8010048:	20000108 	.word	0x20000108
 801004c:	08013dd8 	.word	0x08013dd8
 8010050:	08013de5 	.word	0x08013de5
 8010054:	08013e13 	.word	0x08013e13

08010058 <quorem>:
 8010058:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801005c:	6903      	ldr	r3, [r0, #16]
 801005e:	690c      	ldr	r4, [r1, #16]
 8010060:	42a3      	cmp	r3, r4
 8010062:	4607      	mov	r7, r0
 8010064:	db7e      	blt.n	8010164 <quorem+0x10c>
 8010066:	3c01      	subs	r4, #1
 8010068:	f101 0814 	add.w	r8, r1, #20
 801006c:	00a3      	lsls	r3, r4, #2
 801006e:	f100 0514 	add.w	r5, r0, #20
 8010072:	9300      	str	r3, [sp, #0]
 8010074:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010078:	9301      	str	r3, [sp, #4]
 801007a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801007e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010082:	3301      	adds	r3, #1
 8010084:	429a      	cmp	r2, r3
 8010086:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801008a:	fbb2 f6f3 	udiv	r6, r2, r3
 801008e:	d32e      	bcc.n	80100ee <quorem+0x96>
 8010090:	f04f 0a00 	mov.w	sl, #0
 8010094:	46c4      	mov	ip, r8
 8010096:	46ae      	mov	lr, r5
 8010098:	46d3      	mov	fp, sl
 801009a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801009e:	b298      	uxth	r0, r3
 80100a0:	fb06 a000 	mla	r0, r6, r0, sl
 80100a4:	0c02      	lsrs	r2, r0, #16
 80100a6:	0c1b      	lsrs	r3, r3, #16
 80100a8:	fb06 2303 	mla	r3, r6, r3, r2
 80100ac:	f8de 2000 	ldr.w	r2, [lr]
 80100b0:	b280      	uxth	r0, r0
 80100b2:	b292      	uxth	r2, r2
 80100b4:	1a12      	subs	r2, r2, r0
 80100b6:	445a      	add	r2, fp
 80100b8:	f8de 0000 	ldr.w	r0, [lr]
 80100bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80100c0:	b29b      	uxth	r3, r3
 80100c2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80100c6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80100ca:	b292      	uxth	r2, r2
 80100cc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80100d0:	45e1      	cmp	r9, ip
 80100d2:	f84e 2b04 	str.w	r2, [lr], #4
 80100d6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80100da:	d2de      	bcs.n	801009a <quorem+0x42>
 80100dc:	9b00      	ldr	r3, [sp, #0]
 80100de:	58eb      	ldr	r3, [r5, r3]
 80100e0:	b92b      	cbnz	r3, 80100ee <quorem+0x96>
 80100e2:	9b01      	ldr	r3, [sp, #4]
 80100e4:	3b04      	subs	r3, #4
 80100e6:	429d      	cmp	r5, r3
 80100e8:	461a      	mov	r2, r3
 80100ea:	d32f      	bcc.n	801014c <quorem+0xf4>
 80100ec:	613c      	str	r4, [r7, #16]
 80100ee:	4638      	mov	r0, r7
 80100f0:	f001 f9c6 	bl	8011480 <__mcmp>
 80100f4:	2800      	cmp	r0, #0
 80100f6:	db25      	blt.n	8010144 <quorem+0xec>
 80100f8:	4629      	mov	r1, r5
 80100fa:	2000      	movs	r0, #0
 80100fc:	f858 2b04 	ldr.w	r2, [r8], #4
 8010100:	f8d1 c000 	ldr.w	ip, [r1]
 8010104:	fa1f fe82 	uxth.w	lr, r2
 8010108:	fa1f f38c 	uxth.w	r3, ip
 801010c:	eba3 030e 	sub.w	r3, r3, lr
 8010110:	4403      	add	r3, r0
 8010112:	0c12      	lsrs	r2, r2, #16
 8010114:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010118:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801011c:	b29b      	uxth	r3, r3
 801011e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010122:	45c1      	cmp	r9, r8
 8010124:	f841 3b04 	str.w	r3, [r1], #4
 8010128:	ea4f 4022 	mov.w	r0, r2, asr #16
 801012c:	d2e6      	bcs.n	80100fc <quorem+0xa4>
 801012e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010132:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010136:	b922      	cbnz	r2, 8010142 <quorem+0xea>
 8010138:	3b04      	subs	r3, #4
 801013a:	429d      	cmp	r5, r3
 801013c:	461a      	mov	r2, r3
 801013e:	d30b      	bcc.n	8010158 <quorem+0x100>
 8010140:	613c      	str	r4, [r7, #16]
 8010142:	3601      	adds	r6, #1
 8010144:	4630      	mov	r0, r6
 8010146:	b003      	add	sp, #12
 8010148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801014c:	6812      	ldr	r2, [r2, #0]
 801014e:	3b04      	subs	r3, #4
 8010150:	2a00      	cmp	r2, #0
 8010152:	d1cb      	bne.n	80100ec <quorem+0x94>
 8010154:	3c01      	subs	r4, #1
 8010156:	e7c6      	b.n	80100e6 <quorem+0x8e>
 8010158:	6812      	ldr	r2, [r2, #0]
 801015a:	3b04      	subs	r3, #4
 801015c:	2a00      	cmp	r2, #0
 801015e:	d1ef      	bne.n	8010140 <quorem+0xe8>
 8010160:	3c01      	subs	r4, #1
 8010162:	e7ea      	b.n	801013a <quorem+0xe2>
 8010164:	2000      	movs	r0, #0
 8010166:	e7ee      	b.n	8010146 <quorem+0xee>

08010168 <_dtoa_r>:
 8010168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801016c:	69c7      	ldr	r7, [r0, #28]
 801016e:	b097      	sub	sp, #92	@ 0x5c
 8010170:	ed8d 0b04 	vstr	d0, [sp, #16]
 8010174:	ec55 4b10 	vmov	r4, r5, d0
 8010178:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801017a:	9107      	str	r1, [sp, #28]
 801017c:	4681      	mov	r9, r0
 801017e:	920c      	str	r2, [sp, #48]	@ 0x30
 8010180:	9311      	str	r3, [sp, #68]	@ 0x44
 8010182:	b97f      	cbnz	r7, 80101a4 <_dtoa_r+0x3c>
 8010184:	2010      	movs	r0, #16
 8010186:	f000 fe09 	bl	8010d9c <malloc>
 801018a:	4602      	mov	r2, r0
 801018c:	f8c9 001c 	str.w	r0, [r9, #28]
 8010190:	b920      	cbnz	r0, 801019c <_dtoa_r+0x34>
 8010192:	4ba9      	ldr	r3, [pc, #676]	@ (8010438 <_dtoa_r+0x2d0>)
 8010194:	21ef      	movs	r1, #239	@ 0xef
 8010196:	48a9      	ldr	r0, [pc, #676]	@ (801043c <_dtoa_r+0x2d4>)
 8010198:	f7ff ff40 	bl	801001c <__assert_func>
 801019c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80101a0:	6007      	str	r7, [r0, #0]
 80101a2:	60c7      	str	r7, [r0, #12]
 80101a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80101a8:	6819      	ldr	r1, [r3, #0]
 80101aa:	b159      	cbz	r1, 80101c4 <_dtoa_r+0x5c>
 80101ac:	685a      	ldr	r2, [r3, #4]
 80101ae:	604a      	str	r2, [r1, #4]
 80101b0:	2301      	movs	r3, #1
 80101b2:	4093      	lsls	r3, r2
 80101b4:	608b      	str	r3, [r1, #8]
 80101b6:	4648      	mov	r0, r9
 80101b8:	f000 fee6 	bl	8010f88 <_Bfree>
 80101bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80101c0:	2200      	movs	r2, #0
 80101c2:	601a      	str	r2, [r3, #0]
 80101c4:	1e2b      	subs	r3, r5, #0
 80101c6:	bfb9      	ittee	lt
 80101c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80101cc:	9305      	strlt	r3, [sp, #20]
 80101ce:	2300      	movge	r3, #0
 80101d0:	6033      	strge	r3, [r6, #0]
 80101d2:	9f05      	ldr	r7, [sp, #20]
 80101d4:	4b9a      	ldr	r3, [pc, #616]	@ (8010440 <_dtoa_r+0x2d8>)
 80101d6:	bfbc      	itt	lt
 80101d8:	2201      	movlt	r2, #1
 80101da:	6032      	strlt	r2, [r6, #0]
 80101dc:	43bb      	bics	r3, r7
 80101de:	d112      	bne.n	8010206 <_dtoa_r+0x9e>
 80101e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80101e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80101e6:	6013      	str	r3, [r2, #0]
 80101e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80101ec:	4323      	orrs	r3, r4
 80101ee:	f000 855a 	beq.w	8010ca6 <_dtoa_r+0xb3e>
 80101f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80101f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010454 <_dtoa_r+0x2ec>
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	f000 855c 	beq.w	8010cb6 <_dtoa_r+0xb4e>
 80101fe:	f10a 0303 	add.w	r3, sl, #3
 8010202:	f000 bd56 	b.w	8010cb2 <_dtoa_r+0xb4a>
 8010206:	ed9d 7b04 	vldr	d7, [sp, #16]
 801020a:	2200      	movs	r2, #0
 801020c:	ec51 0b17 	vmov	r0, r1, d7
 8010210:	2300      	movs	r3, #0
 8010212:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010216:	f7f0 fc57 	bl	8000ac8 <__aeabi_dcmpeq>
 801021a:	4680      	mov	r8, r0
 801021c:	b158      	cbz	r0, 8010236 <_dtoa_r+0xce>
 801021e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010220:	2301      	movs	r3, #1
 8010222:	6013      	str	r3, [r2, #0]
 8010224:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010226:	b113      	cbz	r3, 801022e <_dtoa_r+0xc6>
 8010228:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801022a:	4b86      	ldr	r3, [pc, #536]	@ (8010444 <_dtoa_r+0x2dc>)
 801022c:	6013      	str	r3, [r2, #0]
 801022e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010458 <_dtoa_r+0x2f0>
 8010232:	f000 bd40 	b.w	8010cb6 <_dtoa_r+0xb4e>
 8010236:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801023a:	aa14      	add	r2, sp, #80	@ 0x50
 801023c:	a915      	add	r1, sp, #84	@ 0x54
 801023e:	4648      	mov	r0, r9
 8010240:	f001 fa3e 	bl	80116c0 <__d2b>
 8010244:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010248:	9002      	str	r0, [sp, #8]
 801024a:	2e00      	cmp	r6, #0
 801024c:	d078      	beq.n	8010340 <_dtoa_r+0x1d8>
 801024e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010250:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8010254:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010258:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801025c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010260:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010264:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010268:	4619      	mov	r1, r3
 801026a:	2200      	movs	r2, #0
 801026c:	4b76      	ldr	r3, [pc, #472]	@ (8010448 <_dtoa_r+0x2e0>)
 801026e:	f7f0 f80b 	bl	8000288 <__aeabi_dsub>
 8010272:	a36b      	add	r3, pc, #428	@ (adr r3, 8010420 <_dtoa_r+0x2b8>)
 8010274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010278:	f7f0 f9be 	bl	80005f8 <__aeabi_dmul>
 801027c:	a36a      	add	r3, pc, #424	@ (adr r3, 8010428 <_dtoa_r+0x2c0>)
 801027e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010282:	f7f0 f803 	bl	800028c <__adddf3>
 8010286:	4604      	mov	r4, r0
 8010288:	4630      	mov	r0, r6
 801028a:	460d      	mov	r5, r1
 801028c:	f7f0 f94a 	bl	8000524 <__aeabi_i2d>
 8010290:	a367      	add	r3, pc, #412	@ (adr r3, 8010430 <_dtoa_r+0x2c8>)
 8010292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010296:	f7f0 f9af 	bl	80005f8 <__aeabi_dmul>
 801029a:	4602      	mov	r2, r0
 801029c:	460b      	mov	r3, r1
 801029e:	4620      	mov	r0, r4
 80102a0:	4629      	mov	r1, r5
 80102a2:	f7ef fff3 	bl	800028c <__adddf3>
 80102a6:	4604      	mov	r4, r0
 80102a8:	460d      	mov	r5, r1
 80102aa:	f7f0 fc55 	bl	8000b58 <__aeabi_d2iz>
 80102ae:	2200      	movs	r2, #0
 80102b0:	4607      	mov	r7, r0
 80102b2:	2300      	movs	r3, #0
 80102b4:	4620      	mov	r0, r4
 80102b6:	4629      	mov	r1, r5
 80102b8:	f7f0 fc10 	bl	8000adc <__aeabi_dcmplt>
 80102bc:	b140      	cbz	r0, 80102d0 <_dtoa_r+0x168>
 80102be:	4638      	mov	r0, r7
 80102c0:	f7f0 f930 	bl	8000524 <__aeabi_i2d>
 80102c4:	4622      	mov	r2, r4
 80102c6:	462b      	mov	r3, r5
 80102c8:	f7f0 fbfe 	bl	8000ac8 <__aeabi_dcmpeq>
 80102cc:	b900      	cbnz	r0, 80102d0 <_dtoa_r+0x168>
 80102ce:	3f01      	subs	r7, #1
 80102d0:	2f16      	cmp	r7, #22
 80102d2:	d852      	bhi.n	801037a <_dtoa_r+0x212>
 80102d4:	4b5d      	ldr	r3, [pc, #372]	@ (801044c <_dtoa_r+0x2e4>)
 80102d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80102da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80102e2:	f7f0 fbfb 	bl	8000adc <__aeabi_dcmplt>
 80102e6:	2800      	cmp	r0, #0
 80102e8:	d049      	beq.n	801037e <_dtoa_r+0x216>
 80102ea:	3f01      	subs	r7, #1
 80102ec:	2300      	movs	r3, #0
 80102ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80102f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80102f2:	1b9b      	subs	r3, r3, r6
 80102f4:	1e5a      	subs	r2, r3, #1
 80102f6:	bf45      	ittet	mi
 80102f8:	f1c3 0301 	rsbmi	r3, r3, #1
 80102fc:	9300      	strmi	r3, [sp, #0]
 80102fe:	2300      	movpl	r3, #0
 8010300:	2300      	movmi	r3, #0
 8010302:	9206      	str	r2, [sp, #24]
 8010304:	bf54      	ite	pl
 8010306:	9300      	strpl	r3, [sp, #0]
 8010308:	9306      	strmi	r3, [sp, #24]
 801030a:	2f00      	cmp	r7, #0
 801030c:	db39      	blt.n	8010382 <_dtoa_r+0x21a>
 801030e:	9b06      	ldr	r3, [sp, #24]
 8010310:	970d      	str	r7, [sp, #52]	@ 0x34
 8010312:	443b      	add	r3, r7
 8010314:	9306      	str	r3, [sp, #24]
 8010316:	2300      	movs	r3, #0
 8010318:	9308      	str	r3, [sp, #32]
 801031a:	9b07      	ldr	r3, [sp, #28]
 801031c:	2b09      	cmp	r3, #9
 801031e:	d863      	bhi.n	80103e8 <_dtoa_r+0x280>
 8010320:	2b05      	cmp	r3, #5
 8010322:	bfc4      	itt	gt
 8010324:	3b04      	subgt	r3, #4
 8010326:	9307      	strgt	r3, [sp, #28]
 8010328:	9b07      	ldr	r3, [sp, #28]
 801032a:	f1a3 0302 	sub.w	r3, r3, #2
 801032e:	bfcc      	ite	gt
 8010330:	2400      	movgt	r4, #0
 8010332:	2401      	movle	r4, #1
 8010334:	2b03      	cmp	r3, #3
 8010336:	d863      	bhi.n	8010400 <_dtoa_r+0x298>
 8010338:	e8df f003 	tbb	[pc, r3]
 801033c:	2b375452 	.word	0x2b375452
 8010340:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010344:	441e      	add	r6, r3
 8010346:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801034a:	2b20      	cmp	r3, #32
 801034c:	bfc1      	itttt	gt
 801034e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010352:	409f      	lslgt	r7, r3
 8010354:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010358:	fa24 f303 	lsrgt.w	r3, r4, r3
 801035c:	bfd6      	itet	le
 801035e:	f1c3 0320 	rsble	r3, r3, #32
 8010362:	ea47 0003 	orrgt.w	r0, r7, r3
 8010366:	fa04 f003 	lslle.w	r0, r4, r3
 801036a:	f7f0 f8cb 	bl	8000504 <__aeabi_ui2d>
 801036e:	2201      	movs	r2, #1
 8010370:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010374:	3e01      	subs	r6, #1
 8010376:	9212      	str	r2, [sp, #72]	@ 0x48
 8010378:	e776      	b.n	8010268 <_dtoa_r+0x100>
 801037a:	2301      	movs	r3, #1
 801037c:	e7b7      	b.n	80102ee <_dtoa_r+0x186>
 801037e:	9010      	str	r0, [sp, #64]	@ 0x40
 8010380:	e7b6      	b.n	80102f0 <_dtoa_r+0x188>
 8010382:	9b00      	ldr	r3, [sp, #0]
 8010384:	1bdb      	subs	r3, r3, r7
 8010386:	9300      	str	r3, [sp, #0]
 8010388:	427b      	negs	r3, r7
 801038a:	9308      	str	r3, [sp, #32]
 801038c:	2300      	movs	r3, #0
 801038e:	930d      	str	r3, [sp, #52]	@ 0x34
 8010390:	e7c3      	b.n	801031a <_dtoa_r+0x1b2>
 8010392:	2301      	movs	r3, #1
 8010394:	9309      	str	r3, [sp, #36]	@ 0x24
 8010396:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010398:	eb07 0b03 	add.w	fp, r7, r3
 801039c:	f10b 0301 	add.w	r3, fp, #1
 80103a0:	2b01      	cmp	r3, #1
 80103a2:	9303      	str	r3, [sp, #12]
 80103a4:	bfb8      	it	lt
 80103a6:	2301      	movlt	r3, #1
 80103a8:	e006      	b.n	80103b8 <_dtoa_r+0x250>
 80103aa:	2301      	movs	r3, #1
 80103ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80103ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	dd28      	ble.n	8010406 <_dtoa_r+0x29e>
 80103b4:	469b      	mov	fp, r3
 80103b6:	9303      	str	r3, [sp, #12]
 80103b8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80103bc:	2100      	movs	r1, #0
 80103be:	2204      	movs	r2, #4
 80103c0:	f102 0514 	add.w	r5, r2, #20
 80103c4:	429d      	cmp	r5, r3
 80103c6:	d926      	bls.n	8010416 <_dtoa_r+0x2ae>
 80103c8:	6041      	str	r1, [r0, #4]
 80103ca:	4648      	mov	r0, r9
 80103cc:	f000 fd9c 	bl	8010f08 <_Balloc>
 80103d0:	4682      	mov	sl, r0
 80103d2:	2800      	cmp	r0, #0
 80103d4:	d142      	bne.n	801045c <_dtoa_r+0x2f4>
 80103d6:	4b1e      	ldr	r3, [pc, #120]	@ (8010450 <_dtoa_r+0x2e8>)
 80103d8:	4602      	mov	r2, r0
 80103da:	f240 11af 	movw	r1, #431	@ 0x1af
 80103de:	e6da      	b.n	8010196 <_dtoa_r+0x2e>
 80103e0:	2300      	movs	r3, #0
 80103e2:	e7e3      	b.n	80103ac <_dtoa_r+0x244>
 80103e4:	2300      	movs	r3, #0
 80103e6:	e7d5      	b.n	8010394 <_dtoa_r+0x22c>
 80103e8:	2401      	movs	r4, #1
 80103ea:	2300      	movs	r3, #0
 80103ec:	9307      	str	r3, [sp, #28]
 80103ee:	9409      	str	r4, [sp, #36]	@ 0x24
 80103f0:	f04f 3bff 	mov.w	fp, #4294967295
 80103f4:	2200      	movs	r2, #0
 80103f6:	f8cd b00c 	str.w	fp, [sp, #12]
 80103fa:	2312      	movs	r3, #18
 80103fc:	920c      	str	r2, [sp, #48]	@ 0x30
 80103fe:	e7db      	b.n	80103b8 <_dtoa_r+0x250>
 8010400:	2301      	movs	r3, #1
 8010402:	9309      	str	r3, [sp, #36]	@ 0x24
 8010404:	e7f4      	b.n	80103f0 <_dtoa_r+0x288>
 8010406:	f04f 0b01 	mov.w	fp, #1
 801040a:	f8cd b00c 	str.w	fp, [sp, #12]
 801040e:	465b      	mov	r3, fp
 8010410:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010414:	e7d0      	b.n	80103b8 <_dtoa_r+0x250>
 8010416:	3101      	adds	r1, #1
 8010418:	0052      	lsls	r2, r2, #1
 801041a:	e7d1      	b.n	80103c0 <_dtoa_r+0x258>
 801041c:	f3af 8000 	nop.w
 8010420:	636f4361 	.word	0x636f4361
 8010424:	3fd287a7 	.word	0x3fd287a7
 8010428:	8b60c8b3 	.word	0x8b60c8b3
 801042c:	3fc68a28 	.word	0x3fc68a28
 8010430:	509f79fb 	.word	0x509f79fb
 8010434:	3fd34413 	.word	0x3fd34413
 8010438:	08013d30 	.word	0x08013d30
 801043c:	08013e21 	.word	0x08013e21
 8010440:	7ff00000 	.word	0x7ff00000
 8010444:	08013db0 	.word	0x08013db0
 8010448:	3ff80000 	.word	0x3ff80000
 801044c:	08013f98 	.word	0x08013f98
 8010450:	08013e79 	.word	0x08013e79
 8010454:	08013e1d 	.word	0x08013e1d
 8010458:	08013daf 	.word	0x08013daf
 801045c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010460:	6018      	str	r0, [r3, #0]
 8010462:	9b03      	ldr	r3, [sp, #12]
 8010464:	2b0e      	cmp	r3, #14
 8010466:	f200 80a1 	bhi.w	80105ac <_dtoa_r+0x444>
 801046a:	2c00      	cmp	r4, #0
 801046c:	f000 809e 	beq.w	80105ac <_dtoa_r+0x444>
 8010470:	2f00      	cmp	r7, #0
 8010472:	dd33      	ble.n	80104dc <_dtoa_r+0x374>
 8010474:	4b9c      	ldr	r3, [pc, #624]	@ (80106e8 <_dtoa_r+0x580>)
 8010476:	f007 020f 	and.w	r2, r7, #15
 801047a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801047e:	ed93 7b00 	vldr	d7, [r3]
 8010482:	05f8      	lsls	r0, r7, #23
 8010484:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010488:	ea4f 1427 	mov.w	r4, r7, asr #4
 801048c:	d516      	bpl.n	80104bc <_dtoa_r+0x354>
 801048e:	4b97      	ldr	r3, [pc, #604]	@ (80106ec <_dtoa_r+0x584>)
 8010490:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010494:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010498:	f7f0 f9d8 	bl	800084c <__aeabi_ddiv>
 801049c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80104a0:	f004 040f 	and.w	r4, r4, #15
 80104a4:	2603      	movs	r6, #3
 80104a6:	4d91      	ldr	r5, [pc, #580]	@ (80106ec <_dtoa_r+0x584>)
 80104a8:	b954      	cbnz	r4, 80104c0 <_dtoa_r+0x358>
 80104aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80104ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80104b2:	f7f0 f9cb 	bl	800084c <__aeabi_ddiv>
 80104b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80104ba:	e028      	b.n	801050e <_dtoa_r+0x3a6>
 80104bc:	2602      	movs	r6, #2
 80104be:	e7f2      	b.n	80104a6 <_dtoa_r+0x33e>
 80104c0:	07e1      	lsls	r1, r4, #31
 80104c2:	d508      	bpl.n	80104d6 <_dtoa_r+0x36e>
 80104c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80104c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80104cc:	f7f0 f894 	bl	80005f8 <__aeabi_dmul>
 80104d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80104d4:	3601      	adds	r6, #1
 80104d6:	1064      	asrs	r4, r4, #1
 80104d8:	3508      	adds	r5, #8
 80104da:	e7e5      	b.n	80104a8 <_dtoa_r+0x340>
 80104dc:	f000 80af 	beq.w	801063e <_dtoa_r+0x4d6>
 80104e0:	427c      	negs	r4, r7
 80104e2:	4b81      	ldr	r3, [pc, #516]	@ (80106e8 <_dtoa_r+0x580>)
 80104e4:	4d81      	ldr	r5, [pc, #516]	@ (80106ec <_dtoa_r+0x584>)
 80104e6:	f004 020f 	and.w	r2, r4, #15
 80104ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80104ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80104f6:	f7f0 f87f 	bl	80005f8 <__aeabi_dmul>
 80104fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80104fe:	1124      	asrs	r4, r4, #4
 8010500:	2300      	movs	r3, #0
 8010502:	2602      	movs	r6, #2
 8010504:	2c00      	cmp	r4, #0
 8010506:	f040 808f 	bne.w	8010628 <_dtoa_r+0x4c0>
 801050a:	2b00      	cmp	r3, #0
 801050c:	d1d3      	bne.n	80104b6 <_dtoa_r+0x34e>
 801050e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010510:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010514:	2b00      	cmp	r3, #0
 8010516:	f000 8094 	beq.w	8010642 <_dtoa_r+0x4da>
 801051a:	4b75      	ldr	r3, [pc, #468]	@ (80106f0 <_dtoa_r+0x588>)
 801051c:	2200      	movs	r2, #0
 801051e:	4620      	mov	r0, r4
 8010520:	4629      	mov	r1, r5
 8010522:	f7f0 fadb 	bl	8000adc <__aeabi_dcmplt>
 8010526:	2800      	cmp	r0, #0
 8010528:	f000 808b 	beq.w	8010642 <_dtoa_r+0x4da>
 801052c:	9b03      	ldr	r3, [sp, #12]
 801052e:	2b00      	cmp	r3, #0
 8010530:	f000 8087 	beq.w	8010642 <_dtoa_r+0x4da>
 8010534:	f1bb 0f00 	cmp.w	fp, #0
 8010538:	dd34      	ble.n	80105a4 <_dtoa_r+0x43c>
 801053a:	4620      	mov	r0, r4
 801053c:	4b6d      	ldr	r3, [pc, #436]	@ (80106f4 <_dtoa_r+0x58c>)
 801053e:	2200      	movs	r2, #0
 8010540:	4629      	mov	r1, r5
 8010542:	f7f0 f859 	bl	80005f8 <__aeabi_dmul>
 8010546:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801054a:	f107 38ff 	add.w	r8, r7, #4294967295
 801054e:	3601      	adds	r6, #1
 8010550:	465c      	mov	r4, fp
 8010552:	4630      	mov	r0, r6
 8010554:	f7ef ffe6 	bl	8000524 <__aeabi_i2d>
 8010558:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801055c:	f7f0 f84c 	bl	80005f8 <__aeabi_dmul>
 8010560:	4b65      	ldr	r3, [pc, #404]	@ (80106f8 <_dtoa_r+0x590>)
 8010562:	2200      	movs	r2, #0
 8010564:	f7ef fe92 	bl	800028c <__adddf3>
 8010568:	4605      	mov	r5, r0
 801056a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801056e:	2c00      	cmp	r4, #0
 8010570:	d16a      	bne.n	8010648 <_dtoa_r+0x4e0>
 8010572:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010576:	4b61      	ldr	r3, [pc, #388]	@ (80106fc <_dtoa_r+0x594>)
 8010578:	2200      	movs	r2, #0
 801057a:	f7ef fe85 	bl	8000288 <__aeabi_dsub>
 801057e:	4602      	mov	r2, r0
 8010580:	460b      	mov	r3, r1
 8010582:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010586:	462a      	mov	r2, r5
 8010588:	4633      	mov	r3, r6
 801058a:	f7f0 fac5 	bl	8000b18 <__aeabi_dcmpgt>
 801058e:	2800      	cmp	r0, #0
 8010590:	f040 8298 	bne.w	8010ac4 <_dtoa_r+0x95c>
 8010594:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010598:	462a      	mov	r2, r5
 801059a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801059e:	f7f0 fa9d 	bl	8000adc <__aeabi_dcmplt>
 80105a2:	bb38      	cbnz	r0, 80105f4 <_dtoa_r+0x48c>
 80105a4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80105a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80105ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	f2c0 8157 	blt.w	8010862 <_dtoa_r+0x6fa>
 80105b4:	2f0e      	cmp	r7, #14
 80105b6:	f300 8154 	bgt.w	8010862 <_dtoa_r+0x6fa>
 80105ba:	4b4b      	ldr	r3, [pc, #300]	@ (80106e8 <_dtoa_r+0x580>)
 80105bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80105c0:	ed93 7b00 	vldr	d7, [r3]
 80105c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	ed8d 7b00 	vstr	d7, [sp]
 80105cc:	f280 80e5 	bge.w	801079a <_dtoa_r+0x632>
 80105d0:	9b03      	ldr	r3, [sp, #12]
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	f300 80e1 	bgt.w	801079a <_dtoa_r+0x632>
 80105d8:	d10c      	bne.n	80105f4 <_dtoa_r+0x48c>
 80105da:	4b48      	ldr	r3, [pc, #288]	@ (80106fc <_dtoa_r+0x594>)
 80105dc:	2200      	movs	r2, #0
 80105de:	ec51 0b17 	vmov	r0, r1, d7
 80105e2:	f7f0 f809 	bl	80005f8 <__aeabi_dmul>
 80105e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80105ea:	f7f0 fa8b 	bl	8000b04 <__aeabi_dcmpge>
 80105ee:	2800      	cmp	r0, #0
 80105f0:	f000 8266 	beq.w	8010ac0 <_dtoa_r+0x958>
 80105f4:	2400      	movs	r4, #0
 80105f6:	4625      	mov	r5, r4
 80105f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80105fa:	4656      	mov	r6, sl
 80105fc:	ea6f 0803 	mvn.w	r8, r3
 8010600:	2700      	movs	r7, #0
 8010602:	4621      	mov	r1, r4
 8010604:	4648      	mov	r0, r9
 8010606:	f000 fcbf 	bl	8010f88 <_Bfree>
 801060a:	2d00      	cmp	r5, #0
 801060c:	f000 80bd 	beq.w	801078a <_dtoa_r+0x622>
 8010610:	b12f      	cbz	r7, 801061e <_dtoa_r+0x4b6>
 8010612:	42af      	cmp	r7, r5
 8010614:	d003      	beq.n	801061e <_dtoa_r+0x4b6>
 8010616:	4639      	mov	r1, r7
 8010618:	4648      	mov	r0, r9
 801061a:	f000 fcb5 	bl	8010f88 <_Bfree>
 801061e:	4629      	mov	r1, r5
 8010620:	4648      	mov	r0, r9
 8010622:	f000 fcb1 	bl	8010f88 <_Bfree>
 8010626:	e0b0      	b.n	801078a <_dtoa_r+0x622>
 8010628:	07e2      	lsls	r2, r4, #31
 801062a:	d505      	bpl.n	8010638 <_dtoa_r+0x4d0>
 801062c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010630:	f7ef ffe2 	bl	80005f8 <__aeabi_dmul>
 8010634:	3601      	adds	r6, #1
 8010636:	2301      	movs	r3, #1
 8010638:	1064      	asrs	r4, r4, #1
 801063a:	3508      	adds	r5, #8
 801063c:	e762      	b.n	8010504 <_dtoa_r+0x39c>
 801063e:	2602      	movs	r6, #2
 8010640:	e765      	b.n	801050e <_dtoa_r+0x3a6>
 8010642:	9c03      	ldr	r4, [sp, #12]
 8010644:	46b8      	mov	r8, r7
 8010646:	e784      	b.n	8010552 <_dtoa_r+0x3ea>
 8010648:	4b27      	ldr	r3, [pc, #156]	@ (80106e8 <_dtoa_r+0x580>)
 801064a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801064c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010650:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010654:	4454      	add	r4, sl
 8010656:	2900      	cmp	r1, #0
 8010658:	d054      	beq.n	8010704 <_dtoa_r+0x59c>
 801065a:	4929      	ldr	r1, [pc, #164]	@ (8010700 <_dtoa_r+0x598>)
 801065c:	2000      	movs	r0, #0
 801065e:	f7f0 f8f5 	bl	800084c <__aeabi_ddiv>
 8010662:	4633      	mov	r3, r6
 8010664:	462a      	mov	r2, r5
 8010666:	f7ef fe0f 	bl	8000288 <__aeabi_dsub>
 801066a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801066e:	4656      	mov	r6, sl
 8010670:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010674:	f7f0 fa70 	bl	8000b58 <__aeabi_d2iz>
 8010678:	4605      	mov	r5, r0
 801067a:	f7ef ff53 	bl	8000524 <__aeabi_i2d>
 801067e:	4602      	mov	r2, r0
 8010680:	460b      	mov	r3, r1
 8010682:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010686:	f7ef fdff 	bl	8000288 <__aeabi_dsub>
 801068a:	3530      	adds	r5, #48	@ 0x30
 801068c:	4602      	mov	r2, r0
 801068e:	460b      	mov	r3, r1
 8010690:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010694:	f806 5b01 	strb.w	r5, [r6], #1
 8010698:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801069c:	f7f0 fa1e 	bl	8000adc <__aeabi_dcmplt>
 80106a0:	2800      	cmp	r0, #0
 80106a2:	d172      	bne.n	801078a <_dtoa_r+0x622>
 80106a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80106a8:	4911      	ldr	r1, [pc, #68]	@ (80106f0 <_dtoa_r+0x588>)
 80106aa:	2000      	movs	r0, #0
 80106ac:	f7ef fdec 	bl	8000288 <__aeabi_dsub>
 80106b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80106b4:	f7f0 fa12 	bl	8000adc <__aeabi_dcmplt>
 80106b8:	2800      	cmp	r0, #0
 80106ba:	f040 80b4 	bne.w	8010826 <_dtoa_r+0x6be>
 80106be:	42a6      	cmp	r6, r4
 80106c0:	f43f af70 	beq.w	80105a4 <_dtoa_r+0x43c>
 80106c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80106c8:	4b0a      	ldr	r3, [pc, #40]	@ (80106f4 <_dtoa_r+0x58c>)
 80106ca:	2200      	movs	r2, #0
 80106cc:	f7ef ff94 	bl	80005f8 <__aeabi_dmul>
 80106d0:	4b08      	ldr	r3, [pc, #32]	@ (80106f4 <_dtoa_r+0x58c>)
 80106d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80106d6:	2200      	movs	r2, #0
 80106d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80106dc:	f7ef ff8c 	bl	80005f8 <__aeabi_dmul>
 80106e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80106e4:	e7c4      	b.n	8010670 <_dtoa_r+0x508>
 80106e6:	bf00      	nop
 80106e8:	08013f98 	.word	0x08013f98
 80106ec:	08013f70 	.word	0x08013f70
 80106f0:	3ff00000 	.word	0x3ff00000
 80106f4:	40240000 	.word	0x40240000
 80106f8:	401c0000 	.word	0x401c0000
 80106fc:	40140000 	.word	0x40140000
 8010700:	3fe00000 	.word	0x3fe00000
 8010704:	4631      	mov	r1, r6
 8010706:	4628      	mov	r0, r5
 8010708:	f7ef ff76 	bl	80005f8 <__aeabi_dmul>
 801070c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010710:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010712:	4656      	mov	r6, sl
 8010714:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010718:	f7f0 fa1e 	bl	8000b58 <__aeabi_d2iz>
 801071c:	4605      	mov	r5, r0
 801071e:	f7ef ff01 	bl	8000524 <__aeabi_i2d>
 8010722:	4602      	mov	r2, r0
 8010724:	460b      	mov	r3, r1
 8010726:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801072a:	f7ef fdad 	bl	8000288 <__aeabi_dsub>
 801072e:	3530      	adds	r5, #48	@ 0x30
 8010730:	f806 5b01 	strb.w	r5, [r6], #1
 8010734:	4602      	mov	r2, r0
 8010736:	460b      	mov	r3, r1
 8010738:	42a6      	cmp	r6, r4
 801073a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801073e:	f04f 0200 	mov.w	r2, #0
 8010742:	d124      	bne.n	801078e <_dtoa_r+0x626>
 8010744:	4baf      	ldr	r3, [pc, #700]	@ (8010a04 <_dtoa_r+0x89c>)
 8010746:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801074a:	f7ef fd9f 	bl	800028c <__adddf3>
 801074e:	4602      	mov	r2, r0
 8010750:	460b      	mov	r3, r1
 8010752:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010756:	f7f0 f9df 	bl	8000b18 <__aeabi_dcmpgt>
 801075a:	2800      	cmp	r0, #0
 801075c:	d163      	bne.n	8010826 <_dtoa_r+0x6be>
 801075e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010762:	49a8      	ldr	r1, [pc, #672]	@ (8010a04 <_dtoa_r+0x89c>)
 8010764:	2000      	movs	r0, #0
 8010766:	f7ef fd8f 	bl	8000288 <__aeabi_dsub>
 801076a:	4602      	mov	r2, r0
 801076c:	460b      	mov	r3, r1
 801076e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010772:	f7f0 f9b3 	bl	8000adc <__aeabi_dcmplt>
 8010776:	2800      	cmp	r0, #0
 8010778:	f43f af14 	beq.w	80105a4 <_dtoa_r+0x43c>
 801077c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801077e:	1e73      	subs	r3, r6, #1
 8010780:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010782:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010786:	2b30      	cmp	r3, #48	@ 0x30
 8010788:	d0f8      	beq.n	801077c <_dtoa_r+0x614>
 801078a:	4647      	mov	r7, r8
 801078c:	e03b      	b.n	8010806 <_dtoa_r+0x69e>
 801078e:	4b9e      	ldr	r3, [pc, #632]	@ (8010a08 <_dtoa_r+0x8a0>)
 8010790:	f7ef ff32 	bl	80005f8 <__aeabi_dmul>
 8010794:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010798:	e7bc      	b.n	8010714 <_dtoa_r+0x5ac>
 801079a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801079e:	4656      	mov	r6, sl
 80107a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80107a4:	4620      	mov	r0, r4
 80107a6:	4629      	mov	r1, r5
 80107a8:	f7f0 f850 	bl	800084c <__aeabi_ddiv>
 80107ac:	f7f0 f9d4 	bl	8000b58 <__aeabi_d2iz>
 80107b0:	4680      	mov	r8, r0
 80107b2:	f7ef feb7 	bl	8000524 <__aeabi_i2d>
 80107b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80107ba:	f7ef ff1d 	bl	80005f8 <__aeabi_dmul>
 80107be:	4602      	mov	r2, r0
 80107c0:	460b      	mov	r3, r1
 80107c2:	4620      	mov	r0, r4
 80107c4:	4629      	mov	r1, r5
 80107c6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80107ca:	f7ef fd5d 	bl	8000288 <__aeabi_dsub>
 80107ce:	f806 4b01 	strb.w	r4, [r6], #1
 80107d2:	9d03      	ldr	r5, [sp, #12]
 80107d4:	eba6 040a 	sub.w	r4, r6, sl
 80107d8:	42a5      	cmp	r5, r4
 80107da:	4602      	mov	r2, r0
 80107dc:	460b      	mov	r3, r1
 80107de:	d133      	bne.n	8010848 <_dtoa_r+0x6e0>
 80107e0:	f7ef fd54 	bl	800028c <__adddf3>
 80107e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80107e8:	4604      	mov	r4, r0
 80107ea:	460d      	mov	r5, r1
 80107ec:	f7f0 f994 	bl	8000b18 <__aeabi_dcmpgt>
 80107f0:	b9c0      	cbnz	r0, 8010824 <_dtoa_r+0x6bc>
 80107f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80107f6:	4620      	mov	r0, r4
 80107f8:	4629      	mov	r1, r5
 80107fa:	f7f0 f965 	bl	8000ac8 <__aeabi_dcmpeq>
 80107fe:	b110      	cbz	r0, 8010806 <_dtoa_r+0x69e>
 8010800:	f018 0f01 	tst.w	r8, #1
 8010804:	d10e      	bne.n	8010824 <_dtoa_r+0x6bc>
 8010806:	9902      	ldr	r1, [sp, #8]
 8010808:	4648      	mov	r0, r9
 801080a:	f000 fbbd 	bl	8010f88 <_Bfree>
 801080e:	2300      	movs	r3, #0
 8010810:	7033      	strb	r3, [r6, #0]
 8010812:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010814:	3701      	adds	r7, #1
 8010816:	601f      	str	r7, [r3, #0]
 8010818:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801081a:	2b00      	cmp	r3, #0
 801081c:	f000 824b 	beq.w	8010cb6 <_dtoa_r+0xb4e>
 8010820:	601e      	str	r6, [r3, #0]
 8010822:	e248      	b.n	8010cb6 <_dtoa_r+0xb4e>
 8010824:	46b8      	mov	r8, r7
 8010826:	4633      	mov	r3, r6
 8010828:	461e      	mov	r6, r3
 801082a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801082e:	2a39      	cmp	r2, #57	@ 0x39
 8010830:	d106      	bne.n	8010840 <_dtoa_r+0x6d8>
 8010832:	459a      	cmp	sl, r3
 8010834:	d1f8      	bne.n	8010828 <_dtoa_r+0x6c0>
 8010836:	2230      	movs	r2, #48	@ 0x30
 8010838:	f108 0801 	add.w	r8, r8, #1
 801083c:	f88a 2000 	strb.w	r2, [sl]
 8010840:	781a      	ldrb	r2, [r3, #0]
 8010842:	3201      	adds	r2, #1
 8010844:	701a      	strb	r2, [r3, #0]
 8010846:	e7a0      	b.n	801078a <_dtoa_r+0x622>
 8010848:	4b6f      	ldr	r3, [pc, #444]	@ (8010a08 <_dtoa_r+0x8a0>)
 801084a:	2200      	movs	r2, #0
 801084c:	f7ef fed4 	bl	80005f8 <__aeabi_dmul>
 8010850:	2200      	movs	r2, #0
 8010852:	2300      	movs	r3, #0
 8010854:	4604      	mov	r4, r0
 8010856:	460d      	mov	r5, r1
 8010858:	f7f0 f936 	bl	8000ac8 <__aeabi_dcmpeq>
 801085c:	2800      	cmp	r0, #0
 801085e:	d09f      	beq.n	80107a0 <_dtoa_r+0x638>
 8010860:	e7d1      	b.n	8010806 <_dtoa_r+0x69e>
 8010862:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010864:	2a00      	cmp	r2, #0
 8010866:	f000 80ea 	beq.w	8010a3e <_dtoa_r+0x8d6>
 801086a:	9a07      	ldr	r2, [sp, #28]
 801086c:	2a01      	cmp	r2, #1
 801086e:	f300 80cd 	bgt.w	8010a0c <_dtoa_r+0x8a4>
 8010872:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010874:	2a00      	cmp	r2, #0
 8010876:	f000 80c1 	beq.w	80109fc <_dtoa_r+0x894>
 801087a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801087e:	9c08      	ldr	r4, [sp, #32]
 8010880:	9e00      	ldr	r6, [sp, #0]
 8010882:	9a00      	ldr	r2, [sp, #0]
 8010884:	441a      	add	r2, r3
 8010886:	9200      	str	r2, [sp, #0]
 8010888:	9a06      	ldr	r2, [sp, #24]
 801088a:	2101      	movs	r1, #1
 801088c:	441a      	add	r2, r3
 801088e:	4648      	mov	r0, r9
 8010890:	9206      	str	r2, [sp, #24]
 8010892:	f000 fc77 	bl	8011184 <__i2b>
 8010896:	4605      	mov	r5, r0
 8010898:	b166      	cbz	r6, 80108b4 <_dtoa_r+0x74c>
 801089a:	9b06      	ldr	r3, [sp, #24]
 801089c:	2b00      	cmp	r3, #0
 801089e:	dd09      	ble.n	80108b4 <_dtoa_r+0x74c>
 80108a0:	42b3      	cmp	r3, r6
 80108a2:	9a00      	ldr	r2, [sp, #0]
 80108a4:	bfa8      	it	ge
 80108a6:	4633      	movge	r3, r6
 80108a8:	1ad2      	subs	r2, r2, r3
 80108aa:	9200      	str	r2, [sp, #0]
 80108ac:	9a06      	ldr	r2, [sp, #24]
 80108ae:	1af6      	subs	r6, r6, r3
 80108b0:	1ad3      	subs	r3, r2, r3
 80108b2:	9306      	str	r3, [sp, #24]
 80108b4:	9b08      	ldr	r3, [sp, #32]
 80108b6:	b30b      	cbz	r3, 80108fc <_dtoa_r+0x794>
 80108b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	f000 80c6 	beq.w	8010a4c <_dtoa_r+0x8e4>
 80108c0:	2c00      	cmp	r4, #0
 80108c2:	f000 80c0 	beq.w	8010a46 <_dtoa_r+0x8de>
 80108c6:	4629      	mov	r1, r5
 80108c8:	4622      	mov	r2, r4
 80108ca:	4648      	mov	r0, r9
 80108cc:	f000 fd12 	bl	80112f4 <__pow5mult>
 80108d0:	9a02      	ldr	r2, [sp, #8]
 80108d2:	4601      	mov	r1, r0
 80108d4:	4605      	mov	r5, r0
 80108d6:	4648      	mov	r0, r9
 80108d8:	f000 fc6a 	bl	80111b0 <__multiply>
 80108dc:	9902      	ldr	r1, [sp, #8]
 80108de:	4680      	mov	r8, r0
 80108e0:	4648      	mov	r0, r9
 80108e2:	f000 fb51 	bl	8010f88 <_Bfree>
 80108e6:	9b08      	ldr	r3, [sp, #32]
 80108e8:	1b1b      	subs	r3, r3, r4
 80108ea:	9308      	str	r3, [sp, #32]
 80108ec:	f000 80b1 	beq.w	8010a52 <_dtoa_r+0x8ea>
 80108f0:	9a08      	ldr	r2, [sp, #32]
 80108f2:	4641      	mov	r1, r8
 80108f4:	4648      	mov	r0, r9
 80108f6:	f000 fcfd 	bl	80112f4 <__pow5mult>
 80108fa:	9002      	str	r0, [sp, #8]
 80108fc:	2101      	movs	r1, #1
 80108fe:	4648      	mov	r0, r9
 8010900:	f000 fc40 	bl	8011184 <__i2b>
 8010904:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010906:	4604      	mov	r4, r0
 8010908:	2b00      	cmp	r3, #0
 801090a:	f000 81d8 	beq.w	8010cbe <_dtoa_r+0xb56>
 801090e:	461a      	mov	r2, r3
 8010910:	4601      	mov	r1, r0
 8010912:	4648      	mov	r0, r9
 8010914:	f000 fcee 	bl	80112f4 <__pow5mult>
 8010918:	9b07      	ldr	r3, [sp, #28]
 801091a:	2b01      	cmp	r3, #1
 801091c:	4604      	mov	r4, r0
 801091e:	f300 809f 	bgt.w	8010a60 <_dtoa_r+0x8f8>
 8010922:	9b04      	ldr	r3, [sp, #16]
 8010924:	2b00      	cmp	r3, #0
 8010926:	f040 8097 	bne.w	8010a58 <_dtoa_r+0x8f0>
 801092a:	9b05      	ldr	r3, [sp, #20]
 801092c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010930:	2b00      	cmp	r3, #0
 8010932:	f040 8093 	bne.w	8010a5c <_dtoa_r+0x8f4>
 8010936:	9b05      	ldr	r3, [sp, #20]
 8010938:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801093c:	0d1b      	lsrs	r3, r3, #20
 801093e:	051b      	lsls	r3, r3, #20
 8010940:	b133      	cbz	r3, 8010950 <_dtoa_r+0x7e8>
 8010942:	9b00      	ldr	r3, [sp, #0]
 8010944:	3301      	adds	r3, #1
 8010946:	9300      	str	r3, [sp, #0]
 8010948:	9b06      	ldr	r3, [sp, #24]
 801094a:	3301      	adds	r3, #1
 801094c:	9306      	str	r3, [sp, #24]
 801094e:	2301      	movs	r3, #1
 8010950:	9308      	str	r3, [sp, #32]
 8010952:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010954:	2b00      	cmp	r3, #0
 8010956:	f000 81b8 	beq.w	8010cca <_dtoa_r+0xb62>
 801095a:	6923      	ldr	r3, [r4, #16]
 801095c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010960:	6918      	ldr	r0, [r3, #16]
 8010962:	f000 fbc3 	bl	80110ec <__hi0bits>
 8010966:	f1c0 0020 	rsb	r0, r0, #32
 801096a:	9b06      	ldr	r3, [sp, #24]
 801096c:	4418      	add	r0, r3
 801096e:	f010 001f 	ands.w	r0, r0, #31
 8010972:	f000 8082 	beq.w	8010a7a <_dtoa_r+0x912>
 8010976:	f1c0 0320 	rsb	r3, r0, #32
 801097a:	2b04      	cmp	r3, #4
 801097c:	dd73      	ble.n	8010a66 <_dtoa_r+0x8fe>
 801097e:	9b00      	ldr	r3, [sp, #0]
 8010980:	f1c0 001c 	rsb	r0, r0, #28
 8010984:	4403      	add	r3, r0
 8010986:	9300      	str	r3, [sp, #0]
 8010988:	9b06      	ldr	r3, [sp, #24]
 801098a:	4403      	add	r3, r0
 801098c:	4406      	add	r6, r0
 801098e:	9306      	str	r3, [sp, #24]
 8010990:	9b00      	ldr	r3, [sp, #0]
 8010992:	2b00      	cmp	r3, #0
 8010994:	dd05      	ble.n	80109a2 <_dtoa_r+0x83a>
 8010996:	9902      	ldr	r1, [sp, #8]
 8010998:	461a      	mov	r2, r3
 801099a:	4648      	mov	r0, r9
 801099c:	f000 fd04 	bl	80113a8 <__lshift>
 80109a0:	9002      	str	r0, [sp, #8]
 80109a2:	9b06      	ldr	r3, [sp, #24]
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	dd05      	ble.n	80109b4 <_dtoa_r+0x84c>
 80109a8:	4621      	mov	r1, r4
 80109aa:	461a      	mov	r2, r3
 80109ac:	4648      	mov	r0, r9
 80109ae:	f000 fcfb 	bl	80113a8 <__lshift>
 80109b2:	4604      	mov	r4, r0
 80109b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d061      	beq.n	8010a7e <_dtoa_r+0x916>
 80109ba:	9802      	ldr	r0, [sp, #8]
 80109bc:	4621      	mov	r1, r4
 80109be:	f000 fd5f 	bl	8011480 <__mcmp>
 80109c2:	2800      	cmp	r0, #0
 80109c4:	da5b      	bge.n	8010a7e <_dtoa_r+0x916>
 80109c6:	2300      	movs	r3, #0
 80109c8:	9902      	ldr	r1, [sp, #8]
 80109ca:	220a      	movs	r2, #10
 80109cc:	4648      	mov	r0, r9
 80109ce:	f000 fafd 	bl	8010fcc <__multadd>
 80109d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109d4:	9002      	str	r0, [sp, #8]
 80109d6:	f107 38ff 	add.w	r8, r7, #4294967295
 80109da:	2b00      	cmp	r3, #0
 80109dc:	f000 8177 	beq.w	8010cce <_dtoa_r+0xb66>
 80109e0:	4629      	mov	r1, r5
 80109e2:	2300      	movs	r3, #0
 80109e4:	220a      	movs	r2, #10
 80109e6:	4648      	mov	r0, r9
 80109e8:	f000 faf0 	bl	8010fcc <__multadd>
 80109ec:	f1bb 0f00 	cmp.w	fp, #0
 80109f0:	4605      	mov	r5, r0
 80109f2:	dc6f      	bgt.n	8010ad4 <_dtoa_r+0x96c>
 80109f4:	9b07      	ldr	r3, [sp, #28]
 80109f6:	2b02      	cmp	r3, #2
 80109f8:	dc49      	bgt.n	8010a8e <_dtoa_r+0x926>
 80109fa:	e06b      	b.n	8010ad4 <_dtoa_r+0x96c>
 80109fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80109fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010a02:	e73c      	b.n	801087e <_dtoa_r+0x716>
 8010a04:	3fe00000 	.word	0x3fe00000
 8010a08:	40240000 	.word	0x40240000
 8010a0c:	9b03      	ldr	r3, [sp, #12]
 8010a0e:	1e5c      	subs	r4, r3, #1
 8010a10:	9b08      	ldr	r3, [sp, #32]
 8010a12:	42a3      	cmp	r3, r4
 8010a14:	db09      	blt.n	8010a2a <_dtoa_r+0x8c2>
 8010a16:	1b1c      	subs	r4, r3, r4
 8010a18:	9b03      	ldr	r3, [sp, #12]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	f6bf af30 	bge.w	8010880 <_dtoa_r+0x718>
 8010a20:	9b00      	ldr	r3, [sp, #0]
 8010a22:	9a03      	ldr	r2, [sp, #12]
 8010a24:	1a9e      	subs	r6, r3, r2
 8010a26:	2300      	movs	r3, #0
 8010a28:	e72b      	b.n	8010882 <_dtoa_r+0x71a>
 8010a2a:	9b08      	ldr	r3, [sp, #32]
 8010a2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010a2e:	9408      	str	r4, [sp, #32]
 8010a30:	1ae3      	subs	r3, r4, r3
 8010a32:	441a      	add	r2, r3
 8010a34:	9e00      	ldr	r6, [sp, #0]
 8010a36:	9b03      	ldr	r3, [sp, #12]
 8010a38:	920d      	str	r2, [sp, #52]	@ 0x34
 8010a3a:	2400      	movs	r4, #0
 8010a3c:	e721      	b.n	8010882 <_dtoa_r+0x71a>
 8010a3e:	9c08      	ldr	r4, [sp, #32]
 8010a40:	9e00      	ldr	r6, [sp, #0]
 8010a42:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8010a44:	e728      	b.n	8010898 <_dtoa_r+0x730>
 8010a46:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8010a4a:	e751      	b.n	80108f0 <_dtoa_r+0x788>
 8010a4c:	9a08      	ldr	r2, [sp, #32]
 8010a4e:	9902      	ldr	r1, [sp, #8]
 8010a50:	e750      	b.n	80108f4 <_dtoa_r+0x78c>
 8010a52:	f8cd 8008 	str.w	r8, [sp, #8]
 8010a56:	e751      	b.n	80108fc <_dtoa_r+0x794>
 8010a58:	2300      	movs	r3, #0
 8010a5a:	e779      	b.n	8010950 <_dtoa_r+0x7e8>
 8010a5c:	9b04      	ldr	r3, [sp, #16]
 8010a5e:	e777      	b.n	8010950 <_dtoa_r+0x7e8>
 8010a60:	2300      	movs	r3, #0
 8010a62:	9308      	str	r3, [sp, #32]
 8010a64:	e779      	b.n	801095a <_dtoa_r+0x7f2>
 8010a66:	d093      	beq.n	8010990 <_dtoa_r+0x828>
 8010a68:	9a00      	ldr	r2, [sp, #0]
 8010a6a:	331c      	adds	r3, #28
 8010a6c:	441a      	add	r2, r3
 8010a6e:	9200      	str	r2, [sp, #0]
 8010a70:	9a06      	ldr	r2, [sp, #24]
 8010a72:	441a      	add	r2, r3
 8010a74:	441e      	add	r6, r3
 8010a76:	9206      	str	r2, [sp, #24]
 8010a78:	e78a      	b.n	8010990 <_dtoa_r+0x828>
 8010a7a:	4603      	mov	r3, r0
 8010a7c:	e7f4      	b.n	8010a68 <_dtoa_r+0x900>
 8010a7e:	9b03      	ldr	r3, [sp, #12]
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	46b8      	mov	r8, r7
 8010a84:	dc20      	bgt.n	8010ac8 <_dtoa_r+0x960>
 8010a86:	469b      	mov	fp, r3
 8010a88:	9b07      	ldr	r3, [sp, #28]
 8010a8a:	2b02      	cmp	r3, #2
 8010a8c:	dd1e      	ble.n	8010acc <_dtoa_r+0x964>
 8010a8e:	f1bb 0f00 	cmp.w	fp, #0
 8010a92:	f47f adb1 	bne.w	80105f8 <_dtoa_r+0x490>
 8010a96:	4621      	mov	r1, r4
 8010a98:	465b      	mov	r3, fp
 8010a9a:	2205      	movs	r2, #5
 8010a9c:	4648      	mov	r0, r9
 8010a9e:	f000 fa95 	bl	8010fcc <__multadd>
 8010aa2:	4601      	mov	r1, r0
 8010aa4:	4604      	mov	r4, r0
 8010aa6:	9802      	ldr	r0, [sp, #8]
 8010aa8:	f000 fcea 	bl	8011480 <__mcmp>
 8010aac:	2800      	cmp	r0, #0
 8010aae:	f77f ada3 	ble.w	80105f8 <_dtoa_r+0x490>
 8010ab2:	4656      	mov	r6, sl
 8010ab4:	2331      	movs	r3, #49	@ 0x31
 8010ab6:	f806 3b01 	strb.w	r3, [r6], #1
 8010aba:	f108 0801 	add.w	r8, r8, #1
 8010abe:	e59f      	b.n	8010600 <_dtoa_r+0x498>
 8010ac0:	9c03      	ldr	r4, [sp, #12]
 8010ac2:	46b8      	mov	r8, r7
 8010ac4:	4625      	mov	r5, r4
 8010ac6:	e7f4      	b.n	8010ab2 <_dtoa_r+0x94a>
 8010ac8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8010acc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	f000 8101 	beq.w	8010cd6 <_dtoa_r+0xb6e>
 8010ad4:	2e00      	cmp	r6, #0
 8010ad6:	dd05      	ble.n	8010ae4 <_dtoa_r+0x97c>
 8010ad8:	4629      	mov	r1, r5
 8010ada:	4632      	mov	r2, r6
 8010adc:	4648      	mov	r0, r9
 8010ade:	f000 fc63 	bl	80113a8 <__lshift>
 8010ae2:	4605      	mov	r5, r0
 8010ae4:	9b08      	ldr	r3, [sp, #32]
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d05c      	beq.n	8010ba4 <_dtoa_r+0xa3c>
 8010aea:	6869      	ldr	r1, [r5, #4]
 8010aec:	4648      	mov	r0, r9
 8010aee:	f000 fa0b 	bl	8010f08 <_Balloc>
 8010af2:	4606      	mov	r6, r0
 8010af4:	b928      	cbnz	r0, 8010b02 <_dtoa_r+0x99a>
 8010af6:	4b82      	ldr	r3, [pc, #520]	@ (8010d00 <_dtoa_r+0xb98>)
 8010af8:	4602      	mov	r2, r0
 8010afa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010afe:	f7ff bb4a 	b.w	8010196 <_dtoa_r+0x2e>
 8010b02:	692a      	ldr	r2, [r5, #16]
 8010b04:	3202      	adds	r2, #2
 8010b06:	0092      	lsls	r2, r2, #2
 8010b08:	f105 010c 	add.w	r1, r5, #12
 8010b0c:	300c      	adds	r0, #12
 8010b0e:	f7ff fa70 	bl	800fff2 <memcpy>
 8010b12:	2201      	movs	r2, #1
 8010b14:	4631      	mov	r1, r6
 8010b16:	4648      	mov	r0, r9
 8010b18:	f000 fc46 	bl	80113a8 <__lshift>
 8010b1c:	f10a 0301 	add.w	r3, sl, #1
 8010b20:	9300      	str	r3, [sp, #0]
 8010b22:	eb0a 030b 	add.w	r3, sl, fp
 8010b26:	9308      	str	r3, [sp, #32]
 8010b28:	9b04      	ldr	r3, [sp, #16]
 8010b2a:	f003 0301 	and.w	r3, r3, #1
 8010b2e:	462f      	mov	r7, r5
 8010b30:	9306      	str	r3, [sp, #24]
 8010b32:	4605      	mov	r5, r0
 8010b34:	9b00      	ldr	r3, [sp, #0]
 8010b36:	9802      	ldr	r0, [sp, #8]
 8010b38:	4621      	mov	r1, r4
 8010b3a:	f103 3bff 	add.w	fp, r3, #4294967295
 8010b3e:	f7ff fa8b 	bl	8010058 <quorem>
 8010b42:	4603      	mov	r3, r0
 8010b44:	3330      	adds	r3, #48	@ 0x30
 8010b46:	9003      	str	r0, [sp, #12]
 8010b48:	4639      	mov	r1, r7
 8010b4a:	9802      	ldr	r0, [sp, #8]
 8010b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b4e:	f000 fc97 	bl	8011480 <__mcmp>
 8010b52:	462a      	mov	r2, r5
 8010b54:	9004      	str	r0, [sp, #16]
 8010b56:	4621      	mov	r1, r4
 8010b58:	4648      	mov	r0, r9
 8010b5a:	f000 fcad 	bl	80114b8 <__mdiff>
 8010b5e:	68c2      	ldr	r2, [r0, #12]
 8010b60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b62:	4606      	mov	r6, r0
 8010b64:	bb02      	cbnz	r2, 8010ba8 <_dtoa_r+0xa40>
 8010b66:	4601      	mov	r1, r0
 8010b68:	9802      	ldr	r0, [sp, #8]
 8010b6a:	f000 fc89 	bl	8011480 <__mcmp>
 8010b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b70:	4602      	mov	r2, r0
 8010b72:	4631      	mov	r1, r6
 8010b74:	4648      	mov	r0, r9
 8010b76:	920c      	str	r2, [sp, #48]	@ 0x30
 8010b78:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b7a:	f000 fa05 	bl	8010f88 <_Bfree>
 8010b7e:	9b07      	ldr	r3, [sp, #28]
 8010b80:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010b82:	9e00      	ldr	r6, [sp, #0]
 8010b84:	ea42 0103 	orr.w	r1, r2, r3
 8010b88:	9b06      	ldr	r3, [sp, #24]
 8010b8a:	4319      	orrs	r1, r3
 8010b8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b8e:	d10d      	bne.n	8010bac <_dtoa_r+0xa44>
 8010b90:	2b39      	cmp	r3, #57	@ 0x39
 8010b92:	d027      	beq.n	8010be4 <_dtoa_r+0xa7c>
 8010b94:	9a04      	ldr	r2, [sp, #16]
 8010b96:	2a00      	cmp	r2, #0
 8010b98:	dd01      	ble.n	8010b9e <_dtoa_r+0xa36>
 8010b9a:	9b03      	ldr	r3, [sp, #12]
 8010b9c:	3331      	adds	r3, #49	@ 0x31
 8010b9e:	f88b 3000 	strb.w	r3, [fp]
 8010ba2:	e52e      	b.n	8010602 <_dtoa_r+0x49a>
 8010ba4:	4628      	mov	r0, r5
 8010ba6:	e7b9      	b.n	8010b1c <_dtoa_r+0x9b4>
 8010ba8:	2201      	movs	r2, #1
 8010baa:	e7e2      	b.n	8010b72 <_dtoa_r+0xa0a>
 8010bac:	9904      	ldr	r1, [sp, #16]
 8010bae:	2900      	cmp	r1, #0
 8010bb0:	db04      	blt.n	8010bbc <_dtoa_r+0xa54>
 8010bb2:	9807      	ldr	r0, [sp, #28]
 8010bb4:	4301      	orrs	r1, r0
 8010bb6:	9806      	ldr	r0, [sp, #24]
 8010bb8:	4301      	orrs	r1, r0
 8010bba:	d120      	bne.n	8010bfe <_dtoa_r+0xa96>
 8010bbc:	2a00      	cmp	r2, #0
 8010bbe:	ddee      	ble.n	8010b9e <_dtoa_r+0xa36>
 8010bc0:	9902      	ldr	r1, [sp, #8]
 8010bc2:	9300      	str	r3, [sp, #0]
 8010bc4:	2201      	movs	r2, #1
 8010bc6:	4648      	mov	r0, r9
 8010bc8:	f000 fbee 	bl	80113a8 <__lshift>
 8010bcc:	4621      	mov	r1, r4
 8010bce:	9002      	str	r0, [sp, #8]
 8010bd0:	f000 fc56 	bl	8011480 <__mcmp>
 8010bd4:	2800      	cmp	r0, #0
 8010bd6:	9b00      	ldr	r3, [sp, #0]
 8010bd8:	dc02      	bgt.n	8010be0 <_dtoa_r+0xa78>
 8010bda:	d1e0      	bne.n	8010b9e <_dtoa_r+0xa36>
 8010bdc:	07da      	lsls	r2, r3, #31
 8010bde:	d5de      	bpl.n	8010b9e <_dtoa_r+0xa36>
 8010be0:	2b39      	cmp	r3, #57	@ 0x39
 8010be2:	d1da      	bne.n	8010b9a <_dtoa_r+0xa32>
 8010be4:	2339      	movs	r3, #57	@ 0x39
 8010be6:	f88b 3000 	strb.w	r3, [fp]
 8010bea:	4633      	mov	r3, r6
 8010bec:	461e      	mov	r6, r3
 8010bee:	3b01      	subs	r3, #1
 8010bf0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010bf4:	2a39      	cmp	r2, #57	@ 0x39
 8010bf6:	d04e      	beq.n	8010c96 <_dtoa_r+0xb2e>
 8010bf8:	3201      	adds	r2, #1
 8010bfa:	701a      	strb	r2, [r3, #0]
 8010bfc:	e501      	b.n	8010602 <_dtoa_r+0x49a>
 8010bfe:	2a00      	cmp	r2, #0
 8010c00:	dd03      	ble.n	8010c0a <_dtoa_r+0xaa2>
 8010c02:	2b39      	cmp	r3, #57	@ 0x39
 8010c04:	d0ee      	beq.n	8010be4 <_dtoa_r+0xa7c>
 8010c06:	3301      	adds	r3, #1
 8010c08:	e7c9      	b.n	8010b9e <_dtoa_r+0xa36>
 8010c0a:	9a00      	ldr	r2, [sp, #0]
 8010c0c:	9908      	ldr	r1, [sp, #32]
 8010c0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010c12:	428a      	cmp	r2, r1
 8010c14:	d028      	beq.n	8010c68 <_dtoa_r+0xb00>
 8010c16:	9902      	ldr	r1, [sp, #8]
 8010c18:	2300      	movs	r3, #0
 8010c1a:	220a      	movs	r2, #10
 8010c1c:	4648      	mov	r0, r9
 8010c1e:	f000 f9d5 	bl	8010fcc <__multadd>
 8010c22:	42af      	cmp	r7, r5
 8010c24:	9002      	str	r0, [sp, #8]
 8010c26:	f04f 0300 	mov.w	r3, #0
 8010c2a:	f04f 020a 	mov.w	r2, #10
 8010c2e:	4639      	mov	r1, r7
 8010c30:	4648      	mov	r0, r9
 8010c32:	d107      	bne.n	8010c44 <_dtoa_r+0xadc>
 8010c34:	f000 f9ca 	bl	8010fcc <__multadd>
 8010c38:	4607      	mov	r7, r0
 8010c3a:	4605      	mov	r5, r0
 8010c3c:	9b00      	ldr	r3, [sp, #0]
 8010c3e:	3301      	adds	r3, #1
 8010c40:	9300      	str	r3, [sp, #0]
 8010c42:	e777      	b.n	8010b34 <_dtoa_r+0x9cc>
 8010c44:	f000 f9c2 	bl	8010fcc <__multadd>
 8010c48:	4629      	mov	r1, r5
 8010c4a:	4607      	mov	r7, r0
 8010c4c:	2300      	movs	r3, #0
 8010c4e:	220a      	movs	r2, #10
 8010c50:	4648      	mov	r0, r9
 8010c52:	f000 f9bb 	bl	8010fcc <__multadd>
 8010c56:	4605      	mov	r5, r0
 8010c58:	e7f0      	b.n	8010c3c <_dtoa_r+0xad4>
 8010c5a:	f1bb 0f00 	cmp.w	fp, #0
 8010c5e:	bfcc      	ite	gt
 8010c60:	465e      	movgt	r6, fp
 8010c62:	2601      	movle	r6, #1
 8010c64:	4456      	add	r6, sl
 8010c66:	2700      	movs	r7, #0
 8010c68:	9902      	ldr	r1, [sp, #8]
 8010c6a:	9300      	str	r3, [sp, #0]
 8010c6c:	2201      	movs	r2, #1
 8010c6e:	4648      	mov	r0, r9
 8010c70:	f000 fb9a 	bl	80113a8 <__lshift>
 8010c74:	4621      	mov	r1, r4
 8010c76:	9002      	str	r0, [sp, #8]
 8010c78:	f000 fc02 	bl	8011480 <__mcmp>
 8010c7c:	2800      	cmp	r0, #0
 8010c7e:	dcb4      	bgt.n	8010bea <_dtoa_r+0xa82>
 8010c80:	d102      	bne.n	8010c88 <_dtoa_r+0xb20>
 8010c82:	9b00      	ldr	r3, [sp, #0]
 8010c84:	07db      	lsls	r3, r3, #31
 8010c86:	d4b0      	bmi.n	8010bea <_dtoa_r+0xa82>
 8010c88:	4633      	mov	r3, r6
 8010c8a:	461e      	mov	r6, r3
 8010c8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010c90:	2a30      	cmp	r2, #48	@ 0x30
 8010c92:	d0fa      	beq.n	8010c8a <_dtoa_r+0xb22>
 8010c94:	e4b5      	b.n	8010602 <_dtoa_r+0x49a>
 8010c96:	459a      	cmp	sl, r3
 8010c98:	d1a8      	bne.n	8010bec <_dtoa_r+0xa84>
 8010c9a:	2331      	movs	r3, #49	@ 0x31
 8010c9c:	f108 0801 	add.w	r8, r8, #1
 8010ca0:	f88a 3000 	strb.w	r3, [sl]
 8010ca4:	e4ad      	b.n	8010602 <_dtoa_r+0x49a>
 8010ca6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010ca8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8010d04 <_dtoa_r+0xb9c>
 8010cac:	b11b      	cbz	r3, 8010cb6 <_dtoa_r+0xb4e>
 8010cae:	f10a 0308 	add.w	r3, sl, #8
 8010cb2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010cb4:	6013      	str	r3, [r2, #0]
 8010cb6:	4650      	mov	r0, sl
 8010cb8:	b017      	add	sp, #92	@ 0x5c
 8010cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cbe:	9b07      	ldr	r3, [sp, #28]
 8010cc0:	2b01      	cmp	r3, #1
 8010cc2:	f77f ae2e 	ble.w	8010922 <_dtoa_r+0x7ba>
 8010cc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010cc8:	9308      	str	r3, [sp, #32]
 8010cca:	2001      	movs	r0, #1
 8010ccc:	e64d      	b.n	801096a <_dtoa_r+0x802>
 8010cce:	f1bb 0f00 	cmp.w	fp, #0
 8010cd2:	f77f aed9 	ble.w	8010a88 <_dtoa_r+0x920>
 8010cd6:	4656      	mov	r6, sl
 8010cd8:	9802      	ldr	r0, [sp, #8]
 8010cda:	4621      	mov	r1, r4
 8010cdc:	f7ff f9bc 	bl	8010058 <quorem>
 8010ce0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8010ce4:	f806 3b01 	strb.w	r3, [r6], #1
 8010ce8:	eba6 020a 	sub.w	r2, r6, sl
 8010cec:	4593      	cmp	fp, r2
 8010cee:	ddb4      	ble.n	8010c5a <_dtoa_r+0xaf2>
 8010cf0:	9902      	ldr	r1, [sp, #8]
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	220a      	movs	r2, #10
 8010cf6:	4648      	mov	r0, r9
 8010cf8:	f000 f968 	bl	8010fcc <__multadd>
 8010cfc:	9002      	str	r0, [sp, #8]
 8010cfe:	e7eb      	b.n	8010cd8 <_dtoa_r+0xb70>
 8010d00:	08013e79 	.word	0x08013e79
 8010d04:	08013e14 	.word	0x08013e14

08010d08 <_free_r>:
 8010d08:	b538      	push	{r3, r4, r5, lr}
 8010d0a:	4605      	mov	r5, r0
 8010d0c:	2900      	cmp	r1, #0
 8010d0e:	d041      	beq.n	8010d94 <_free_r+0x8c>
 8010d10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010d14:	1f0c      	subs	r4, r1, #4
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	bfb8      	it	lt
 8010d1a:	18e4      	addlt	r4, r4, r3
 8010d1c:	f000 f8e8 	bl	8010ef0 <__malloc_lock>
 8010d20:	4a1d      	ldr	r2, [pc, #116]	@ (8010d98 <_free_r+0x90>)
 8010d22:	6813      	ldr	r3, [r2, #0]
 8010d24:	b933      	cbnz	r3, 8010d34 <_free_r+0x2c>
 8010d26:	6063      	str	r3, [r4, #4]
 8010d28:	6014      	str	r4, [r2, #0]
 8010d2a:	4628      	mov	r0, r5
 8010d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d30:	f000 b8e4 	b.w	8010efc <__malloc_unlock>
 8010d34:	42a3      	cmp	r3, r4
 8010d36:	d908      	bls.n	8010d4a <_free_r+0x42>
 8010d38:	6820      	ldr	r0, [r4, #0]
 8010d3a:	1821      	adds	r1, r4, r0
 8010d3c:	428b      	cmp	r3, r1
 8010d3e:	bf01      	itttt	eq
 8010d40:	6819      	ldreq	r1, [r3, #0]
 8010d42:	685b      	ldreq	r3, [r3, #4]
 8010d44:	1809      	addeq	r1, r1, r0
 8010d46:	6021      	streq	r1, [r4, #0]
 8010d48:	e7ed      	b.n	8010d26 <_free_r+0x1e>
 8010d4a:	461a      	mov	r2, r3
 8010d4c:	685b      	ldr	r3, [r3, #4]
 8010d4e:	b10b      	cbz	r3, 8010d54 <_free_r+0x4c>
 8010d50:	42a3      	cmp	r3, r4
 8010d52:	d9fa      	bls.n	8010d4a <_free_r+0x42>
 8010d54:	6811      	ldr	r1, [r2, #0]
 8010d56:	1850      	adds	r0, r2, r1
 8010d58:	42a0      	cmp	r0, r4
 8010d5a:	d10b      	bne.n	8010d74 <_free_r+0x6c>
 8010d5c:	6820      	ldr	r0, [r4, #0]
 8010d5e:	4401      	add	r1, r0
 8010d60:	1850      	adds	r0, r2, r1
 8010d62:	4283      	cmp	r3, r0
 8010d64:	6011      	str	r1, [r2, #0]
 8010d66:	d1e0      	bne.n	8010d2a <_free_r+0x22>
 8010d68:	6818      	ldr	r0, [r3, #0]
 8010d6a:	685b      	ldr	r3, [r3, #4]
 8010d6c:	6053      	str	r3, [r2, #4]
 8010d6e:	4408      	add	r0, r1
 8010d70:	6010      	str	r0, [r2, #0]
 8010d72:	e7da      	b.n	8010d2a <_free_r+0x22>
 8010d74:	d902      	bls.n	8010d7c <_free_r+0x74>
 8010d76:	230c      	movs	r3, #12
 8010d78:	602b      	str	r3, [r5, #0]
 8010d7a:	e7d6      	b.n	8010d2a <_free_r+0x22>
 8010d7c:	6820      	ldr	r0, [r4, #0]
 8010d7e:	1821      	adds	r1, r4, r0
 8010d80:	428b      	cmp	r3, r1
 8010d82:	bf04      	itt	eq
 8010d84:	6819      	ldreq	r1, [r3, #0]
 8010d86:	685b      	ldreq	r3, [r3, #4]
 8010d88:	6063      	str	r3, [r4, #4]
 8010d8a:	bf04      	itt	eq
 8010d8c:	1809      	addeq	r1, r1, r0
 8010d8e:	6021      	streq	r1, [r4, #0]
 8010d90:	6054      	str	r4, [r2, #4]
 8010d92:	e7ca      	b.n	8010d2a <_free_r+0x22>
 8010d94:	bd38      	pop	{r3, r4, r5, pc}
 8010d96:	bf00      	nop
 8010d98:	20002ae8 	.word	0x20002ae8

08010d9c <malloc>:
 8010d9c:	4b02      	ldr	r3, [pc, #8]	@ (8010da8 <malloc+0xc>)
 8010d9e:	4601      	mov	r1, r0
 8010da0:	6818      	ldr	r0, [r3, #0]
 8010da2:	f000 b825 	b.w	8010df0 <_malloc_r>
 8010da6:	bf00      	nop
 8010da8:	20000108 	.word	0x20000108

08010dac <sbrk_aligned>:
 8010dac:	b570      	push	{r4, r5, r6, lr}
 8010dae:	4e0f      	ldr	r6, [pc, #60]	@ (8010dec <sbrk_aligned+0x40>)
 8010db0:	460c      	mov	r4, r1
 8010db2:	6831      	ldr	r1, [r6, #0]
 8010db4:	4605      	mov	r5, r0
 8010db6:	b911      	cbnz	r1, 8010dbe <sbrk_aligned+0x12>
 8010db8:	f001 ffdc 	bl	8012d74 <_sbrk_r>
 8010dbc:	6030      	str	r0, [r6, #0]
 8010dbe:	4621      	mov	r1, r4
 8010dc0:	4628      	mov	r0, r5
 8010dc2:	f001 ffd7 	bl	8012d74 <_sbrk_r>
 8010dc6:	1c43      	adds	r3, r0, #1
 8010dc8:	d103      	bne.n	8010dd2 <sbrk_aligned+0x26>
 8010dca:	f04f 34ff 	mov.w	r4, #4294967295
 8010dce:	4620      	mov	r0, r4
 8010dd0:	bd70      	pop	{r4, r5, r6, pc}
 8010dd2:	1cc4      	adds	r4, r0, #3
 8010dd4:	f024 0403 	bic.w	r4, r4, #3
 8010dd8:	42a0      	cmp	r0, r4
 8010dda:	d0f8      	beq.n	8010dce <sbrk_aligned+0x22>
 8010ddc:	1a21      	subs	r1, r4, r0
 8010dde:	4628      	mov	r0, r5
 8010de0:	f001 ffc8 	bl	8012d74 <_sbrk_r>
 8010de4:	3001      	adds	r0, #1
 8010de6:	d1f2      	bne.n	8010dce <sbrk_aligned+0x22>
 8010de8:	e7ef      	b.n	8010dca <sbrk_aligned+0x1e>
 8010dea:	bf00      	nop
 8010dec:	20002ae4 	.word	0x20002ae4

08010df0 <_malloc_r>:
 8010df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010df4:	1ccd      	adds	r5, r1, #3
 8010df6:	f025 0503 	bic.w	r5, r5, #3
 8010dfa:	3508      	adds	r5, #8
 8010dfc:	2d0c      	cmp	r5, #12
 8010dfe:	bf38      	it	cc
 8010e00:	250c      	movcc	r5, #12
 8010e02:	2d00      	cmp	r5, #0
 8010e04:	4606      	mov	r6, r0
 8010e06:	db01      	blt.n	8010e0c <_malloc_r+0x1c>
 8010e08:	42a9      	cmp	r1, r5
 8010e0a:	d904      	bls.n	8010e16 <_malloc_r+0x26>
 8010e0c:	230c      	movs	r3, #12
 8010e0e:	6033      	str	r3, [r6, #0]
 8010e10:	2000      	movs	r0, #0
 8010e12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010eec <_malloc_r+0xfc>
 8010e1a:	f000 f869 	bl	8010ef0 <__malloc_lock>
 8010e1e:	f8d8 3000 	ldr.w	r3, [r8]
 8010e22:	461c      	mov	r4, r3
 8010e24:	bb44      	cbnz	r4, 8010e78 <_malloc_r+0x88>
 8010e26:	4629      	mov	r1, r5
 8010e28:	4630      	mov	r0, r6
 8010e2a:	f7ff ffbf 	bl	8010dac <sbrk_aligned>
 8010e2e:	1c43      	adds	r3, r0, #1
 8010e30:	4604      	mov	r4, r0
 8010e32:	d158      	bne.n	8010ee6 <_malloc_r+0xf6>
 8010e34:	f8d8 4000 	ldr.w	r4, [r8]
 8010e38:	4627      	mov	r7, r4
 8010e3a:	2f00      	cmp	r7, #0
 8010e3c:	d143      	bne.n	8010ec6 <_malloc_r+0xd6>
 8010e3e:	2c00      	cmp	r4, #0
 8010e40:	d04b      	beq.n	8010eda <_malloc_r+0xea>
 8010e42:	6823      	ldr	r3, [r4, #0]
 8010e44:	4639      	mov	r1, r7
 8010e46:	4630      	mov	r0, r6
 8010e48:	eb04 0903 	add.w	r9, r4, r3
 8010e4c:	f001 ff92 	bl	8012d74 <_sbrk_r>
 8010e50:	4581      	cmp	r9, r0
 8010e52:	d142      	bne.n	8010eda <_malloc_r+0xea>
 8010e54:	6821      	ldr	r1, [r4, #0]
 8010e56:	1a6d      	subs	r5, r5, r1
 8010e58:	4629      	mov	r1, r5
 8010e5a:	4630      	mov	r0, r6
 8010e5c:	f7ff ffa6 	bl	8010dac <sbrk_aligned>
 8010e60:	3001      	adds	r0, #1
 8010e62:	d03a      	beq.n	8010eda <_malloc_r+0xea>
 8010e64:	6823      	ldr	r3, [r4, #0]
 8010e66:	442b      	add	r3, r5
 8010e68:	6023      	str	r3, [r4, #0]
 8010e6a:	f8d8 3000 	ldr.w	r3, [r8]
 8010e6e:	685a      	ldr	r2, [r3, #4]
 8010e70:	bb62      	cbnz	r2, 8010ecc <_malloc_r+0xdc>
 8010e72:	f8c8 7000 	str.w	r7, [r8]
 8010e76:	e00f      	b.n	8010e98 <_malloc_r+0xa8>
 8010e78:	6822      	ldr	r2, [r4, #0]
 8010e7a:	1b52      	subs	r2, r2, r5
 8010e7c:	d420      	bmi.n	8010ec0 <_malloc_r+0xd0>
 8010e7e:	2a0b      	cmp	r2, #11
 8010e80:	d917      	bls.n	8010eb2 <_malloc_r+0xc2>
 8010e82:	1961      	adds	r1, r4, r5
 8010e84:	42a3      	cmp	r3, r4
 8010e86:	6025      	str	r5, [r4, #0]
 8010e88:	bf18      	it	ne
 8010e8a:	6059      	strne	r1, [r3, #4]
 8010e8c:	6863      	ldr	r3, [r4, #4]
 8010e8e:	bf08      	it	eq
 8010e90:	f8c8 1000 	streq.w	r1, [r8]
 8010e94:	5162      	str	r2, [r4, r5]
 8010e96:	604b      	str	r3, [r1, #4]
 8010e98:	4630      	mov	r0, r6
 8010e9a:	f000 f82f 	bl	8010efc <__malloc_unlock>
 8010e9e:	f104 000b 	add.w	r0, r4, #11
 8010ea2:	1d23      	adds	r3, r4, #4
 8010ea4:	f020 0007 	bic.w	r0, r0, #7
 8010ea8:	1ac2      	subs	r2, r0, r3
 8010eaa:	bf1c      	itt	ne
 8010eac:	1a1b      	subne	r3, r3, r0
 8010eae:	50a3      	strne	r3, [r4, r2]
 8010eb0:	e7af      	b.n	8010e12 <_malloc_r+0x22>
 8010eb2:	6862      	ldr	r2, [r4, #4]
 8010eb4:	42a3      	cmp	r3, r4
 8010eb6:	bf0c      	ite	eq
 8010eb8:	f8c8 2000 	streq.w	r2, [r8]
 8010ebc:	605a      	strne	r2, [r3, #4]
 8010ebe:	e7eb      	b.n	8010e98 <_malloc_r+0xa8>
 8010ec0:	4623      	mov	r3, r4
 8010ec2:	6864      	ldr	r4, [r4, #4]
 8010ec4:	e7ae      	b.n	8010e24 <_malloc_r+0x34>
 8010ec6:	463c      	mov	r4, r7
 8010ec8:	687f      	ldr	r7, [r7, #4]
 8010eca:	e7b6      	b.n	8010e3a <_malloc_r+0x4a>
 8010ecc:	461a      	mov	r2, r3
 8010ece:	685b      	ldr	r3, [r3, #4]
 8010ed0:	42a3      	cmp	r3, r4
 8010ed2:	d1fb      	bne.n	8010ecc <_malloc_r+0xdc>
 8010ed4:	2300      	movs	r3, #0
 8010ed6:	6053      	str	r3, [r2, #4]
 8010ed8:	e7de      	b.n	8010e98 <_malloc_r+0xa8>
 8010eda:	230c      	movs	r3, #12
 8010edc:	6033      	str	r3, [r6, #0]
 8010ede:	4630      	mov	r0, r6
 8010ee0:	f000 f80c 	bl	8010efc <__malloc_unlock>
 8010ee4:	e794      	b.n	8010e10 <_malloc_r+0x20>
 8010ee6:	6005      	str	r5, [r0, #0]
 8010ee8:	e7d6      	b.n	8010e98 <_malloc_r+0xa8>
 8010eea:	bf00      	nop
 8010eec:	20002ae8 	.word	0x20002ae8

08010ef0 <__malloc_lock>:
 8010ef0:	4801      	ldr	r0, [pc, #4]	@ (8010ef8 <__malloc_lock+0x8>)
 8010ef2:	f7ff b87c 	b.w	800ffee <__retarget_lock_acquire_recursive>
 8010ef6:	bf00      	nop
 8010ef8:	20002ae0 	.word	0x20002ae0

08010efc <__malloc_unlock>:
 8010efc:	4801      	ldr	r0, [pc, #4]	@ (8010f04 <__malloc_unlock+0x8>)
 8010efe:	f7ff b877 	b.w	800fff0 <__retarget_lock_release_recursive>
 8010f02:	bf00      	nop
 8010f04:	20002ae0 	.word	0x20002ae0

08010f08 <_Balloc>:
 8010f08:	b570      	push	{r4, r5, r6, lr}
 8010f0a:	69c6      	ldr	r6, [r0, #28]
 8010f0c:	4604      	mov	r4, r0
 8010f0e:	460d      	mov	r5, r1
 8010f10:	b976      	cbnz	r6, 8010f30 <_Balloc+0x28>
 8010f12:	2010      	movs	r0, #16
 8010f14:	f7ff ff42 	bl	8010d9c <malloc>
 8010f18:	4602      	mov	r2, r0
 8010f1a:	61e0      	str	r0, [r4, #28]
 8010f1c:	b920      	cbnz	r0, 8010f28 <_Balloc+0x20>
 8010f1e:	4b18      	ldr	r3, [pc, #96]	@ (8010f80 <_Balloc+0x78>)
 8010f20:	4818      	ldr	r0, [pc, #96]	@ (8010f84 <_Balloc+0x7c>)
 8010f22:	216b      	movs	r1, #107	@ 0x6b
 8010f24:	f7ff f87a 	bl	801001c <__assert_func>
 8010f28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010f2c:	6006      	str	r6, [r0, #0]
 8010f2e:	60c6      	str	r6, [r0, #12]
 8010f30:	69e6      	ldr	r6, [r4, #28]
 8010f32:	68f3      	ldr	r3, [r6, #12]
 8010f34:	b183      	cbz	r3, 8010f58 <_Balloc+0x50>
 8010f36:	69e3      	ldr	r3, [r4, #28]
 8010f38:	68db      	ldr	r3, [r3, #12]
 8010f3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010f3e:	b9b8      	cbnz	r0, 8010f70 <_Balloc+0x68>
 8010f40:	2101      	movs	r1, #1
 8010f42:	fa01 f605 	lsl.w	r6, r1, r5
 8010f46:	1d72      	adds	r2, r6, #5
 8010f48:	0092      	lsls	r2, r2, #2
 8010f4a:	4620      	mov	r0, r4
 8010f4c:	f001 ff33 	bl	8012db6 <_calloc_r>
 8010f50:	b160      	cbz	r0, 8010f6c <_Balloc+0x64>
 8010f52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010f56:	e00e      	b.n	8010f76 <_Balloc+0x6e>
 8010f58:	2221      	movs	r2, #33	@ 0x21
 8010f5a:	2104      	movs	r1, #4
 8010f5c:	4620      	mov	r0, r4
 8010f5e:	f001 ff2a 	bl	8012db6 <_calloc_r>
 8010f62:	69e3      	ldr	r3, [r4, #28]
 8010f64:	60f0      	str	r0, [r6, #12]
 8010f66:	68db      	ldr	r3, [r3, #12]
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d1e4      	bne.n	8010f36 <_Balloc+0x2e>
 8010f6c:	2000      	movs	r0, #0
 8010f6e:	bd70      	pop	{r4, r5, r6, pc}
 8010f70:	6802      	ldr	r2, [r0, #0]
 8010f72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010f76:	2300      	movs	r3, #0
 8010f78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010f7c:	e7f7      	b.n	8010f6e <_Balloc+0x66>
 8010f7e:	bf00      	nop
 8010f80:	08013d30 	.word	0x08013d30
 8010f84:	08013e8a 	.word	0x08013e8a

08010f88 <_Bfree>:
 8010f88:	b570      	push	{r4, r5, r6, lr}
 8010f8a:	69c6      	ldr	r6, [r0, #28]
 8010f8c:	4605      	mov	r5, r0
 8010f8e:	460c      	mov	r4, r1
 8010f90:	b976      	cbnz	r6, 8010fb0 <_Bfree+0x28>
 8010f92:	2010      	movs	r0, #16
 8010f94:	f7ff ff02 	bl	8010d9c <malloc>
 8010f98:	4602      	mov	r2, r0
 8010f9a:	61e8      	str	r0, [r5, #28]
 8010f9c:	b920      	cbnz	r0, 8010fa8 <_Bfree+0x20>
 8010f9e:	4b09      	ldr	r3, [pc, #36]	@ (8010fc4 <_Bfree+0x3c>)
 8010fa0:	4809      	ldr	r0, [pc, #36]	@ (8010fc8 <_Bfree+0x40>)
 8010fa2:	218f      	movs	r1, #143	@ 0x8f
 8010fa4:	f7ff f83a 	bl	801001c <__assert_func>
 8010fa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010fac:	6006      	str	r6, [r0, #0]
 8010fae:	60c6      	str	r6, [r0, #12]
 8010fb0:	b13c      	cbz	r4, 8010fc2 <_Bfree+0x3a>
 8010fb2:	69eb      	ldr	r3, [r5, #28]
 8010fb4:	6862      	ldr	r2, [r4, #4]
 8010fb6:	68db      	ldr	r3, [r3, #12]
 8010fb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010fbc:	6021      	str	r1, [r4, #0]
 8010fbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010fc2:	bd70      	pop	{r4, r5, r6, pc}
 8010fc4:	08013d30 	.word	0x08013d30
 8010fc8:	08013e8a 	.word	0x08013e8a

08010fcc <__multadd>:
 8010fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010fd0:	690d      	ldr	r5, [r1, #16]
 8010fd2:	4607      	mov	r7, r0
 8010fd4:	460c      	mov	r4, r1
 8010fd6:	461e      	mov	r6, r3
 8010fd8:	f101 0c14 	add.w	ip, r1, #20
 8010fdc:	2000      	movs	r0, #0
 8010fde:	f8dc 3000 	ldr.w	r3, [ip]
 8010fe2:	b299      	uxth	r1, r3
 8010fe4:	fb02 6101 	mla	r1, r2, r1, r6
 8010fe8:	0c1e      	lsrs	r6, r3, #16
 8010fea:	0c0b      	lsrs	r3, r1, #16
 8010fec:	fb02 3306 	mla	r3, r2, r6, r3
 8010ff0:	b289      	uxth	r1, r1
 8010ff2:	3001      	adds	r0, #1
 8010ff4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010ff8:	4285      	cmp	r5, r0
 8010ffa:	f84c 1b04 	str.w	r1, [ip], #4
 8010ffe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011002:	dcec      	bgt.n	8010fde <__multadd+0x12>
 8011004:	b30e      	cbz	r6, 801104a <__multadd+0x7e>
 8011006:	68a3      	ldr	r3, [r4, #8]
 8011008:	42ab      	cmp	r3, r5
 801100a:	dc19      	bgt.n	8011040 <__multadd+0x74>
 801100c:	6861      	ldr	r1, [r4, #4]
 801100e:	4638      	mov	r0, r7
 8011010:	3101      	adds	r1, #1
 8011012:	f7ff ff79 	bl	8010f08 <_Balloc>
 8011016:	4680      	mov	r8, r0
 8011018:	b928      	cbnz	r0, 8011026 <__multadd+0x5a>
 801101a:	4602      	mov	r2, r0
 801101c:	4b0c      	ldr	r3, [pc, #48]	@ (8011050 <__multadd+0x84>)
 801101e:	480d      	ldr	r0, [pc, #52]	@ (8011054 <__multadd+0x88>)
 8011020:	21ba      	movs	r1, #186	@ 0xba
 8011022:	f7fe fffb 	bl	801001c <__assert_func>
 8011026:	6922      	ldr	r2, [r4, #16]
 8011028:	3202      	adds	r2, #2
 801102a:	f104 010c 	add.w	r1, r4, #12
 801102e:	0092      	lsls	r2, r2, #2
 8011030:	300c      	adds	r0, #12
 8011032:	f7fe ffde 	bl	800fff2 <memcpy>
 8011036:	4621      	mov	r1, r4
 8011038:	4638      	mov	r0, r7
 801103a:	f7ff ffa5 	bl	8010f88 <_Bfree>
 801103e:	4644      	mov	r4, r8
 8011040:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011044:	3501      	adds	r5, #1
 8011046:	615e      	str	r6, [r3, #20]
 8011048:	6125      	str	r5, [r4, #16]
 801104a:	4620      	mov	r0, r4
 801104c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011050:	08013e79 	.word	0x08013e79
 8011054:	08013e8a 	.word	0x08013e8a

08011058 <__s2b>:
 8011058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801105c:	460c      	mov	r4, r1
 801105e:	4615      	mov	r5, r2
 8011060:	461f      	mov	r7, r3
 8011062:	2209      	movs	r2, #9
 8011064:	3308      	adds	r3, #8
 8011066:	4606      	mov	r6, r0
 8011068:	fb93 f3f2 	sdiv	r3, r3, r2
 801106c:	2100      	movs	r1, #0
 801106e:	2201      	movs	r2, #1
 8011070:	429a      	cmp	r2, r3
 8011072:	db09      	blt.n	8011088 <__s2b+0x30>
 8011074:	4630      	mov	r0, r6
 8011076:	f7ff ff47 	bl	8010f08 <_Balloc>
 801107a:	b940      	cbnz	r0, 801108e <__s2b+0x36>
 801107c:	4602      	mov	r2, r0
 801107e:	4b19      	ldr	r3, [pc, #100]	@ (80110e4 <__s2b+0x8c>)
 8011080:	4819      	ldr	r0, [pc, #100]	@ (80110e8 <__s2b+0x90>)
 8011082:	21d3      	movs	r1, #211	@ 0xd3
 8011084:	f7fe ffca 	bl	801001c <__assert_func>
 8011088:	0052      	lsls	r2, r2, #1
 801108a:	3101      	adds	r1, #1
 801108c:	e7f0      	b.n	8011070 <__s2b+0x18>
 801108e:	9b08      	ldr	r3, [sp, #32]
 8011090:	6143      	str	r3, [r0, #20]
 8011092:	2d09      	cmp	r5, #9
 8011094:	f04f 0301 	mov.w	r3, #1
 8011098:	6103      	str	r3, [r0, #16]
 801109a:	dd16      	ble.n	80110ca <__s2b+0x72>
 801109c:	f104 0909 	add.w	r9, r4, #9
 80110a0:	46c8      	mov	r8, r9
 80110a2:	442c      	add	r4, r5
 80110a4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80110a8:	4601      	mov	r1, r0
 80110aa:	3b30      	subs	r3, #48	@ 0x30
 80110ac:	220a      	movs	r2, #10
 80110ae:	4630      	mov	r0, r6
 80110b0:	f7ff ff8c 	bl	8010fcc <__multadd>
 80110b4:	45a0      	cmp	r8, r4
 80110b6:	d1f5      	bne.n	80110a4 <__s2b+0x4c>
 80110b8:	f1a5 0408 	sub.w	r4, r5, #8
 80110bc:	444c      	add	r4, r9
 80110be:	1b2d      	subs	r5, r5, r4
 80110c0:	1963      	adds	r3, r4, r5
 80110c2:	42bb      	cmp	r3, r7
 80110c4:	db04      	blt.n	80110d0 <__s2b+0x78>
 80110c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80110ca:	340a      	adds	r4, #10
 80110cc:	2509      	movs	r5, #9
 80110ce:	e7f6      	b.n	80110be <__s2b+0x66>
 80110d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80110d4:	4601      	mov	r1, r0
 80110d6:	3b30      	subs	r3, #48	@ 0x30
 80110d8:	220a      	movs	r2, #10
 80110da:	4630      	mov	r0, r6
 80110dc:	f7ff ff76 	bl	8010fcc <__multadd>
 80110e0:	e7ee      	b.n	80110c0 <__s2b+0x68>
 80110e2:	bf00      	nop
 80110e4:	08013e79 	.word	0x08013e79
 80110e8:	08013e8a 	.word	0x08013e8a

080110ec <__hi0bits>:
 80110ec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80110f0:	4603      	mov	r3, r0
 80110f2:	bf36      	itet	cc
 80110f4:	0403      	lslcc	r3, r0, #16
 80110f6:	2000      	movcs	r0, #0
 80110f8:	2010      	movcc	r0, #16
 80110fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80110fe:	bf3c      	itt	cc
 8011100:	021b      	lslcc	r3, r3, #8
 8011102:	3008      	addcc	r0, #8
 8011104:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011108:	bf3c      	itt	cc
 801110a:	011b      	lslcc	r3, r3, #4
 801110c:	3004      	addcc	r0, #4
 801110e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011112:	bf3c      	itt	cc
 8011114:	009b      	lslcc	r3, r3, #2
 8011116:	3002      	addcc	r0, #2
 8011118:	2b00      	cmp	r3, #0
 801111a:	db05      	blt.n	8011128 <__hi0bits+0x3c>
 801111c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011120:	f100 0001 	add.w	r0, r0, #1
 8011124:	bf08      	it	eq
 8011126:	2020      	moveq	r0, #32
 8011128:	4770      	bx	lr

0801112a <__lo0bits>:
 801112a:	6803      	ldr	r3, [r0, #0]
 801112c:	4602      	mov	r2, r0
 801112e:	f013 0007 	ands.w	r0, r3, #7
 8011132:	d00b      	beq.n	801114c <__lo0bits+0x22>
 8011134:	07d9      	lsls	r1, r3, #31
 8011136:	d421      	bmi.n	801117c <__lo0bits+0x52>
 8011138:	0798      	lsls	r0, r3, #30
 801113a:	bf49      	itett	mi
 801113c:	085b      	lsrmi	r3, r3, #1
 801113e:	089b      	lsrpl	r3, r3, #2
 8011140:	2001      	movmi	r0, #1
 8011142:	6013      	strmi	r3, [r2, #0]
 8011144:	bf5c      	itt	pl
 8011146:	6013      	strpl	r3, [r2, #0]
 8011148:	2002      	movpl	r0, #2
 801114a:	4770      	bx	lr
 801114c:	b299      	uxth	r1, r3
 801114e:	b909      	cbnz	r1, 8011154 <__lo0bits+0x2a>
 8011150:	0c1b      	lsrs	r3, r3, #16
 8011152:	2010      	movs	r0, #16
 8011154:	b2d9      	uxtb	r1, r3
 8011156:	b909      	cbnz	r1, 801115c <__lo0bits+0x32>
 8011158:	3008      	adds	r0, #8
 801115a:	0a1b      	lsrs	r3, r3, #8
 801115c:	0719      	lsls	r1, r3, #28
 801115e:	bf04      	itt	eq
 8011160:	091b      	lsreq	r3, r3, #4
 8011162:	3004      	addeq	r0, #4
 8011164:	0799      	lsls	r1, r3, #30
 8011166:	bf04      	itt	eq
 8011168:	089b      	lsreq	r3, r3, #2
 801116a:	3002      	addeq	r0, #2
 801116c:	07d9      	lsls	r1, r3, #31
 801116e:	d403      	bmi.n	8011178 <__lo0bits+0x4e>
 8011170:	085b      	lsrs	r3, r3, #1
 8011172:	f100 0001 	add.w	r0, r0, #1
 8011176:	d003      	beq.n	8011180 <__lo0bits+0x56>
 8011178:	6013      	str	r3, [r2, #0]
 801117a:	4770      	bx	lr
 801117c:	2000      	movs	r0, #0
 801117e:	4770      	bx	lr
 8011180:	2020      	movs	r0, #32
 8011182:	4770      	bx	lr

08011184 <__i2b>:
 8011184:	b510      	push	{r4, lr}
 8011186:	460c      	mov	r4, r1
 8011188:	2101      	movs	r1, #1
 801118a:	f7ff febd 	bl	8010f08 <_Balloc>
 801118e:	4602      	mov	r2, r0
 8011190:	b928      	cbnz	r0, 801119e <__i2b+0x1a>
 8011192:	4b05      	ldr	r3, [pc, #20]	@ (80111a8 <__i2b+0x24>)
 8011194:	4805      	ldr	r0, [pc, #20]	@ (80111ac <__i2b+0x28>)
 8011196:	f240 1145 	movw	r1, #325	@ 0x145
 801119a:	f7fe ff3f 	bl	801001c <__assert_func>
 801119e:	2301      	movs	r3, #1
 80111a0:	6144      	str	r4, [r0, #20]
 80111a2:	6103      	str	r3, [r0, #16]
 80111a4:	bd10      	pop	{r4, pc}
 80111a6:	bf00      	nop
 80111a8:	08013e79 	.word	0x08013e79
 80111ac:	08013e8a 	.word	0x08013e8a

080111b0 <__multiply>:
 80111b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111b4:	4617      	mov	r7, r2
 80111b6:	690a      	ldr	r2, [r1, #16]
 80111b8:	693b      	ldr	r3, [r7, #16]
 80111ba:	429a      	cmp	r2, r3
 80111bc:	bfa8      	it	ge
 80111be:	463b      	movge	r3, r7
 80111c0:	4689      	mov	r9, r1
 80111c2:	bfa4      	itt	ge
 80111c4:	460f      	movge	r7, r1
 80111c6:	4699      	movge	r9, r3
 80111c8:	693d      	ldr	r5, [r7, #16]
 80111ca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80111ce:	68bb      	ldr	r3, [r7, #8]
 80111d0:	6879      	ldr	r1, [r7, #4]
 80111d2:	eb05 060a 	add.w	r6, r5, sl
 80111d6:	42b3      	cmp	r3, r6
 80111d8:	b085      	sub	sp, #20
 80111da:	bfb8      	it	lt
 80111dc:	3101      	addlt	r1, #1
 80111de:	f7ff fe93 	bl	8010f08 <_Balloc>
 80111e2:	b930      	cbnz	r0, 80111f2 <__multiply+0x42>
 80111e4:	4602      	mov	r2, r0
 80111e6:	4b41      	ldr	r3, [pc, #260]	@ (80112ec <__multiply+0x13c>)
 80111e8:	4841      	ldr	r0, [pc, #260]	@ (80112f0 <__multiply+0x140>)
 80111ea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80111ee:	f7fe ff15 	bl	801001c <__assert_func>
 80111f2:	f100 0414 	add.w	r4, r0, #20
 80111f6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80111fa:	4623      	mov	r3, r4
 80111fc:	2200      	movs	r2, #0
 80111fe:	4573      	cmp	r3, lr
 8011200:	d320      	bcc.n	8011244 <__multiply+0x94>
 8011202:	f107 0814 	add.w	r8, r7, #20
 8011206:	f109 0114 	add.w	r1, r9, #20
 801120a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801120e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011212:	9302      	str	r3, [sp, #8]
 8011214:	1beb      	subs	r3, r5, r7
 8011216:	3b15      	subs	r3, #21
 8011218:	f023 0303 	bic.w	r3, r3, #3
 801121c:	3304      	adds	r3, #4
 801121e:	3715      	adds	r7, #21
 8011220:	42bd      	cmp	r5, r7
 8011222:	bf38      	it	cc
 8011224:	2304      	movcc	r3, #4
 8011226:	9301      	str	r3, [sp, #4]
 8011228:	9b02      	ldr	r3, [sp, #8]
 801122a:	9103      	str	r1, [sp, #12]
 801122c:	428b      	cmp	r3, r1
 801122e:	d80c      	bhi.n	801124a <__multiply+0x9a>
 8011230:	2e00      	cmp	r6, #0
 8011232:	dd03      	ble.n	801123c <__multiply+0x8c>
 8011234:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011238:	2b00      	cmp	r3, #0
 801123a:	d055      	beq.n	80112e8 <__multiply+0x138>
 801123c:	6106      	str	r6, [r0, #16]
 801123e:	b005      	add	sp, #20
 8011240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011244:	f843 2b04 	str.w	r2, [r3], #4
 8011248:	e7d9      	b.n	80111fe <__multiply+0x4e>
 801124a:	f8b1 a000 	ldrh.w	sl, [r1]
 801124e:	f1ba 0f00 	cmp.w	sl, #0
 8011252:	d01f      	beq.n	8011294 <__multiply+0xe4>
 8011254:	46c4      	mov	ip, r8
 8011256:	46a1      	mov	r9, r4
 8011258:	2700      	movs	r7, #0
 801125a:	f85c 2b04 	ldr.w	r2, [ip], #4
 801125e:	f8d9 3000 	ldr.w	r3, [r9]
 8011262:	fa1f fb82 	uxth.w	fp, r2
 8011266:	b29b      	uxth	r3, r3
 8011268:	fb0a 330b 	mla	r3, sl, fp, r3
 801126c:	443b      	add	r3, r7
 801126e:	f8d9 7000 	ldr.w	r7, [r9]
 8011272:	0c12      	lsrs	r2, r2, #16
 8011274:	0c3f      	lsrs	r7, r7, #16
 8011276:	fb0a 7202 	mla	r2, sl, r2, r7
 801127a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801127e:	b29b      	uxth	r3, r3
 8011280:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011284:	4565      	cmp	r5, ip
 8011286:	f849 3b04 	str.w	r3, [r9], #4
 801128a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801128e:	d8e4      	bhi.n	801125a <__multiply+0xaa>
 8011290:	9b01      	ldr	r3, [sp, #4]
 8011292:	50e7      	str	r7, [r4, r3]
 8011294:	9b03      	ldr	r3, [sp, #12]
 8011296:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801129a:	3104      	adds	r1, #4
 801129c:	f1b9 0f00 	cmp.w	r9, #0
 80112a0:	d020      	beq.n	80112e4 <__multiply+0x134>
 80112a2:	6823      	ldr	r3, [r4, #0]
 80112a4:	4647      	mov	r7, r8
 80112a6:	46a4      	mov	ip, r4
 80112a8:	f04f 0a00 	mov.w	sl, #0
 80112ac:	f8b7 b000 	ldrh.w	fp, [r7]
 80112b0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80112b4:	fb09 220b 	mla	r2, r9, fp, r2
 80112b8:	4452      	add	r2, sl
 80112ba:	b29b      	uxth	r3, r3
 80112bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80112c0:	f84c 3b04 	str.w	r3, [ip], #4
 80112c4:	f857 3b04 	ldr.w	r3, [r7], #4
 80112c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80112cc:	f8bc 3000 	ldrh.w	r3, [ip]
 80112d0:	fb09 330a 	mla	r3, r9, sl, r3
 80112d4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80112d8:	42bd      	cmp	r5, r7
 80112da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80112de:	d8e5      	bhi.n	80112ac <__multiply+0xfc>
 80112e0:	9a01      	ldr	r2, [sp, #4]
 80112e2:	50a3      	str	r3, [r4, r2]
 80112e4:	3404      	adds	r4, #4
 80112e6:	e79f      	b.n	8011228 <__multiply+0x78>
 80112e8:	3e01      	subs	r6, #1
 80112ea:	e7a1      	b.n	8011230 <__multiply+0x80>
 80112ec:	08013e79 	.word	0x08013e79
 80112f0:	08013e8a 	.word	0x08013e8a

080112f4 <__pow5mult>:
 80112f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80112f8:	4615      	mov	r5, r2
 80112fa:	f012 0203 	ands.w	r2, r2, #3
 80112fe:	4607      	mov	r7, r0
 8011300:	460e      	mov	r6, r1
 8011302:	d007      	beq.n	8011314 <__pow5mult+0x20>
 8011304:	4c25      	ldr	r4, [pc, #148]	@ (801139c <__pow5mult+0xa8>)
 8011306:	3a01      	subs	r2, #1
 8011308:	2300      	movs	r3, #0
 801130a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801130e:	f7ff fe5d 	bl	8010fcc <__multadd>
 8011312:	4606      	mov	r6, r0
 8011314:	10ad      	asrs	r5, r5, #2
 8011316:	d03d      	beq.n	8011394 <__pow5mult+0xa0>
 8011318:	69fc      	ldr	r4, [r7, #28]
 801131a:	b97c      	cbnz	r4, 801133c <__pow5mult+0x48>
 801131c:	2010      	movs	r0, #16
 801131e:	f7ff fd3d 	bl	8010d9c <malloc>
 8011322:	4602      	mov	r2, r0
 8011324:	61f8      	str	r0, [r7, #28]
 8011326:	b928      	cbnz	r0, 8011334 <__pow5mult+0x40>
 8011328:	4b1d      	ldr	r3, [pc, #116]	@ (80113a0 <__pow5mult+0xac>)
 801132a:	481e      	ldr	r0, [pc, #120]	@ (80113a4 <__pow5mult+0xb0>)
 801132c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011330:	f7fe fe74 	bl	801001c <__assert_func>
 8011334:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011338:	6004      	str	r4, [r0, #0]
 801133a:	60c4      	str	r4, [r0, #12]
 801133c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011340:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011344:	b94c      	cbnz	r4, 801135a <__pow5mult+0x66>
 8011346:	f240 2171 	movw	r1, #625	@ 0x271
 801134a:	4638      	mov	r0, r7
 801134c:	f7ff ff1a 	bl	8011184 <__i2b>
 8011350:	2300      	movs	r3, #0
 8011352:	f8c8 0008 	str.w	r0, [r8, #8]
 8011356:	4604      	mov	r4, r0
 8011358:	6003      	str	r3, [r0, #0]
 801135a:	f04f 0900 	mov.w	r9, #0
 801135e:	07eb      	lsls	r3, r5, #31
 8011360:	d50a      	bpl.n	8011378 <__pow5mult+0x84>
 8011362:	4631      	mov	r1, r6
 8011364:	4622      	mov	r2, r4
 8011366:	4638      	mov	r0, r7
 8011368:	f7ff ff22 	bl	80111b0 <__multiply>
 801136c:	4631      	mov	r1, r6
 801136e:	4680      	mov	r8, r0
 8011370:	4638      	mov	r0, r7
 8011372:	f7ff fe09 	bl	8010f88 <_Bfree>
 8011376:	4646      	mov	r6, r8
 8011378:	106d      	asrs	r5, r5, #1
 801137a:	d00b      	beq.n	8011394 <__pow5mult+0xa0>
 801137c:	6820      	ldr	r0, [r4, #0]
 801137e:	b938      	cbnz	r0, 8011390 <__pow5mult+0x9c>
 8011380:	4622      	mov	r2, r4
 8011382:	4621      	mov	r1, r4
 8011384:	4638      	mov	r0, r7
 8011386:	f7ff ff13 	bl	80111b0 <__multiply>
 801138a:	6020      	str	r0, [r4, #0]
 801138c:	f8c0 9000 	str.w	r9, [r0]
 8011390:	4604      	mov	r4, r0
 8011392:	e7e4      	b.n	801135e <__pow5mult+0x6a>
 8011394:	4630      	mov	r0, r6
 8011396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801139a:	bf00      	nop
 801139c:	08013f60 	.word	0x08013f60
 80113a0:	08013d30 	.word	0x08013d30
 80113a4:	08013e8a 	.word	0x08013e8a

080113a8 <__lshift>:
 80113a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80113ac:	460c      	mov	r4, r1
 80113ae:	6849      	ldr	r1, [r1, #4]
 80113b0:	6923      	ldr	r3, [r4, #16]
 80113b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80113b6:	68a3      	ldr	r3, [r4, #8]
 80113b8:	4607      	mov	r7, r0
 80113ba:	4691      	mov	r9, r2
 80113bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80113c0:	f108 0601 	add.w	r6, r8, #1
 80113c4:	42b3      	cmp	r3, r6
 80113c6:	db0b      	blt.n	80113e0 <__lshift+0x38>
 80113c8:	4638      	mov	r0, r7
 80113ca:	f7ff fd9d 	bl	8010f08 <_Balloc>
 80113ce:	4605      	mov	r5, r0
 80113d0:	b948      	cbnz	r0, 80113e6 <__lshift+0x3e>
 80113d2:	4602      	mov	r2, r0
 80113d4:	4b28      	ldr	r3, [pc, #160]	@ (8011478 <__lshift+0xd0>)
 80113d6:	4829      	ldr	r0, [pc, #164]	@ (801147c <__lshift+0xd4>)
 80113d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80113dc:	f7fe fe1e 	bl	801001c <__assert_func>
 80113e0:	3101      	adds	r1, #1
 80113e2:	005b      	lsls	r3, r3, #1
 80113e4:	e7ee      	b.n	80113c4 <__lshift+0x1c>
 80113e6:	2300      	movs	r3, #0
 80113e8:	f100 0114 	add.w	r1, r0, #20
 80113ec:	f100 0210 	add.w	r2, r0, #16
 80113f0:	4618      	mov	r0, r3
 80113f2:	4553      	cmp	r3, sl
 80113f4:	db33      	blt.n	801145e <__lshift+0xb6>
 80113f6:	6920      	ldr	r0, [r4, #16]
 80113f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80113fc:	f104 0314 	add.w	r3, r4, #20
 8011400:	f019 091f 	ands.w	r9, r9, #31
 8011404:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011408:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801140c:	d02b      	beq.n	8011466 <__lshift+0xbe>
 801140e:	f1c9 0e20 	rsb	lr, r9, #32
 8011412:	468a      	mov	sl, r1
 8011414:	2200      	movs	r2, #0
 8011416:	6818      	ldr	r0, [r3, #0]
 8011418:	fa00 f009 	lsl.w	r0, r0, r9
 801141c:	4310      	orrs	r0, r2
 801141e:	f84a 0b04 	str.w	r0, [sl], #4
 8011422:	f853 2b04 	ldr.w	r2, [r3], #4
 8011426:	459c      	cmp	ip, r3
 8011428:	fa22 f20e 	lsr.w	r2, r2, lr
 801142c:	d8f3      	bhi.n	8011416 <__lshift+0x6e>
 801142e:	ebac 0304 	sub.w	r3, ip, r4
 8011432:	3b15      	subs	r3, #21
 8011434:	f023 0303 	bic.w	r3, r3, #3
 8011438:	3304      	adds	r3, #4
 801143a:	f104 0015 	add.w	r0, r4, #21
 801143e:	4560      	cmp	r0, ip
 8011440:	bf88      	it	hi
 8011442:	2304      	movhi	r3, #4
 8011444:	50ca      	str	r2, [r1, r3]
 8011446:	b10a      	cbz	r2, 801144c <__lshift+0xa4>
 8011448:	f108 0602 	add.w	r6, r8, #2
 801144c:	3e01      	subs	r6, #1
 801144e:	4638      	mov	r0, r7
 8011450:	612e      	str	r6, [r5, #16]
 8011452:	4621      	mov	r1, r4
 8011454:	f7ff fd98 	bl	8010f88 <_Bfree>
 8011458:	4628      	mov	r0, r5
 801145a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801145e:	f842 0f04 	str.w	r0, [r2, #4]!
 8011462:	3301      	adds	r3, #1
 8011464:	e7c5      	b.n	80113f2 <__lshift+0x4a>
 8011466:	3904      	subs	r1, #4
 8011468:	f853 2b04 	ldr.w	r2, [r3], #4
 801146c:	f841 2f04 	str.w	r2, [r1, #4]!
 8011470:	459c      	cmp	ip, r3
 8011472:	d8f9      	bhi.n	8011468 <__lshift+0xc0>
 8011474:	e7ea      	b.n	801144c <__lshift+0xa4>
 8011476:	bf00      	nop
 8011478:	08013e79 	.word	0x08013e79
 801147c:	08013e8a 	.word	0x08013e8a

08011480 <__mcmp>:
 8011480:	690a      	ldr	r2, [r1, #16]
 8011482:	4603      	mov	r3, r0
 8011484:	6900      	ldr	r0, [r0, #16]
 8011486:	1a80      	subs	r0, r0, r2
 8011488:	b530      	push	{r4, r5, lr}
 801148a:	d10e      	bne.n	80114aa <__mcmp+0x2a>
 801148c:	3314      	adds	r3, #20
 801148e:	3114      	adds	r1, #20
 8011490:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011494:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011498:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801149c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80114a0:	4295      	cmp	r5, r2
 80114a2:	d003      	beq.n	80114ac <__mcmp+0x2c>
 80114a4:	d205      	bcs.n	80114b2 <__mcmp+0x32>
 80114a6:	f04f 30ff 	mov.w	r0, #4294967295
 80114aa:	bd30      	pop	{r4, r5, pc}
 80114ac:	42a3      	cmp	r3, r4
 80114ae:	d3f3      	bcc.n	8011498 <__mcmp+0x18>
 80114b0:	e7fb      	b.n	80114aa <__mcmp+0x2a>
 80114b2:	2001      	movs	r0, #1
 80114b4:	e7f9      	b.n	80114aa <__mcmp+0x2a>
	...

080114b8 <__mdiff>:
 80114b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114bc:	4689      	mov	r9, r1
 80114be:	4606      	mov	r6, r0
 80114c0:	4611      	mov	r1, r2
 80114c2:	4648      	mov	r0, r9
 80114c4:	4614      	mov	r4, r2
 80114c6:	f7ff ffdb 	bl	8011480 <__mcmp>
 80114ca:	1e05      	subs	r5, r0, #0
 80114cc:	d112      	bne.n	80114f4 <__mdiff+0x3c>
 80114ce:	4629      	mov	r1, r5
 80114d0:	4630      	mov	r0, r6
 80114d2:	f7ff fd19 	bl	8010f08 <_Balloc>
 80114d6:	4602      	mov	r2, r0
 80114d8:	b928      	cbnz	r0, 80114e6 <__mdiff+0x2e>
 80114da:	4b3f      	ldr	r3, [pc, #252]	@ (80115d8 <__mdiff+0x120>)
 80114dc:	f240 2137 	movw	r1, #567	@ 0x237
 80114e0:	483e      	ldr	r0, [pc, #248]	@ (80115dc <__mdiff+0x124>)
 80114e2:	f7fe fd9b 	bl	801001c <__assert_func>
 80114e6:	2301      	movs	r3, #1
 80114e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80114ec:	4610      	mov	r0, r2
 80114ee:	b003      	add	sp, #12
 80114f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114f4:	bfbc      	itt	lt
 80114f6:	464b      	movlt	r3, r9
 80114f8:	46a1      	movlt	r9, r4
 80114fa:	4630      	mov	r0, r6
 80114fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011500:	bfba      	itte	lt
 8011502:	461c      	movlt	r4, r3
 8011504:	2501      	movlt	r5, #1
 8011506:	2500      	movge	r5, #0
 8011508:	f7ff fcfe 	bl	8010f08 <_Balloc>
 801150c:	4602      	mov	r2, r0
 801150e:	b918      	cbnz	r0, 8011518 <__mdiff+0x60>
 8011510:	4b31      	ldr	r3, [pc, #196]	@ (80115d8 <__mdiff+0x120>)
 8011512:	f240 2145 	movw	r1, #581	@ 0x245
 8011516:	e7e3      	b.n	80114e0 <__mdiff+0x28>
 8011518:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801151c:	6926      	ldr	r6, [r4, #16]
 801151e:	60c5      	str	r5, [r0, #12]
 8011520:	f109 0310 	add.w	r3, r9, #16
 8011524:	f109 0514 	add.w	r5, r9, #20
 8011528:	f104 0e14 	add.w	lr, r4, #20
 801152c:	f100 0b14 	add.w	fp, r0, #20
 8011530:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011534:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011538:	9301      	str	r3, [sp, #4]
 801153a:	46d9      	mov	r9, fp
 801153c:	f04f 0c00 	mov.w	ip, #0
 8011540:	9b01      	ldr	r3, [sp, #4]
 8011542:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011546:	f853 af04 	ldr.w	sl, [r3, #4]!
 801154a:	9301      	str	r3, [sp, #4]
 801154c:	fa1f f38a 	uxth.w	r3, sl
 8011550:	4619      	mov	r1, r3
 8011552:	b283      	uxth	r3, r0
 8011554:	1acb      	subs	r3, r1, r3
 8011556:	0c00      	lsrs	r0, r0, #16
 8011558:	4463      	add	r3, ip
 801155a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801155e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011562:	b29b      	uxth	r3, r3
 8011564:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011568:	4576      	cmp	r6, lr
 801156a:	f849 3b04 	str.w	r3, [r9], #4
 801156e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011572:	d8e5      	bhi.n	8011540 <__mdiff+0x88>
 8011574:	1b33      	subs	r3, r6, r4
 8011576:	3b15      	subs	r3, #21
 8011578:	f023 0303 	bic.w	r3, r3, #3
 801157c:	3415      	adds	r4, #21
 801157e:	3304      	adds	r3, #4
 8011580:	42a6      	cmp	r6, r4
 8011582:	bf38      	it	cc
 8011584:	2304      	movcc	r3, #4
 8011586:	441d      	add	r5, r3
 8011588:	445b      	add	r3, fp
 801158a:	461e      	mov	r6, r3
 801158c:	462c      	mov	r4, r5
 801158e:	4544      	cmp	r4, r8
 8011590:	d30e      	bcc.n	80115b0 <__mdiff+0xf8>
 8011592:	f108 0103 	add.w	r1, r8, #3
 8011596:	1b49      	subs	r1, r1, r5
 8011598:	f021 0103 	bic.w	r1, r1, #3
 801159c:	3d03      	subs	r5, #3
 801159e:	45a8      	cmp	r8, r5
 80115a0:	bf38      	it	cc
 80115a2:	2100      	movcc	r1, #0
 80115a4:	440b      	add	r3, r1
 80115a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80115aa:	b191      	cbz	r1, 80115d2 <__mdiff+0x11a>
 80115ac:	6117      	str	r7, [r2, #16]
 80115ae:	e79d      	b.n	80114ec <__mdiff+0x34>
 80115b0:	f854 1b04 	ldr.w	r1, [r4], #4
 80115b4:	46e6      	mov	lr, ip
 80115b6:	0c08      	lsrs	r0, r1, #16
 80115b8:	fa1c fc81 	uxtah	ip, ip, r1
 80115bc:	4471      	add	r1, lr
 80115be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80115c2:	b289      	uxth	r1, r1
 80115c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80115c8:	f846 1b04 	str.w	r1, [r6], #4
 80115cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80115d0:	e7dd      	b.n	801158e <__mdiff+0xd6>
 80115d2:	3f01      	subs	r7, #1
 80115d4:	e7e7      	b.n	80115a6 <__mdiff+0xee>
 80115d6:	bf00      	nop
 80115d8:	08013e79 	.word	0x08013e79
 80115dc:	08013e8a 	.word	0x08013e8a

080115e0 <__ulp>:
 80115e0:	b082      	sub	sp, #8
 80115e2:	ed8d 0b00 	vstr	d0, [sp]
 80115e6:	9a01      	ldr	r2, [sp, #4]
 80115e8:	4b0f      	ldr	r3, [pc, #60]	@ (8011628 <__ulp+0x48>)
 80115ea:	4013      	ands	r3, r2
 80115ec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	dc08      	bgt.n	8011606 <__ulp+0x26>
 80115f4:	425b      	negs	r3, r3
 80115f6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80115fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 80115fe:	da04      	bge.n	801160a <__ulp+0x2a>
 8011600:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011604:	4113      	asrs	r3, r2
 8011606:	2200      	movs	r2, #0
 8011608:	e008      	b.n	801161c <__ulp+0x3c>
 801160a:	f1a2 0314 	sub.w	r3, r2, #20
 801160e:	2b1e      	cmp	r3, #30
 8011610:	bfda      	itte	le
 8011612:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8011616:	40da      	lsrle	r2, r3
 8011618:	2201      	movgt	r2, #1
 801161a:	2300      	movs	r3, #0
 801161c:	4619      	mov	r1, r3
 801161e:	4610      	mov	r0, r2
 8011620:	ec41 0b10 	vmov	d0, r0, r1
 8011624:	b002      	add	sp, #8
 8011626:	4770      	bx	lr
 8011628:	7ff00000 	.word	0x7ff00000

0801162c <__b2d>:
 801162c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011630:	6906      	ldr	r6, [r0, #16]
 8011632:	f100 0814 	add.w	r8, r0, #20
 8011636:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801163a:	1f37      	subs	r7, r6, #4
 801163c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011640:	4610      	mov	r0, r2
 8011642:	f7ff fd53 	bl	80110ec <__hi0bits>
 8011646:	f1c0 0320 	rsb	r3, r0, #32
 801164a:	280a      	cmp	r0, #10
 801164c:	600b      	str	r3, [r1, #0]
 801164e:	491b      	ldr	r1, [pc, #108]	@ (80116bc <__b2d+0x90>)
 8011650:	dc15      	bgt.n	801167e <__b2d+0x52>
 8011652:	f1c0 0c0b 	rsb	ip, r0, #11
 8011656:	fa22 f30c 	lsr.w	r3, r2, ip
 801165a:	45b8      	cmp	r8, r7
 801165c:	ea43 0501 	orr.w	r5, r3, r1
 8011660:	bf34      	ite	cc
 8011662:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011666:	2300      	movcs	r3, #0
 8011668:	3015      	adds	r0, #21
 801166a:	fa02 f000 	lsl.w	r0, r2, r0
 801166e:	fa23 f30c 	lsr.w	r3, r3, ip
 8011672:	4303      	orrs	r3, r0
 8011674:	461c      	mov	r4, r3
 8011676:	ec45 4b10 	vmov	d0, r4, r5
 801167a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801167e:	45b8      	cmp	r8, r7
 8011680:	bf3a      	itte	cc
 8011682:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011686:	f1a6 0708 	subcc.w	r7, r6, #8
 801168a:	2300      	movcs	r3, #0
 801168c:	380b      	subs	r0, #11
 801168e:	d012      	beq.n	80116b6 <__b2d+0x8a>
 8011690:	f1c0 0120 	rsb	r1, r0, #32
 8011694:	fa23 f401 	lsr.w	r4, r3, r1
 8011698:	4082      	lsls	r2, r0
 801169a:	4322      	orrs	r2, r4
 801169c:	4547      	cmp	r7, r8
 801169e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80116a2:	bf8c      	ite	hi
 80116a4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80116a8:	2200      	movls	r2, #0
 80116aa:	4083      	lsls	r3, r0
 80116ac:	40ca      	lsrs	r2, r1
 80116ae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80116b2:	4313      	orrs	r3, r2
 80116b4:	e7de      	b.n	8011674 <__b2d+0x48>
 80116b6:	ea42 0501 	orr.w	r5, r2, r1
 80116ba:	e7db      	b.n	8011674 <__b2d+0x48>
 80116bc:	3ff00000 	.word	0x3ff00000

080116c0 <__d2b>:
 80116c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80116c4:	460f      	mov	r7, r1
 80116c6:	2101      	movs	r1, #1
 80116c8:	ec59 8b10 	vmov	r8, r9, d0
 80116cc:	4616      	mov	r6, r2
 80116ce:	f7ff fc1b 	bl	8010f08 <_Balloc>
 80116d2:	4604      	mov	r4, r0
 80116d4:	b930      	cbnz	r0, 80116e4 <__d2b+0x24>
 80116d6:	4602      	mov	r2, r0
 80116d8:	4b23      	ldr	r3, [pc, #140]	@ (8011768 <__d2b+0xa8>)
 80116da:	4824      	ldr	r0, [pc, #144]	@ (801176c <__d2b+0xac>)
 80116dc:	f240 310f 	movw	r1, #783	@ 0x30f
 80116e0:	f7fe fc9c 	bl	801001c <__assert_func>
 80116e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80116e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80116ec:	b10d      	cbz	r5, 80116f2 <__d2b+0x32>
 80116ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80116f2:	9301      	str	r3, [sp, #4]
 80116f4:	f1b8 0300 	subs.w	r3, r8, #0
 80116f8:	d023      	beq.n	8011742 <__d2b+0x82>
 80116fa:	4668      	mov	r0, sp
 80116fc:	9300      	str	r3, [sp, #0]
 80116fe:	f7ff fd14 	bl	801112a <__lo0bits>
 8011702:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011706:	b1d0      	cbz	r0, 801173e <__d2b+0x7e>
 8011708:	f1c0 0320 	rsb	r3, r0, #32
 801170c:	fa02 f303 	lsl.w	r3, r2, r3
 8011710:	430b      	orrs	r3, r1
 8011712:	40c2      	lsrs	r2, r0
 8011714:	6163      	str	r3, [r4, #20]
 8011716:	9201      	str	r2, [sp, #4]
 8011718:	9b01      	ldr	r3, [sp, #4]
 801171a:	61a3      	str	r3, [r4, #24]
 801171c:	2b00      	cmp	r3, #0
 801171e:	bf0c      	ite	eq
 8011720:	2201      	moveq	r2, #1
 8011722:	2202      	movne	r2, #2
 8011724:	6122      	str	r2, [r4, #16]
 8011726:	b1a5      	cbz	r5, 8011752 <__d2b+0x92>
 8011728:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801172c:	4405      	add	r5, r0
 801172e:	603d      	str	r5, [r7, #0]
 8011730:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011734:	6030      	str	r0, [r6, #0]
 8011736:	4620      	mov	r0, r4
 8011738:	b003      	add	sp, #12
 801173a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801173e:	6161      	str	r1, [r4, #20]
 8011740:	e7ea      	b.n	8011718 <__d2b+0x58>
 8011742:	a801      	add	r0, sp, #4
 8011744:	f7ff fcf1 	bl	801112a <__lo0bits>
 8011748:	9b01      	ldr	r3, [sp, #4]
 801174a:	6163      	str	r3, [r4, #20]
 801174c:	3020      	adds	r0, #32
 801174e:	2201      	movs	r2, #1
 8011750:	e7e8      	b.n	8011724 <__d2b+0x64>
 8011752:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011756:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801175a:	6038      	str	r0, [r7, #0]
 801175c:	6918      	ldr	r0, [r3, #16]
 801175e:	f7ff fcc5 	bl	80110ec <__hi0bits>
 8011762:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011766:	e7e5      	b.n	8011734 <__d2b+0x74>
 8011768:	08013e79 	.word	0x08013e79
 801176c:	08013e8a 	.word	0x08013e8a

08011770 <__ratio>:
 8011770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011774:	b085      	sub	sp, #20
 8011776:	e9cd 1000 	strd	r1, r0, [sp]
 801177a:	a902      	add	r1, sp, #8
 801177c:	f7ff ff56 	bl	801162c <__b2d>
 8011780:	9800      	ldr	r0, [sp, #0]
 8011782:	a903      	add	r1, sp, #12
 8011784:	ec55 4b10 	vmov	r4, r5, d0
 8011788:	f7ff ff50 	bl	801162c <__b2d>
 801178c:	9b01      	ldr	r3, [sp, #4]
 801178e:	6919      	ldr	r1, [r3, #16]
 8011790:	9b00      	ldr	r3, [sp, #0]
 8011792:	691b      	ldr	r3, [r3, #16]
 8011794:	1ac9      	subs	r1, r1, r3
 8011796:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801179a:	1a9b      	subs	r3, r3, r2
 801179c:	ec5b ab10 	vmov	sl, fp, d0
 80117a0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	bfce      	itee	gt
 80117a8:	462a      	movgt	r2, r5
 80117aa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80117ae:	465a      	movle	r2, fp
 80117b0:	462f      	mov	r7, r5
 80117b2:	46d9      	mov	r9, fp
 80117b4:	bfcc      	ite	gt
 80117b6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80117ba:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80117be:	464b      	mov	r3, r9
 80117c0:	4652      	mov	r2, sl
 80117c2:	4620      	mov	r0, r4
 80117c4:	4639      	mov	r1, r7
 80117c6:	f7ef f841 	bl	800084c <__aeabi_ddiv>
 80117ca:	ec41 0b10 	vmov	d0, r0, r1
 80117ce:	b005      	add	sp, #20
 80117d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080117d4 <__copybits>:
 80117d4:	3901      	subs	r1, #1
 80117d6:	b570      	push	{r4, r5, r6, lr}
 80117d8:	1149      	asrs	r1, r1, #5
 80117da:	6914      	ldr	r4, [r2, #16]
 80117dc:	3101      	adds	r1, #1
 80117de:	f102 0314 	add.w	r3, r2, #20
 80117e2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80117e6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80117ea:	1f05      	subs	r5, r0, #4
 80117ec:	42a3      	cmp	r3, r4
 80117ee:	d30c      	bcc.n	801180a <__copybits+0x36>
 80117f0:	1aa3      	subs	r3, r4, r2
 80117f2:	3b11      	subs	r3, #17
 80117f4:	f023 0303 	bic.w	r3, r3, #3
 80117f8:	3211      	adds	r2, #17
 80117fa:	42a2      	cmp	r2, r4
 80117fc:	bf88      	it	hi
 80117fe:	2300      	movhi	r3, #0
 8011800:	4418      	add	r0, r3
 8011802:	2300      	movs	r3, #0
 8011804:	4288      	cmp	r0, r1
 8011806:	d305      	bcc.n	8011814 <__copybits+0x40>
 8011808:	bd70      	pop	{r4, r5, r6, pc}
 801180a:	f853 6b04 	ldr.w	r6, [r3], #4
 801180e:	f845 6f04 	str.w	r6, [r5, #4]!
 8011812:	e7eb      	b.n	80117ec <__copybits+0x18>
 8011814:	f840 3b04 	str.w	r3, [r0], #4
 8011818:	e7f4      	b.n	8011804 <__copybits+0x30>

0801181a <__any_on>:
 801181a:	f100 0214 	add.w	r2, r0, #20
 801181e:	6900      	ldr	r0, [r0, #16]
 8011820:	114b      	asrs	r3, r1, #5
 8011822:	4298      	cmp	r0, r3
 8011824:	b510      	push	{r4, lr}
 8011826:	db11      	blt.n	801184c <__any_on+0x32>
 8011828:	dd0a      	ble.n	8011840 <__any_on+0x26>
 801182a:	f011 011f 	ands.w	r1, r1, #31
 801182e:	d007      	beq.n	8011840 <__any_on+0x26>
 8011830:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011834:	fa24 f001 	lsr.w	r0, r4, r1
 8011838:	fa00 f101 	lsl.w	r1, r0, r1
 801183c:	428c      	cmp	r4, r1
 801183e:	d10b      	bne.n	8011858 <__any_on+0x3e>
 8011840:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011844:	4293      	cmp	r3, r2
 8011846:	d803      	bhi.n	8011850 <__any_on+0x36>
 8011848:	2000      	movs	r0, #0
 801184a:	bd10      	pop	{r4, pc}
 801184c:	4603      	mov	r3, r0
 801184e:	e7f7      	b.n	8011840 <__any_on+0x26>
 8011850:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011854:	2900      	cmp	r1, #0
 8011856:	d0f5      	beq.n	8011844 <__any_on+0x2a>
 8011858:	2001      	movs	r0, #1
 801185a:	e7f6      	b.n	801184a <__any_on+0x30>

0801185c <sulp>:
 801185c:	b570      	push	{r4, r5, r6, lr}
 801185e:	4604      	mov	r4, r0
 8011860:	460d      	mov	r5, r1
 8011862:	ec45 4b10 	vmov	d0, r4, r5
 8011866:	4616      	mov	r6, r2
 8011868:	f7ff feba 	bl	80115e0 <__ulp>
 801186c:	ec51 0b10 	vmov	r0, r1, d0
 8011870:	b17e      	cbz	r6, 8011892 <sulp+0x36>
 8011872:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8011876:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801187a:	2b00      	cmp	r3, #0
 801187c:	dd09      	ble.n	8011892 <sulp+0x36>
 801187e:	051b      	lsls	r3, r3, #20
 8011880:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8011884:	2400      	movs	r4, #0
 8011886:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801188a:	4622      	mov	r2, r4
 801188c:	462b      	mov	r3, r5
 801188e:	f7ee feb3 	bl	80005f8 <__aeabi_dmul>
 8011892:	ec41 0b10 	vmov	d0, r0, r1
 8011896:	bd70      	pop	{r4, r5, r6, pc}

08011898 <_strtod_l>:
 8011898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801189c:	b09f      	sub	sp, #124	@ 0x7c
 801189e:	460c      	mov	r4, r1
 80118a0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80118a2:	2200      	movs	r2, #0
 80118a4:	921a      	str	r2, [sp, #104]	@ 0x68
 80118a6:	9005      	str	r0, [sp, #20]
 80118a8:	f04f 0a00 	mov.w	sl, #0
 80118ac:	f04f 0b00 	mov.w	fp, #0
 80118b0:	460a      	mov	r2, r1
 80118b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80118b4:	7811      	ldrb	r1, [r2, #0]
 80118b6:	292b      	cmp	r1, #43	@ 0x2b
 80118b8:	d04a      	beq.n	8011950 <_strtod_l+0xb8>
 80118ba:	d838      	bhi.n	801192e <_strtod_l+0x96>
 80118bc:	290d      	cmp	r1, #13
 80118be:	d832      	bhi.n	8011926 <_strtod_l+0x8e>
 80118c0:	2908      	cmp	r1, #8
 80118c2:	d832      	bhi.n	801192a <_strtod_l+0x92>
 80118c4:	2900      	cmp	r1, #0
 80118c6:	d03b      	beq.n	8011940 <_strtod_l+0xa8>
 80118c8:	2200      	movs	r2, #0
 80118ca:	920e      	str	r2, [sp, #56]	@ 0x38
 80118cc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80118ce:	782a      	ldrb	r2, [r5, #0]
 80118d0:	2a30      	cmp	r2, #48	@ 0x30
 80118d2:	f040 80b2 	bne.w	8011a3a <_strtod_l+0x1a2>
 80118d6:	786a      	ldrb	r2, [r5, #1]
 80118d8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80118dc:	2a58      	cmp	r2, #88	@ 0x58
 80118de:	d16e      	bne.n	80119be <_strtod_l+0x126>
 80118e0:	9302      	str	r3, [sp, #8]
 80118e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80118e4:	9301      	str	r3, [sp, #4]
 80118e6:	ab1a      	add	r3, sp, #104	@ 0x68
 80118e8:	9300      	str	r3, [sp, #0]
 80118ea:	4a8f      	ldr	r2, [pc, #572]	@ (8011b28 <_strtod_l+0x290>)
 80118ec:	9805      	ldr	r0, [sp, #20]
 80118ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 80118f0:	a919      	add	r1, sp, #100	@ 0x64
 80118f2:	f001 fadb 	bl	8012eac <__gethex>
 80118f6:	f010 060f 	ands.w	r6, r0, #15
 80118fa:	4604      	mov	r4, r0
 80118fc:	d005      	beq.n	801190a <_strtod_l+0x72>
 80118fe:	2e06      	cmp	r6, #6
 8011900:	d128      	bne.n	8011954 <_strtod_l+0xbc>
 8011902:	3501      	adds	r5, #1
 8011904:	2300      	movs	r3, #0
 8011906:	9519      	str	r5, [sp, #100]	@ 0x64
 8011908:	930e      	str	r3, [sp, #56]	@ 0x38
 801190a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801190c:	2b00      	cmp	r3, #0
 801190e:	f040 858e 	bne.w	801242e <_strtod_l+0xb96>
 8011912:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011914:	b1cb      	cbz	r3, 801194a <_strtod_l+0xb2>
 8011916:	4652      	mov	r2, sl
 8011918:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801191c:	ec43 2b10 	vmov	d0, r2, r3
 8011920:	b01f      	add	sp, #124	@ 0x7c
 8011922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011926:	2920      	cmp	r1, #32
 8011928:	d1ce      	bne.n	80118c8 <_strtod_l+0x30>
 801192a:	3201      	adds	r2, #1
 801192c:	e7c1      	b.n	80118b2 <_strtod_l+0x1a>
 801192e:	292d      	cmp	r1, #45	@ 0x2d
 8011930:	d1ca      	bne.n	80118c8 <_strtod_l+0x30>
 8011932:	2101      	movs	r1, #1
 8011934:	910e      	str	r1, [sp, #56]	@ 0x38
 8011936:	1c51      	adds	r1, r2, #1
 8011938:	9119      	str	r1, [sp, #100]	@ 0x64
 801193a:	7852      	ldrb	r2, [r2, #1]
 801193c:	2a00      	cmp	r2, #0
 801193e:	d1c5      	bne.n	80118cc <_strtod_l+0x34>
 8011940:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011942:	9419      	str	r4, [sp, #100]	@ 0x64
 8011944:	2b00      	cmp	r3, #0
 8011946:	f040 8570 	bne.w	801242a <_strtod_l+0xb92>
 801194a:	4652      	mov	r2, sl
 801194c:	465b      	mov	r3, fp
 801194e:	e7e5      	b.n	801191c <_strtod_l+0x84>
 8011950:	2100      	movs	r1, #0
 8011952:	e7ef      	b.n	8011934 <_strtod_l+0x9c>
 8011954:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011956:	b13a      	cbz	r2, 8011968 <_strtod_l+0xd0>
 8011958:	2135      	movs	r1, #53	@ 0x35
 801195a:	a81c      	add	r0, sp, #112	@ 0x70
 801195c:	f7ff ff3a 	bl	80117d4 <__copybits>
 8011960:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011962:	9805      	ldr	r0, [sp, #20]
 8011964:	f7ff fb10 	bl	8010f88 <_Bfree>
 8011968:	3e01      	subs	r6, #1
 801196a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801196c:	2e04      	cmp	r6, #4
 801196e:	d806      	bhi.n	801197e <_strtod_l+0xe6>
 8011970:	e8df f006 	tbb	[pc, r6]
 8011974:	201d0314 	.word	0x201d0314
 8011978:	14          	.byte	0x14
 8011979:	00          	.byte	0x00
 801197a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801197e:	05e1      	lsls	r1, r4, #23
 8011980:	bf48      	it	mi
 8011982:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8011986:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801198a:	0d1b      	lsrs	r3, r3, #20
 801198c:	051b      	lsls	r3, r3, #20
 801198e:	2b00      	cmp	r3, #0
 8011990:	d1bb      	bne.n	801190a <_strtod_l+0x72>
 8011992:	f7fe fb01 	bl	800ff98 <__errno>
 8011996:	2322      	movs	r3, #34	@ 0x22
 8011998:	6003      	str	r3, [r0, #0]
 801199a:	e7b6      	b.n	801190a <_strtod_l+0x72>
 801199c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80119a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80119a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80119a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80119ac:	e7e7      	b.n	801197e <_strtod_l+0xe6>
 80119ae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8011b30 <_strtod_l+0x298>
 80119b2:	e7e4      	b.n	801197e <_strtod_l+0xe6>
 80119b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80119b8:	f04f 3aff 	mov.w	sl, #4294967295
 80119bc:	e7df      	b.n	801197e <_strtod_l+0xe6>
 80119be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80119c0:	1c5a      	adds	r2, r3, #1
 80119c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80119c4:	785b      	ldrb	r3, [r3, #1]
 80119c6:	2b30      	cmp	r3, #48	@ 0x30
 80119c8:	d0f9      	beq.n	80119be <_strtod_l+0x126>
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d09d      	beq.n	801190a <_strtod_l+0x72>
 80119ce:	2301      	movs	r3, #1
 80119d0:	2700      	movs	r7, #0
 80119d2:	9308      	str	r3, [sp, #32]
 80119d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80119d6:	930c      	str	r3, [sp, #48]	@ 0x30
 80119d8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80119da:	46b9      	mov	r9, r7
 80119dc:	220a      	movs	r2, #10
 80119de:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80119e0:	7805      	ldrb	r5, [r0, #0]
 80119e2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80119e6:	b2d9      	uxtb	r1, r3
 80119e8:	2909      	cmp	r1, #9
 80119ea:	d928      	bls.n	8011a3e <_strtod_l+0x1a6>
 80119ec:	494f      	ldr	r1, [pc, #316]	@ (8011b2c <_strtod_l+0x294>)
 80119ee:	2201      	movs	r2, #1
 80119f0:	f001 f98c 	bl	8012d0c <strncmp>
 80119f4:	2800      	cmp	r0, #0
 80119f6:	d032      	beq.n	8011a5e <_strtod_l+0x1c6>
 80119f8:	2000      	movs	r0, #0
 80119fa:	462a      	mov	r2, r5
 80119fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80119fe:	464d      	mov	r5, r9
 8011a00:	4603      	mov	r3, r0
 8011a02:	2a65      	cmp	r2, #101	@ 0x65
 8011a04:	d001      	beq.n	8011a0a <_strtod_l+0x172>
 8011a06:	2a45      	cmp	r2, #69	@ 0x45
 8011a08:	d114      	bne.n	8011a34 <_strtod_l+0x19c>
 8011a0a:	b91d      	cbnz	r5, 8011a14 <_strtod_l+0x17c>
 8011a0c:	9a08      	ldr	r2, [sp, #32]
 8011a0e:	4302      	orrs	r2, r0
 8011a10:	d096      	beq.n	8011940 <_strtod_l+0xa8>
 8011a12:	2500      	movs	r5, #0
 8011a14:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8011a16:	1c62      	adds	r2, r4, #1
 8011a18:	9219      	str	r2, [sp, #100]	@ 0x64
 8011a1a:	7862      	ldrb	r2, [r4, #1]
 8011a1c:	2a2b      	cmp	r2, #43	@ 0x2b
 8011a1e:	d07a      	beq.n	8011b16 <_strtod_l+0x27e>
 8011a20:	2a2d      	cmp	r2, #45	@ 0x2d
 8011a22:	d07e      	beq.n	8011b22 <_strtod_l+0x28a>
 8011a24:	f04f 0c00 	mov.w	ip, #0
 8011a28:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8011a2c:	2909      	cmp	r1, #9
 8011a2e:	f240 8085 	bls.w	8011b3c <_strtod_l+0x2a4>
 8011a32:	9419      	str	r4, [sp, #100]	@ 0x64
 8011a34:	f04f 0800 	mov.w	r8, #0
 8011a38:	e0a5      	b.n	8011b86 <_strtod_l+0x2ee>
 8011a3a:	2300      	movs	r3, #0
 8011a3c:	e7c8      	b.n	80119d0 <_strtod_l+0x138>
 8011a3e:	f1b9 0f08 	cmp.w	r9, #8
 8011a42:	bfd8      	it	le
 8011a44:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8011a46:	f100 0001 	add.w	r0, r0, #1
 8011a4a:	bfda      	itte	le
 8011a4c:	fb02 3301 	mlale	r3, r2, r1, r3
 8011a50:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8011a52:	fb02 3707 	mlagt	r7, r2, r7, r3
 8011a56:	f109 0901 	add.w	r9, r9, #1
 8011a5a:	9019      	str	r0, [sp, #100]	@ 0x64
 8011a5c:	e7bf      	b.n	80119de <_strtod_l+0x146>
 8011a5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011a60:	1c5a      	adds	r2, r3, #1
 8011a62:	9219      	str	r2, [sp, #100]	@ 0x64
 8011a64:	785a      	ldrb	r2, [r3, #1]
 8011a66:	f1b9 0f00 	cmp.w	r9, #0
 8011a6a:	d03b      	beq.n	8011ae4 <_strtod_l+0x24c>
 8011a6c:	900a      	str	r0, [sp, #40]	@ 0x28
 8011a6e:	464d      	mov	r5, r9
 8011a70:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8011a74:	2b09      	cmp	r3, #9
 8011a76:	d912      	bls.n	8011a9e <_strtod_l+0x206>
 8011a78:	2301      	movs	r3, #1
 8011a7a:	e7c2      	b.n	8011a02 <_strtod_l+0x16a>
 8011a7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011a7e:	1c5a      	adds	r2, r3, #1
 8011a80:	9219      	str	r2, [sp, #100]	@ 0x64
 8011a82:	785a      	ldrb	r2, [r3, #1]
 8011a84:	3001      	adds	r0, #1
 8011a86:	2a30      	cmp	r2, #48	@ 0x30
 8011a88:	d0f8      	beq.n	8011a7c <_strtod_l+0x1e4>
 8011a8a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8011a8e:	2b08      	cmp	r3, #8
 8011a90:	f200 84d2 	bhi.w	8012438 <_strtod_l+0xba0>
 8011a94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011a96:	900a      	str	r0, [sp, #40]	@ 0x28
 8011a98:	2000      	movs	r0, #0
 8011a9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8011a9c:	4605      	mov	r5, r0
 8011a9e:	3a30      	subs	r2, #48	@ 0x30
 8011aa0:	f100 0301 	add.w	r3, r0, #1
 8011aa4:	d018      	beq.n	8011ad8 <_strtod_l+0x240>
 8011aa6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011aa8:	4419      	add	r1, r3
 8011aaa:	910a      	str	r1, [sp, #40]	@ 0x28
 8011aac:	462e      	mov	r6, r5
 8011aae:	f04f 0e0a 	mov.w	lr, #10
 8011ab2:	1c71      	adds	r1, r6, #1
 8011ab4:	eba1 0c05 	sub.w	ip, r1, r5
 8011ab8:	4563      	cmp	r3, ip
 8011aba:	dc15      	bgt.n	8011ae8 <_strtod_l+0x250>
 8011abc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8011ac0:	182b      	adds	r3, r5, r0
 8011ac2:	2b08      	cmp	r3, #8
 8011ac4:	f105 0501 	add.w	r5, r5, #1
 8011ac8:	4405      	add	r5, r0
 8011aca:	dc1a      	bgt.n	8011b02 <_strtod_l+0x26a>
 8011acc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011ace:	230a      	movs	r3, #10
 8011ad0:	fb03 2301 	mla	r3, r3, r1, r2
 8011ad4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011ada:	1c51      	adds	r1, r2, #1
 8011adc:	9119      	str	r1, [sp, #100]	@ 0x64
 8011ade:	7852      	ldrb	r2, [r2, #1]
 8011ae0:	4618      	mov	r0, r3
 8011ae2:	e7c5      	b.n	8011a70 <_strtod_l+0x1d8>
 8011ae4:	4648      	mov	r0, r9
 8011ae6:	e7ce      	b.n	8011a86 <_strtod_l+0x1ee>
 8011ae8:	2e08      	cmp	r6, #8
 8011aea:	dc05      	bgt.n	8011af8 <_strtod_l+0x260>
 8011aec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8011aee:	fb0e f606 	mul.w	r6, lr, r6
 8011af2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8011af4:	460e      	mov	r6, r1
 8011af6:	e7dc      	b.n	8011ab2 <_strtod_l+0x21a>
 8011af8:	2910      	cmp	r1, #16
 8011afa:	bfd8      	it	le
 8011afc:	fb0e f707 	mulle.w	r7, lr, r7
 8011b00:	e7f8      	b.n	8011af4 <_strtod_l+0x25c>
 8011b02:	2b0f      	cmp	r3, #15
 8011b04:	bfdc      	itt	le
 8011b06:	230a      	movle	r3, #10
 8011b08:	fb03 2707 	mlale	r7, r3, r7, r2
 8011b0c:	e7e3      	b.n	8011ad6 <_strtod_l+0x23e>
 8011b0e:	2300      	movs	r3, #0
 8011b10:	930a      	str	r3, [sp, #40]	@ 0x28
 8011b12:	2301      	movs	r3, #1
 8011b14:	e77a      	b.n	8011a0c <_strtod_l+0x174>
 8011b16:	f04f 0c00 	mov.w	ip, #0
 8011b1a:	1ca2      	adds	r2, r4, #2
 8011b1c:	9219      	str	r2, [sp, #100]	@ 0x64
 8011b1e:	78a2      	ldrb	r2, [r4, #2]
 8011b20:	e782      	b.n	8011a28 <_strtod_l+0x190>
 8011b22:	f04f 0c01 	mov.w	ip, #1
 8011b26:	e7f8      	b.n	8011b1a <_strtod_l+0x282>
 8011b28:	08014074 	.word	0x08014074
 8011b2c:	08013ee3 	.word	0x08013ee3
 8011b30:	7ff00000 	.word	0x7ff00000
 8011b34:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011b36:	1c51      	adds	r1, r2, #1
 8011b38:	9119      	str	r1, [sp, #100]	@ 0x64
 8011b3a:	7852      	ldrb	r2, [r2, #1]
 8011b3c:	2a30      	cmp	r2, #48	@ 0x30
 8011b3e:	d0f9      	beq.n	8011b34 <_strtod_l+0x29c>
 8011b40:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8011b44:	2908      	cmp	r1, #8
 8011b46:	f63f af75 	bhi.w	8011a34 <_strtod_l+0x19c>
 8011b4a:	3a30      	subs	r2, #48	@ 0x30
 8011b4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8011b4e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011b50:	920f      	str	r2, [sp, #60]	@ 0x3c
 8011b52:	f04f 080a 	mov.w	r8, #10
 8011b56:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011b58:	1c56      	adds	r6, r2, #1
 8011b5a:	9619      	str	r6, [sp, #100]	@ 0x64
 8011b5c:	7852      	ldrb	r2, [r2, #1]
 8011b5e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8011b62:	f1be 0f09 	cmp.w	lr, #9
 8011b66:	d939      	bls.n	8011bdc <_strtod_l+0x344>
 8011b68:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011b6a:	1a76      	subs	r6, r6, r1
 8011b6c:	2e08      	cmp	r6, #8
 8011b6e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8011b72:	dc03      	bgt.n	8011b7c <_strtod_l+0x2e4>
 8011b74:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011b76:	4588      	cmp	r8, r1
 8011b78:	bfa8      	it	ge
 8011b7a:	4688      	movge	r8, r1
 8011b7c:	f1bc 0f00 	cmp.w	ip, #0
 8011b80:	d001      	beq.n	8011b86 <_strtod_l+0x2ee>
 8011b82:	f1c8 0800 	rsb	r8, r8, #0
 8011b86:	2d00      	cmp	r5, #0
 8011b88:	d14e      	bne.n	8011c28 <_strtod_l+0x390>
 8011b8a:	9908      	ldr	r1, [sp, #32]
 8011b8c:	4308      	orrs	r0, r1
 8011b8e:	f47f aebc 	bne.w	801190a <_strtod_l+0x72>
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	f47f aed4 	bne.w	8011940 <_strtod_l+0xa8>
 8011b98:	2a69      	cmp	r2, #105	@ 0x69
 8011b9a:	d028      	beq.n	8011bee <_strtod_l+0x356>
 8011b9c:	dc25      	bgt.n	8011bea <_strtod_l+0x352>
 8011b9e:	2a49      	cmp	r2, #73	@ 0x49
 8011ba0:	d025      	beq.n	8011bee <_strtod_l+0x356>
 8011ba2:	2a4e      	cmp	r2, #78	@ 0x4e
 8011ba4:	f47f aecc 	bne.w	8011940 <_strtod_l+0xa8>
 8011ba8:	499a      	ldr	r1, [pc, #616]	@ (8011e14 <_strtod_l+0x57c>)
 8011baa:	a819      	add	r0, sp, #100	@ 0x64
 8011bac:	f001 fba0 	bl	80132f0 <__match>
 8011bb0:	2800      	cmp	r0, #0
 8011bb2:	f43f aec5 	beq.w	8011940 <_strtod_l+0xa8>
 8011bb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011bb8:	781b      	ldrb	r3, [r3, #0]
 8011bba:	2b28      	cmp	r3, #40	@ 0x28
 8011bbc:	d12e      	bne.n	8011c1c <_strtod_l+0x384>
 8011bbe:	4996      	ldr	r1, [pc, #600]	@ (8011e18 <_strtod_l+0x580>)
 8011bc0:	aa1c      	add	r2, sp, #112	@ 0x70
 8011bc2:	a819      	add	r0, sp, #100	@ 0x64
 8011bc4:	f001 fba8 	bl	8013318 <__hexnan>
 8011bc8:	2805      	cmp	r0, #5
 8011bca:	d127      	bne.n	8011c1c <_strtod_l+0x384>
 8011bcc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011bce:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8011bd2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8011bd6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8011bda:	e696      	b.n	801190a <_strtod_l+0x72>
 8011bdc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011bde:	fb08 2101 	mla	r1, r8, r1, r2
 8011be2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8011be6:	9209      	str	r2, [sp, #36]	@ 0x24
 8011be8:	e7b5      	b.n	8011b56 <_strtod_l+0x2be>
 8011bea:	2a6e      	cmp	r2, #110	@ 0x6e
 8011bec:	e7da      	b.n	8011ba4 <_strtod_l+0x30c>
 8011bee:	498b      	ldr	r1, [pc, #556]	@ (8011e1c <_strtod_l+0x584>)
 8011bf0:	a819      	add	r0, sp, #100	@ 0x64
 8011bf2:	f001 fb7d 	bl	80132f0 <__match>
 8011bf6:	2800      	cmp	r0, #0
 8011bf8:	f43f aea2 	beq.w	8011940 <_strtod_l+0xa8>
 8011bfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011bfe:	4988      	ldr	r1, [pc, #544]	@ (8011e20 <_strtod_l+0x588>)
 8011c00:	3b01      	subs	r3, #1
 8011c02:	a819      	add	r0, sp, #100	@ 0x64
 8011c04:	9319      	str	r3, [sp, #100]	@ 0x64
 8011c06:	f001 fb73 	bl	80132f0 <__match>
 8011c0a:	b910      	cbnz	r0, 8011c12 <_strtod_l+0x37a>
 8011c0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011c0e:	3301      	adds	r3, #1
 8011c10:	9319      	str	r3, [sp, #100]	@ 0x64
 8011c12:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8011e30 <_strtod_l+0x598>
 8011c16:	f04f 0a00 	mov.w	sl, #0
 8011c1a:	e676      	b.n	801190a <_strtod_l+0x72>
 8011c1c:	4881      	ldr	r0, [pc, #516]	@ (8011e24 <_strtod_l+0x58c>)
 8011c1e:	f001 f8bb 	bl	8012d98 <nan>
 8011c22:	ec5b ab10 	vmov	sl, fp, d0
 8011c26:	e670      	b.n	801190a <_strtod_l+0x72>
 8011c28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c2a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8011c2c:	eba8 0303 	sub.w	r3, r8, r3
 8011c30:	f1b9 0f00 	cmp.w	r9, #0
 8011c34:	bf08      	it	eq
 8011c36:	46a9      	moveq	r9, r5
 8011c38:	2d10      	cmp	r5, #16
 8011c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c3c:	462c      	mov	r4, r5
 8011c3e:	bfa8      	it	ge
 8011c40:	2410      	movge	r4, #16
 8011c42:	f7ee fc5f 	bl	8000504 <__aeabi_ui2d>
 8011c46:	2d09      	cmp	r5, #9
 8011c48:	4682      	mov	sl, r0
 8011c4a:	468b      	mov	fp, r1
 8011c4c:	dc13      	bgt.n	8011c76 <_strtod_l+0x3de>
 8011c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	f43f ae5a 	beq.w	801190a <_strtod_l+0x72>
 8011c56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c58:	dd78      	ble.n	8011d4c <_strtod_l+0x4b4>
 8011c5a:	2b16      	cmp	r3, #22
 8011c5c:	dc5f      	bgt.n	8011d1e <_strtod_l+0x486>
 8011c5e:	4972      	ldr	r1, [pc, #456]	@ (8011e28 <_strtod_l+0x590>)
 8011c60:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011c64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011c68:	4652      	mov	r2, sl
 8011c6a:	465b      	mov	r3, fp
 8011c6c:	f7ee fcc4 	bl	80005f8 <__aeabi_dmul>
 8011c70:	4682      	mov	sl, r0
 8011c72:	468b      	mov	fp, r1
 8011c74:	e649      	b.n	801190a <_strtod_l+0x72>
 8011c76:	4b6c      	ldr	r3, [pc, #432]	@ (8011e28 <_strtod_l+0x590>)
 8011c78:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011c7c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8011c80:	f7ee fcba 	bl	80005f8 <__aeabi_dmul>
 8011c84:	4682      	mov	sl, r0
 8011c86:	4638      	mov	r0, r7
 8011c88:	468b      	mov	fp, r1
 8011c8a:	f7ee fc3b 	bl	8000504 <__aeabi_ui2d>
 8011c8e:	4602      	mov	r2, r0
 8011c90:	460b      	mov	r3, r1
 8011c92:	4650      	mov	r0, sl
 8011c94:	4659      	mov	r1, fp
 8011c96:	f7ee faf9 	bl	800028c <__adddf3>
 8011c9a:	2d0f      	cmp	r5, #15
 8011c9c:	4682      	mov	sl, r0
 8011c9e:	468b      	mov	fp, r1
 8011ca0:	ddd5      	ble.n	8011c4e <_strtod_l+0x3b6>
 8011ca2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ca4:	1b2c      	subs	r4, r5, r4
 8011ca6:	441c      	add	r4, r3
 8011ca8:	2c00      	cmp	r4, #0
 8011caa:	f340 8093 	ble.w	8011dd4 <_strtod_l+0x53c>
 8011cae:	f014 030f 	ands.w	r3, r4, #15
 8011cb2:	d00a      	beq.n	8011cca <_strtod_l+0x432>
 8011cb4:	495c      	ldr	r1, [pc, #368]	@ (8011e28 <_strtod_l+0x590>)
 8011cb6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011cba:	4652      	mov	r2, sl
 8011cbc:	465b      	mov	r3, fp
 8011cbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011cc2:	f7ee fc99 	bl	80005f8 <__aeabi_dmul>
 8011cc6:	4682      	mov	sl, r0
 8011cc8:	468b      	mov	fp, r1
 8011cca:	f034 040f 	bics.w	r4, r4, #15
 8011cce:	d073      	beq.n	8011db8 <_strtod_l+0x520>
 8011cd0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8011cd4:	dd49      	ble.n	8011d6a <_strtod_l+0x4d2>
 8011cd6:	2400      	movs	r4, #0
 8011cd8:	46a0      	mov	r8, r4
 8011cda:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011cdc:	46a1      	mov	r9, r4
 8011cde:	9a05      	ldr	r2, [sp, #20]
 8011ce0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8011e30 <_strtod_l+0x598>
 8011ce4:	2322      	movs	r3, #34	@ 0x22
 8011ce6:	6013      	str	r3, [r2, #0]
 8011ce8:	f04f 0a00 	mov.w	sl, #0
 8011cec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	f43f ae0b 	beq.w	801190a <_strtod_l+0x72>
 8011cf4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011cf6:	9805      	ldr	r0, [sp, #20]
 8011cf8:	f7ff f946 	bl	8010f88 <_Bfree>
 8011cfc:	9805      	ldr	r0, [sp, #20]
 8011cfe:	4649      	mov	r1, r9
 8011d00:	f7ff f942 	bl	8010f88 <_Bfree>
 8011d04:	9805      	ldr	r0, [sp, #20]
 8011d06:	4641      	mov	r1, r8
 8011d08:	f7ff f93e 	bl	8010f88 <_Bfree>
 8011d0c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011d0e:	9805      	ldr	r0, [sp, #20]
 8011d10:	f7ff f93a 	bl	8010f88 <_Bfree>
 8011d14:	9805      	ldr	r0, [sp, #20]
 8011d16:	4621      	mov	r1, r4
 8011d18:	f7ff f936 	bl	8010f88 <_Bfree>
 8011d1c:	e5f5      	b.n	801190a <_strtod_l+0x72>
 8011d1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011d20:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8011d24:	4293      	cmp	r3, r2
 8011d26:	dbbc      	blt.n	8011ca2 <_strtod_l+0x40a>
 8011d28:	4c3f      	ldr	r4, [pc, #252]	@ (8011e28 <_strtod_l+0x590>)
 8011d2a:	f1c5 050f 	rsb	r5, r5, #15
 8011d2e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8011d32:	4652      	mov	r2, sl
 8011d34:	465b      	mov	r3, fp
 8011d36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011d3a:	f7ee fc5d 	bl	80005f8 <__aeabi_dmul>
 8011d3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d40:	1b5d      	subs	r5, r3, r5
 8011d42:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8011d46:	e9d4 2300 	ldrd	r2, r3, [r4]
 8011d4a:	e78f      	b.n	8011c6c <_strtod_l+0x3d4>
 8011d4c:	3316      	adds	r3, #22
 8011d4e:	dba8      	blt.n	8011ca2 <_strtod_l+0x40a>
 8011d50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011d52:	eba3 0808 	sub.w	r8, r3, r8
 8011d56:	4b34      	ldr	r3, [pc, #208]	@ (8011e28 <_strtod_l+0x590>)
 8011d58:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8011d5c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8011d60:	4650      	mov	r0, sl
 8011d62:	4659      	mov	r1, fp
 8011d64:	f7ee fd72 	bl	800084c <__aeabi_ddiv>
 8011d68:	e782      	b.n	8011c70 <_strtod_l+0x3d8>
 8011d6a:	2300      	movs	r3, #0
 8011d6c:	4f2f      	ldr	r7, [pc, #188]	@ (8011e2c <_strtod_l+0x594>)
 8011d6e:	1124      	asrs	r4, r4, #4
 8011d70:	4650      	mov	r0, sl
 8011d72:	4659      	mov	r1, fp
 8011d74:	461e      	mov	r6, r3
 8011d76:	2c01      	cmp	r4, #1
 8011d78:	dc21      	bgt.n	8011dbe <_strtod_l+0x526>
 8011d7a:	b10b      	cbz	r3, 8011d80 <_strtod_l+0x4e8>
 8011d7c:	4682      	mov	sl, r0
 8011d7e:	468b      	mov	fp, r1
 8011d80:	492a      	ldr	r1, [pc, #168]	@ (8011e2c <_strtod_l+0x594>)
 8011d82:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8011d86:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8011d8a:	4652      	mov	r2, sl
 8011d8c:	465b      	mov	r3, fp
 8011d8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011d92:	f7ee fc31 	bl	80005f8 <__aeabi_dmul>
 8011d96:	4b26      	ldr	r3, [pc, #152]	@ (8011e30 <_strtod_l+0x598>)
 8011d98:	460a      	mov	r2, r1
 8011d9a:	400b      	ands	r3, r1
 8011d9c:	4925      	ldr	r1, [pc, #148]	@ (8011e34 <_strtod_l+0x59c>)
 8011d9e:	428b      	cmp	r3, r1
 8011da0:	4682      	mov	sl, r0
 8011da2:	d898      	bhi.n	8011cd6 <_strtod_l+0x43e>
 8011da4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8011da8:	428b      	cmp	r3, r1
 8011daa:	bf86      	itte	hi
 8011dac:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8011e38 <_strtod_l+0x5a0>
 8011db0:	f04f 3aff 	movhi.w	sl, #4294967295
 8011db4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8011db8:	2300      	movs	r3, #0
 8011dba:	9308      	str	r3, [sp, #32]
 8011dbc:	e076      	b.n	8011eac <_strtod_l+0x614>
 8011dbe:	07e2      	lsls	r2, r4, #31
 8011dc0:	d504      	bpl.n	8011dcc <_strtod_l+0x534>
 8011dc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011dc6:	f7ee fc17 	bl	80005f8 <__aeabi_dmul>
 8011dca:	2301      	movs	r3, #1
 8011dcc:	3601      	adds	r6, #1
 8011dce:	1064      	asrs	r4, r4, #1
 8011dd0:	3708      	adds	r7, #8
 8011dd2:	e7d0      	b.n	8011d76 <_strtod_l+0x4de>
 8011dd4:	d0f0      	beq.n	8011db8 <_strtod_l+0x520>
 8011dd6:	4264      	negs	r4, r4
 8011dd8:	f014 020f 	ands.w	r2, r4, #15
 8011ddc:	d00a      	beq.n	8011df4 <_strtod_l+0x55c>
 8011dde:	4b12      	ldr	r3, [pc, #72]	@ (8011e28 <_strtod_l+0x590>)
 8011de0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011de4:	4650      	mov	r0, sl
 8011de6:	4659      	mov	r1, fp
 8011de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dec:	f7ee fd2e 	bl	800084c <__aeabi_ddiv>
 8011df0:	4682      	mov	sl, r0
 8011df2:	468b      	mov	fp, r1
 8011df4:	1124      	asrs	r4, r4, #4
 8011df6:	d0df      	beq.n	8011db8 <_strtod_l+0x520>
 8011df8:	2c1f      	cmp	r4, #31
 8011dfa:	dd1f      	ble.n	8011e3c <_strtod_l+0x5a4>
 8011dfc:	2400      	movs	r4, #0
 8011dfe:	46a0      	mov	r8, r4
 8011e00:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011e02:	46a1      	mov	r9, r4
 8011e04:	9a05      	ldr	r2, [sp, #20]
 8011e06:	2322      	movs	r3, #34	@ 0x22
 8011e08:	f04f 0a00 	mov.w	sl, #0
 8011e0c:	f04f 0b00 	mov.w	fp, #0
 8011e10:	6013      	str	r3, [r2, #0]
 8011e12:	e76b      	b.n	8011cec <_strtod_l+0x454>
 8011e14:	08013dac 	.word	0x08013dac
 8011e18:	08014060 	.word	0x08014060
 8011e1c:	08013da4 	.word	0x08013da4
 8011e20:	08013e17 	.word	0x08013e17
 8011e24:	08013e13 	.word	0x08013e13
 8011e28:	08013f98 	.word	0x08013f98
 8011e2c:	08013f70 	.word	0x08013f70
 8011e30:	7ff00000 	.word	0x7ff00000
 8011e34:	7ca00000 	.word	0x7ca00000
 8011e38:	7fefffff 	.word	0x7fefffff
 8011e3c:	f014 0310 	ands.w	r3, r4, #16
 8011e40:	bf18      	it	ne
 8011e42:	236a      	movne	r3, #106	@ 0x6a
 8011e44:	4ea9      	ldr	r6, [pc, #676]	@ (80120ec <_strtod_l+0x854>)
 8011e46:	9308      	str	r3, [sp, #32]
 8011e48:	4650      	mov	r0, sl
 8011e4a:	4659      	mov	r1, fp
 8011e4c:	2300      	movs	r3, #0
 8011e4e:	07e7      	lsls	r7, r4, #31
 8011e50:	d504      	bpl.n	8011e5c <_strtod_l+0x5c4>
 8011e52:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011e56:	f7ee fbcf 	bl	80005f8 <__aeabi_dmul>
 8011e5a:	2301      	movs	r3, #1
 8011e5c:	1064      	asrs	r4, r4, #1
 8011e5e:	f106 0608 	add.w	r6, r6, #8
 8011e62:	d1f4      	bne.n	8011e4e <_strtod_l+0x5b6>
 8011e64:	b10b      	cbz	r3, 8011e6a <_strtod_l+0x5d2>
 8011e66:	4682      	mov	sl, r0
 8011e68:	468b      	mov	fp, r1
 8011e6a:	9b08      	ldr	r3, [sp, #32]
 8011e6c:	b1b3      	cbz	r3, 8011e9c <_strtod_l+0x604>
 8011e6e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8011e72:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	4659      	mov	r1, fp
 8011e7a:	dd0f      	ble.n	8011e9c <_strtod_l+0x604>
 8011e7c:	2b1f      	cmp	r3, #31
 8011e7e:	dd56      	ble.n	8011f2e <_strtod_l+0x696>
 8011e80:	2b34      	cmp	r3, #52	@ 0x34
 8011e82:	bfde      	ittt	le
 8011e84:	f04f 33ff 	movle.w	r3, #4294967295
 8011e88:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8011e8c:	4093      	lslle	r3, r2
 8011e8e:	f04f 0a00 	mov.w	sl, #0
 8011e92:	bfcc      	ite	gt
 8011e94:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011e98:	ea03 0b01 	andle.w	fp, r3, r1
 8011e9c:	2200      	movs	r2, #0
 8011e9e:	2300      	movs	r3, #0
 8011ea0:	4650      	mov	r0, sl
 8011ea2:	4659      	mov	r1, fp
 8011ea4:	f7ee fe10 	bl	8000ac8 <__aeabi_dcmpeq>
 8011ea8:	2800      	cmp	r0, #0
 8011eaa:	d1a7      	bne.n	8011dfc <_strtod_l+0x564>
 8011eac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011eae:	9300      	str	r3, [sp, #0]
 8011eb0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011eb2:	9805      	ldr	r0, [sp, #20]
 8011eb4:	462b      	mov	r3, r5
 8011eb6:	464a      	mov	r2, r9
 8011eb8:	f7ff f8ce 	bl	8011058 <__s2b>
 8011ebc:	900b      	str	r0, [sp, #44]	@ 0x2c
 8011ebe:	2800      	cmp	r0, #0
 8011ec0:	f43f af09 	beq.w	8011cd6 <_strtod_l+0x43e>
 8011ec4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011ec6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ec8:	2a00      	cmp	r2, #0
 8011eca:	eba3 0308 	sub.w	r3, r3, r8
 8011ece:	bfa8      	it	ge
 8011ed0:	2300      	movge	r3, #0
 8011ed2:	9312      	str	r3, [sp, #72]	@ 0x48
 8011ed4:	2400      	movs	r4, #0
 8011ed6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8011eda:	9316      	str	r3, [sp, #88]	@ 0x58
 8011edc:	46a0      	mov	r8, r4
 8011ede:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011ee0:	9805      	ldr	r0, [sp, #20]
 8011ee2:	6859      	ldr	r1, [r3, #4]
 8011ee4:	f7ff f810 	bl	8010f08 <_Balloc>
 8011ee8:	4681      	mov	r9, r0
 8011eea:	2800      	cmp	r0, #0
 8011eec:	f43f aef7 	beq.w	8011cde <_strtod_l+0x446>
 8011ef0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011ef2:	691a      	ldr	r2, [r3, #16]
 8011ef4:	3202      	adds	r2, #2
 8011ef6:	f103 010c 	add.w	r1, r3, #12
 8011efa:	0092      	lsls	r2, r2, #2
 8011efc:	300c      	adds	r0, #12
 8011efe:	f7fe f878 	bl	800fff2 <memcpy>
 8011f02:	ec4b ab10 	vmov	d0, sl, fp
 8011f06:	9805      	ldr	r0, [sp, #20]
 8011f08:	aa1c      	add	r2, sp, #112	@ 0x70
 8011f0a:	a91b      	add	r1, sp, #108	@ 0x6c
 8011f0c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8011f10:	f7ff fbd6 	bl	80116c0 <__d2b>
 8011f14:	901a      	str	r0, [sp, #104]	@ 0x68
 8011f16:	2800      	cmp	r0, #0
 8011f18:	f43f aee1 	beq.w	8011cde <_strtod_l+0x446>
 8011f1c:	9805      	ldr	r0, [sp, #20]
 8011f1e:	2101      	movs	r1, #1
 8011f20:	f7ff f930 	bl	8011184 <__i2b>
 8011f24:	4680      	mov	r8, r0
 8011f26:	b948      	cbnz	r0, 8011f3c <_strtod_l+0x6a4>
 8011f28:	f04f 0800 	mov.w	r8, #0
 8011f2c:	e6d7      	b.n	8011cde <_strtod_l+0x446>
 8011f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8011f32:	fa02 f303 	lsl.w	r3, r2, r3
 8011f36:	ea03 0a0a 	and.w	sl, r3, sl
 8011f3a:	e7af      	b.n	8011e9c <_strtod_l+0x604>
 8011f3c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8011f3e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011f40:	2d00      	cmp	r5, #0
 8011f42:	bfab      	itete	ge
 8011f44:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8011f46:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8011f48:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8011f4a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8011f4c:	bfac      	ite	ge
 8011f4e:	18ef      	addge	r7, r5, r3
 8011f50:	1b5e      	sublt	r6, r3, r5
 8011f52:	9b08      	ldr	r3, [sp, #32]
 8011f54:	1aed      	subs	r5, r5, r3
 8011f56:	4415      	add	r5, r2
 8011f58:	4b65      	ldr	r3, [pc, #404]	@ (80120f0 <_strtod_l+0x858>)
 8011f5a:	3d01      	subs	r5, #1
 8011f5c:	429d      	cmp	r5, r3
 8011f5e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011f62:	da50      	bge.n	8012006 <_strtod_l+0x76e>
 8011f64:	1b5b      	subs	r3, r3, r5
 8011f66:	2b1f      	cmp	r3, #31
 8011f68:	eba2 0203 	sub.w	r2, r2, r3
 8011f6c:	f04f 0101 	mov.w	r1, #1
 8011f70:	dc3d      	bgt.n	8011fee <_strtod_l+0x756>
 8011f72:	fa01 f303 	lsl.w	r3, r1, r3
 8011f76:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011f78:	2300      	movs	r3, #0
 8011f7a:	9310      	str	r3, [sp, #64]	@ 0x40
 8011f7c:	18bd      	adds	r5, r7, r2
 8011f7e:	9b08      	ldr	r3, [sp, #32]
 8011f80:	42af      	cmp	r7, r5
 8011f82:	4416      	add	r6, r2
 8011f84:	441e      	add	r6, r3
 8011f86:	463b      	mov	r3, r7
 8011f88:	bfa8      	it	ge
 8011f8a:	462b      	movge	r3, r5
 8011f8c:	42b3      	cmp	r3, r6
 8011f8e:	bfa8      	it	ge
 8011f90:	4633      	movge	r3, r6
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	bfc2      	ittt	gt
 8011f96:	1aed      	subgt	r5, r5, r3
 8011f98:	1af6      	subgt	r6, r6, r3
 8011f9a:	1aff      	subgt	r7, r7, r3
 8011f9c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	dd16      	ble.n	8011fd0 <_strtod_l+0x738>
 8011fa2:	4641      	mov	r1, r8
 8011fa4:	9805      	ldr	r0, [sp, #20]
 8011fa6:	461a      	mov	r2, r3
 8011fa8:	f7ff f9a4 	bl	80112f4 <__pow5mult>
 8011fac:	4680      	mov	r8, r0
 8011fae:	2800      	cmp	r0, #0
 8011fb0:	d0ba      	beq.n	8011f28 <_strtod_l+0x690>
 8011fb2:	4601      	mov	r1, r0
 8011fb4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011fb6:	9805      	ldr	r0, [sp, #20]
 8011fb8:	f7ff f8fa 	bl	80111b0 <__multiply>
 8011fbc:	900a      	str	r0, [sp, #40]	@ 0x28
 8011fbe:	2800      	cmp	r0, #0
 8011fc0:	f43f ae8d 	beq.w	8011cde <_strtod_l+0x446>
 8011fc4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011fc6:	9805      	ldr	r0, [sp, #20]
 8011fc8:	f7fe ffde 	bl	8010f88 <_Bfree>
 8011fcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011fce:	931a      	str	r3, [sp, #104]	@ 0x68
 8011fd0:	2d00      	cmp	r5, #0
 8011fd2:	dc1d      	bgt.n	8012010 <_strtod_l+0x778>
 8011fd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	dd23      	ble.n	8012022 <_strtod_l+0x78a>
 8011fda:	4649      	mov	r1, r9
 8011fdc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8011fde:	9805      	ldr	r0, [sp, #20]
 8011fe0:	f7ff f988 	bl	80112f4 <__pow5mult>
 8011fe4:	4681      	mov	r9, r0
 8011fe6:	b9e0      	cbnz	r0, 8012022 <_strtod_l+0x78a>
 8011fe8:	f04f 0900 	mov.w	r9, #0
 8011fec:	e677      	b.n	8011cde <_strtod_l+0x446>
 8011fee:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8011ff2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8011ff6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8011ffa:	35e2      	adds	r5, #226	@ 0xe2
 8011ffc:	fa01 f305 	lsl.w	r3, r1, r5
 8012000:	9310      	str	r3, [sp, #64]	@ 0x40
 8012002:	9113      	str	r1, [sp, #76]	@ 0x4c
 8012004:	e7ba      	b.n	8011f7c <_strtod_l+0x6e4>
 8012006:	2300      	movs	r3, #0
 8012008:	9310      	str	r3, [sp, #64]	@ 0x40
 801200a:	2301      	movs	r3, #1
 801200c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801200e:	e7b5      	b.n	8011f7c <_strtod_l+0x6e4>
 8012010:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012012:	9805      	ldr	r0, [sp, #20]
 8012014:	462a      	mov	r2, r5
 8012016:	f7ff f9c7 	bl	80113a8 <__lshift>
 801201a:	901a      	str	r0, [sp, #104]	@ 0x68
 801201c:	2800      	cmp	r0, #0
 801201e:	d1d9      	bne.n	8011fd4 <_strtod_l+0x73c>
 8012020:	e65d      	b.n	8011cde <_strtod_l+0x446>
 8012022:	2e00      	cmp	r6, #0
 8012024:	dd07      	ble.n	8012036 <_strtod_l+0x79e>
 8012026:	4649      	mov	r1, r9
 8012028:	9805      	ldr	r0, [sp, #20]
 801202a:	4632      	mov	r2, r6
 801202c:	f7ff f9bc 	bl	80113a8 <__lshift>
 8012030:	4681      	mov	r9, r0
 8012032:	2800      	cmp	r0, #0
 8012034:	d0d8      	beq.n	8011fe8 <_strtod_l+0x750>
 8012036:	2f00      	cmp	r7, #0
 8012038:	dd08      	ble.n	801204c <_strtod_l+0x7b4>
 801203a:	4641      	mov	r1, r8
 801203c:	9805      	ldr	r0, [sp, #20]
 801203e:	463a      	mov	r2, r7
 8012040:	f7ff f9b2 	bl	80113a8 <__lshift>
 8012044:	4680      	mov	r8, r0
 8012046:	2800      	cmp	r0, #0
 8012048:	f43f ae49 	beq.w	8011cde <_strtod_l+0x446>
 801204c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801204e:	9805      	ldr	r0, [sp, #20]
 8012050:	464a      	mov	r2, r9
 8012052:	f7ff fa31 	bl	80114b8 <__mdiff>
 8012056:	4604      	mov	r4, r0
 8012058:	2800      	cmp	r0, #0
 801205a:	f43f ae40 	beq.w	8011cde <_strtod_l+0x446>
 801205e:	68c3      	ldr	r3, [r0, #12]
 8012060:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012062:	2300      	movs	r3, #0
 8012064:	60c3      	str	r3, [r0, #12]
 8012066:	4641      	mov	r1, r8
 8012068:	f7ff fa0a 	bl	8011480 <__mcmp>
 801206c:	2800      	cmp	r0, #0
 801206e:	da45      	bge.n	80120fc <_strtod_l+0x864>
 8012070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012072:	ea53 030a 	orrs.w	r3, r3, sl
 8012076:	d16b      	bne.n	8012150 <_strtod_l+0x8b8>
 8012078:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801207c:	2b00      	cmp	r3, #0
 801207e:	d167      	bne.n	8012150 <_strtod_l+0x8b8>
 8012080:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012084:	0d1b      	lsrs	r3, r3, #20
 8012086:	051b      	lsls	r3, r3, #20
 8012088:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801208c:	d960      	bls.n	8012150 <_strtod_l+0x8b8>
 801208e:	6963      	ldr	r3, [r4, #20]
 8012090:	b913      	cbnz	r3, 8012098 <_strtod_l+0x800>
 8012092:	6923      	ldr	r3, [r4, #16]
 8012094:	2b01      	cmp	r3, #1
 8012096:	dd5b      	ble.n	8012150 <_strtod_l+0x8b8>
 8012098:	4621      	mov	r1, r4
 801209a:	2201      	movs	r2, #1
 801209c:	9805      	ldr	r0, [sp, #20]
 801209e:	f7ff f983 	bl	80113a8 <__lshift>
 80120a2:	4641      	mov	r1, r8
 80120a4:	4604      	mov	r4, r0
 80120a6:	f7ff f9eb 	bl	8011480 <__mcmp>
 80120aa:	2800      	cmp	r0, #0
 80120ac:	dd50      	ble.n	8012150 <_strtod_l+0x8b8>
 80120ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80120b2:	9a08      	ldr	r2, [sp, #32]
 80120b4:	0d1b      	lsrs	r3, r3, #20
 80120b6:	051b      	lsls	r3, r3, #20
 80120b8:	2a00      	cmp	r2, #0
 80120ba:	d06a      	beq.n	8012192 <_strtod_l+0x8fa>
 80120bc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80120c0:	d867      	bhi.n	8012192 <_strtod_l+0x8fa>
 80120c2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80120c6:	f67f ae9d 	bls.w	8011e04 <_strtod_l+0x56c>
 80120ca:	4b0a      	ldr	r3, [pc, #40]	@ (80120f4 <_strtod_l+0x85c>)
 80120cc:	4650      	mov	r0, sl
 80120ce:	4659      	mov	r1, fp
 80120d0:	2200      	movs	r2, #0
 80120d2:	f7ee fa91 	bl	80005f8 <__aeabi_dmul>
 80120d6:	4b08      	ldr	r3, [pc, #32]	@ (80120f8 <_strtod_l+0x860>)
 80120d8:	400b      	ands	r3, r1
 80120da:	4682      	mov	sl, r0
 80120dc:	468b      	mov	fp, r1
 80120de:	2b00      	cmp	r3, #0
 80120e0:	f47f ae08 	bne.w	8011cf4 <_strtod_l+0x45c>
 80120e4:	9a05      	ldr	r2, [sp, #20]
 80120e6:	2322      	movs	r3, #34	@ 0x22
 80120e8:	6013      	str	r3, [r2, #0]
 80120ea:	e603      	b.n	8011cf4 <_strtod_l+0x45c>
 80120ec:	08014088 	.word	0x08014088
 80120f0:	fffffc02 	.word	0xfffffc02
 80120f4:	39500000 	.word	0x39500000
 80120f8:	7ff00000 	.word	0x7ff00000
 80120fc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8012100:	d165      	bne.n	80121ce <_strtod_l+0x936>
 8012102:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012104:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012108:	b35a      	cbz	r2, 8012162 <_strtod_l+0x8ca>
 801210a:	4a9f      	ldr	r2, [pc, #636]	@ (8012388 <_strtod_l+0xaf0>)
 801210c:	4293      	cmp	r3, r2
 801210e:	d12b      	bne.n	8012168 <_strtod_l+0x8d0>
 8012110:	9b08      	ldr	r3, [sp, #32]
 8012112:	4651      	mov	r1, sl
 8012114:	b303      	cbz	r3, 8012158 <_strtod_l+0x8c0>
 8012116:	4b9d      	ldr	r3, [pc, #628]	@ (801238c <_strtod_l+0xaf4>)
 8012118:	465a      	mov	r2, fp
 801211a:	4013      	ands	r3, r2
 801211c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8012120:	f04f 32ff 	mov.w	r2, #4294967295
 8012124:	d81b      	bhi.n	801215e <_strtod_l+0x8c6>
 8012126:	0d1b      	lsrs	r3, r3, #20
 8012128:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801212c:	fa02 f303 	lsl.w	r3, r2, r3
 8012130:	4299      	cmp	r1, r3
 8012132:	d119      	bne.n	8012168 <_strtod_l+0x8d0>
 8012134:	4b96      	ldr	r3, [pc, #600]	@ (8012390 <_strtod_l+0xaf8>)
 8012136:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012138:	429a      	cmp	r2, r3
 801213a:	d102      	bne.n	8012142 <_strtod_l+0x8aa>
 801213c:	3101      	adds	r1, #1
 801213e:	f43f adce 	beq.w	8011cde <_strtod_l+0x446>
 8012142:	4b92      	ldr	r3, [pc, #584]	@ (801238c <_strtod_l+0xaf4>)
 8012144:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012146:	401a      	ands	r2, r3
 8012148:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801214c:	f04f 0a00 	mov.w	sl, #0
 8012150:	9b08      	ldr	r3, [sp, #32]
 8012152:	2b00      	cmp	r3, #0
 8012154:	d1b9      	bne.n	80120ca <_strtod_l+0x832>
 8012156:	e5cd      	b.n	8011cf4 <_strtod_l+0x45c>
 8012158:	f04f 33ff 	mov.w	r3, #4294967295
 801215c:	e7e8      	b.n	8012130 <_strtod_l+0x898>
 801215e:	4613      	mov	r3, r2
 8012160:	e7e6      	b.n	8012130 <_strtod_l+0x898>
 8012162:	ea53 030a 	orrs.w	r3, r3, sl
 8012166:	d0a2      	beq.n	80120ae <_strtod_l+0x816>
 8012168:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801216a:	b1db      	cbz	r3, 80121a4 <_strtod_l+0x90c>
 801216c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801216e:	4213      	tst	r3, r2
 8012170:	d0ee      	beq.n	8012150 <_strtod_l+0x8b8>
 8012172:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012174:	9a08      	ldr	r2, [sp, #32]
 8012176:	4650      	mov	r0, sl
 8012178:	4659      	mov	r1, fp
 801217a:	b1bb      	cbz	r3, 80121ac <_strtod_l+0x914>
 801217c:	f7ff fb6e 	bl	801185c <sulp>
 8012180:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012184:	ec53 2b10 	vmov	r2, r3, d0
 8012188:	f7ee f880 	bl	800028c <__adddf3>
 801218c:	4682      	mov	sl, r0
 801218e:	468b      	mov	fp, r1
 8012190:	e7de      	b.n	8012150 <_strtod_l+0x8b8>
 8012192:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8012196:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801219a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801219e:	f04f 3aff 	mov.w	sl, #4294967295
 80121a2:	e7d5      	b.n	8012150 <_strtod_l+0x8b8>
 80121a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80121a6:	ea13 0f0a 	tst.w	r3, sl
 80121aa:	e7e1      	b.n	8012170 <_strtod_l+0x8d8>
 80121ac:	f7ff fb56 	bl	801185c <sulp>
 80121b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80121b4:	ec53 2b10 	vmov	r2, r3, d0
 80121b8:	f7ee f866 	bl	8000288 <__aeabi_dsub>
 80121bc:	2200      	movs	r2, #0
 80121be:	2300      	movs	r3, #0
 80121c0:	4682      	mov	sl, r0
 80121c2:	468b      	mov	fp, r1
 80121c4:	f7ee fc80 	bl	8000ac8 <__aeabi_dcmpeq>
 80121c8:	2800      	cmp	r0, #0
 80121ca:	d0c1      	beq.n	8012150 <_strtod_l+0x8b8>
 80121cc:	e61a      	b.n	8011e04 <_strtod_l+0x56c>
 80121ce:	4641      	mov	r1, r8
 80121d0:	4620      	mov	r0, r4
 80121d2:	f7ff facd 	bl	8011770 <__ratio>
 80121d6:	ec57 6b10 	vmov	r6, r7, d0
 80121da:	2200      	movs	r2, #0
 80121dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80121e0:	4630      	mov	r0, r6
 80121e2:	4639      	mov	r1, r7
 80121e4:	f7ee fc84 	bl	8000af0 <__aeabi_dcmple>
 80121e8:	2800      	cmp	r0, #0
 80121ea:	d06f      	beq.n	80122cc <_strtod_l+0xa34>
 80121ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d17a      	bne.n	80122e8 <_strtod_l+0xa50>
 80121f2:	f1ba 0f00 	cmp.w	sl, #0
 80121f6:	d158      	bne.n	80122aa <_strtod_l+0xa12>
 80121f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80121fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80121fe:	2b00      	cmp	r3, #0
 8012200:	d15a      	bne.n	80122b8 <_strtod_l+0xa20>
 8012202:	4b64      	ldr	r3, [pc, #400]	@ (8012394 <_strtod_l+0xafc>)
 8012204:	2200      	movs	r2, #0
 8012206:	4630      	mov	r0, r6
 8012208:	4639      	mov	r1, r7
 801220a:	f7ee fc67 	bl	8000adc <__aeabi_dcmplt>
 801220e:	2800      	cmp	r0, #0
 8012210:	d159      	bne.n	80122c6 <_strtod_l+0xa2e>
 8012212:	4630      	mov	r0, r6
 8012214:	4639      	mov	r1, r7
 8012216:	4b60      	ldr	r3, [pc, #384]	@ (8012398 <_strtod_l+0xb00>)
 8012218:	2200      	movs	r2, #0
 801221a:	f7ee f9ed 	bl	80005f8 <__aeabi_dmul>
 801221e:	4606      	mov	r6, r0
 8012220:	460f      	mov	r7, r1
 8012222:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8012226:	9606      	str	r6, [sp, #24]
 8012228:	9307      	str	r3, [sp, #28]
 801222a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801222e:	4d57      	ldr	r5, [pc, #348]	@ (801238c <_strtod_l+0xaf4>)
 8012230:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8012234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012236:	401d      	ands	r5, r3
 8012238:	4b58      	ldr	r3, [pc, #352]	@ (801239c <_strtod_l+0xb04>)
 801223a:	429d      	cmp	r5, r3
 801223c:	f040 80b2 	bne.w	80123a4 <_strtod_l+0xb0c>
 8012240:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012242:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8012246:	ec4b ab10 	vmov	d0, sl, fp
 801224a:	f7ff f9c9 	bl	80115e0 <__ulp>
 801224e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012252:	ec51 0b10 	vmov	r0, r1, d0
 8012256:	f7ee f9cf 	bl	80005f8 <__aeabi_dmul>
 801225a:	4652      	mov	r2, sl
 801225c:	465b      	mov	r3, fp
 801225e:	f7ee f815 	bl	800028c <__adddf3>
 8012262:	460b      	mov	r3, r1
 8012264:	4949      	ldr	r1, [pc, #292]	@ (801238c <_strtod_l+0xaf4>)
 8012266:	4a4e      	ldr	r2, [pc, #312]	@ (80123a0 <_strtod_l+0xb08>)
 8012268:	4019      	ands	r1, r3
 801226a:	4291      	cmp	r1, r2
 801226c:	4682      	mov	sl, r0
 801226e:	d942      	bls.n	80122f6 <_strtod_l+0xa5e>
 8012270:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012272:	4b47      	ldr	r3, [pc, #284]	@ (8012390 <_strtod_l+0xaf8>)
 8012274:	429a      	cmp	r2, r3
 8012276:	d103      	bne.n	8012280 <_strtod_l+0x9e8>
 8012278:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801227a:	3301      	adds	r3, #1
 801227c:	f43f ad2f 	beq.w	8011cde <_strtod_l+0x446>
 8012280:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8012390 <_strtod_l+0xaf8>
 8012284:	f04f 3aff 	mov.w	sl, #4294967295
 8012288:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801228a:	9805      	ldr	r0, [sp, #20]
 801228c:	f7fe fe7c 	bl	8010f88 <_Bfree>
 8012290:	9805      	ldr	r0, [sp, #20]
 8012292:	4649      	mov	r1, r9
 8012294:	f7fe fe78 	bl	8010f88 <_Bfree>
 8012298:	9805      	ldr	r0, [sp, #20]
 801229a:	4641      	mov	r1, r8
 801229c:	f7fe fe74 	bl	8010f88 <_Bfree>
 80122a0:	9805      	ldr	r0, [sp, #20]
 80122a2:	4621      	mov	r1, r4
 80122a4:	f7fe fe70 	bl	8010f88 <_Bfree>
 80122a8:	e619      	b.n	8011ede <_strtod_l+0x646>
 80122aa:	f1ba 0f01 	cmp.w	sl, #1
 80122ae:	d103      	bne.n	80122b8 <_strtod_l+0xa20>
 80122b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	f43f ada6 	beq.w	8011e04 <_strtod_l+0x56c>
 80122b8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8012368 <_strtod_l+0xad0>
 80122bc:	4f35      	ldr	r7, [pc, #212]	@ (8012394 <_strtod_l+0xafc>)
 80122be:	ed8d 7b06 	vstr	d7, [sp, #24]
 80122c2:	2600      	movs	r6, #0
 80122c4:	e7b1      	b.n	801222a <_strtod_l+0x992>
 80122c6:	4f34      	ldr	r7, [pc, #208]	@ (8012398 <_strtod_l+0xb00>)
 80122c8:	2600      	movs	r6, #0
 80122ca:	e7aa      	b.n	8012222 <_strtod_l+0x98a>
 80122cc:	4b32      	ldr	r3, [pc, #200]	@ (8012398 <_strtod_l+0xb00>)
 80122ce:	4630      	mov	r0, r6
 80122d0:	4639      	mov	r1, r7
 80122d2:	2200      	movs	r2, #0
 80122d4:	f7ee f990 	bl	80005f8 <__aeabi_dmul>
 80122d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80122da:	4606      	mov	r6, r0
 80122dc:	460f      	mov	r7, r1
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d09f      	beq.n	8012222 <_strtod_l+0x98a>
 80122e2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80122e6:	e7a0      	b.n	801222a <_strtod_l+0x992>
 80122e8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8012370 <_strtod_l+0xad8>
 80122ec:	ed8d 7b06 	vstr	d7, [sp, #24]
 80122f0:	ec57 6b17 	vmov	r6, r7, d7
 80122f4:	e799      	b.n	801222a <_strtod_l+0x992>
 80122f6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80122fa:	9b08      	ldr	r3, [sp, #32]
 80122fc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8012300:	2b00      	cmp	r3, #0
 8012302:	d1c1      	bne.n	8012288 <_strtod_l+0x9f0>
 8012304:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012308:	0d1b      	lsrs	r3, r3, #20
 801230a:	051b      	lsls	r3, r3, #20
 801230c:	429d      	cmp	r5, r3
 801230e:	d1bb      	bne.n	8012288 <_strtod_l+0x9f0>
 8012310:	4630      	mov	r0, r6
 8012312:	4639      	mov	r1, r7
 8012314:	f7ee fcd0 	bl	8000cb8 <__aeabi_d2lz>
 8012318:	f7ee f940 	bl	800059c <__aeabi_l2d>
 801231c:	4602      	mov	r2, r0
 801231e:	460b      	mov	r3, r1
 8012320:	4630      	mov	r0, r6
 8012322:	4639      	mov	r1, r7
 8012324:	f7ed ffb0 	bl	8000288 <__aeabi_dsub>
 8012328:	460b      	mov	r3, r1
 801232a:	4602      	mov	r2, r0
 801232c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8012330:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8012334:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012336:	ea46 060a 	orr.w	r6, r6, sl
 801233a:	431e      	orrs	r6, r3
 801233c:	d06f      	beq.n	801241e <_strtod_l+0xb86>
 801233e:	a30e      	add	r3, pc, #56	@ (adr r3, 8012378 <_strtod_l+0xae0>)
 8012340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012344:	f7ee fbca 	bl	8000adc <__aeabi_dcmplt>
 8012348:	2800      	cmp	r0, #0
 801234a:	f47f acd3 	bne.w	8011cf4 <_strtod_l+0x45c>
 801234e:	a30c      	add	r3, pc, #48	@ (adr r3, 8012380 <_strtod_l+0xae8>)
 8012350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012354:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012358:	f7ee fbde 	bl	8000b18 <__aeabi_dcmpgt>
 801235c:	2800      	cmp	r0, #0
 801235e:	d093      	beq.n	8012288 <_strtod_l+0x9f0>
 8012360:	e4c8      	b.n	8011cf4 <_strtod_l+0x45c>
 8012362:	bf00      	nop
 8012364:	f3af 8000 	nop.w
 8012368:	00000000 	.word	0x00000000
 801236c:	bff00000 	.word	0xbff00000
 8012370:	00000000 	.word	0x00000000
 8012374:	3ff00000 	.word	0x3ff00000
 8012378:	94a03595 	.word	0x94a03595
 801237c:	3fdfffff 	.word	0x3fdfffff
 8012380:	35afe535 	.word	0x35afe535
 8012384:	3fe00000 	.word	0x3fe00000
 8012388:	000fffff 	.word	0x000fffff
 801238c:	7ff00000 	.word	0x7ff00000
 8012390:	7fefffff 	.word	0x7fefffff
 8012394:	3ff00000 	.word	0x3ff00000
 8012398:	3fe00000 	.word	0x3fe00000
 801239c:	7fe00000 	.word	0x7fe00000
 80123a0:	7c9fffff 	.word	0x7c9fffff
 80123a4:	9b08      	ldr	r3, [sp, #32]
 80123a6:	b323      	cbz	r3, 80123f2 <_strtod_l+0xb5a>
 80123a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80123ac:	d821      	bhi.n	80123f2 <_strtod_l+0xb5a>
 80123ae:	a328      	add	r3, pc, #160	@ (adr r3, 8012450 <_strtod_l+0xbb8>)
 80123b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123b4:	4630      	mov	r0, r6
 80123b6:	4639      	mov	r1, r7
 80123b8:	f7ee fb9a 	bl	8000af0 <__aeabi_dcmple>
 80123bc:	b1a0      	cbz	r0, 80123e8 <_strtod_l+0xb50>
 80123be:	4639      	mov	r1, r7
 80123c0:	4630      	mov	r0, r6
 80123c2:	f7ee fbf1 	bl	8000ba8 <__aeabi_d2uiz>
 80123c6:	2801      	cmp	r0, #1
 80123c8:	bf38      	it	cc
 80123ca:	2001      	movcc	r0, #1
 80123cc:	f7ee f89a 	bl	8000504 <__aeabi_ui2d>
 80123d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123d2:	4606      	mov	r6, r0
 80123d4:	460f      	mov	r7, r1
 80123d6:	b9fb      	cbnz	r3, 8012418 <_strtod_l+0xb80>
 80123d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80123dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80123de:	9315      	str	r3, [sp, #84]	@ 0x54
 80123e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80123e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80123e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80123ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80123ee:	1b5b      	subs	r3, r3, r5
 80123f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80123f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80123f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80123fa:	f7ff f8f1 	bl	80115e0 <__ulp>
 80123fe:	4650      	mov	r0, sl
 8012400:	ec53 2b10 	vmov	r2, r3, d0
 8012404:	4659      	mov	r1, fp
 8012406:	f7ee f8f7 	bl	80005f8 <__aeabi_dmul>
 801240a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801240e:	f7ed ff3d 	bl	800028c <__adddf3>
 8012412:	4682      	mov	sl, r0
 8012414:	468b      	mov	fp, r1
 8012416:	e770      	b.n	80122fa <_strtod_l+0xa62>
 8012418:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801241c:	e7e0      	b.n	80123e0 <_strtod_l+0xb48>
 801241e:	a30e      	add	r3, pc, #56	@ (adr r3, 8012458 <_strtod_l+0xbc0>)
 8012420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012424:	f7ee fb5a 	bl	8000adc <__aeabi_dcmplt>
 8012428:	e798      	b.n	801235c <_strtod_l+0xac4>
 801242a:	2300      	movs	r3, #0
 801242c:	930e      	str	r3, [sp, #56]	@ 0x38
 801242e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8012430:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012432:	6013      	str	r3, [r2, #0]
 8012434:	f7ff ba6d 	b.w	8011912 <_strtod_l+0x7a>
 8012438:	2a65      	cmp	r2, #101	@ 0x65
 801243a:	f43f ab68 	beq.w	8011b0e <_strtod_l+0x276>
 801243e:	2a45      	cmp	r2, #69	@ 0x45
 8012440:	f43f ab65 	beq.w	8011b0e <_strtod_l+0x276>
 8012444:	2301      	movs	r3, #1
 8012446:	f7ff bba0 	b.w	8011b8a <_strtod_l+0x2f2>
 801244a:	bf00      	nop
 801244c:	f3af 8000 	nop.w
 8012450:	ffc00000 	.word	0xffc00000
 8012454:	41dfffff 	.word	0x41dfffff
 8012458:	94a03595 	.word	0x94a03595
 801245c:	3fcfffff 	.word	0x3fcfffff

08012460 <_strtod_r>:
 8012460:	4b01      	ldr	r3, [pc, #4]	@ (8012468 <_strtod_r+0x8>)
 8012462:	f7ff ba19 	b.w	8011898 <_strtod_l>
 8012466:	bf00      	nop
 8012468:	20000158 	.word	0x20000158

0801246c <_strtol_l.isra.0>:
 801246c:	2b24      	cmp	r3, #36	@ 0x24
 801246e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012472:	4686      	mov	lr, r0
 8012474:	4690      	mov	r8, r2
 8012476:	d801      	bhi.n	801247c <_strtol_l.isra.0+0x10>
 8012478:	2b01      	cmp	r3, #1
 801247a:	d106      	bne.n	801248a <_strtol_l.isra.0+0x1e>
 801247c:	f7fd fd8c 	bl	800ff98 <__errno>
 8012480:	2316      	movs	r3, #22
 8012482:	6003      	str	r3, [r0, #0]
 8012484:	2000      	movs	r0, #0
 8012486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801248a:	4834      	ldr	r0, [pc, #208]	@ (801255c <_strtol_l.isra.0+0xf0>)
 801248c:	460d      	mov	r5, r1
 801248e:	462a      	mov	r2, r5
 8012490:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012494:	5d06      	ldrb	r6, [r0, r4]
 8012496:	f016 0608 	ands.w	r6, r6, #8
 801249a:	d1f8      	bne.n	801248e <_strtol_l.isra.0+0x22>
 801249c:	2c2d      	cmp	r4, #45	@ 0x2d
 801249e:	d110      	bne.n	80124c2 <_strtol_l.isra.0+0x56>
 80124a0:	782c      	ldrb	r4, [r5, #0]
 80124a2:	2601      	movs	r6, #1
 80124a4:	1c95      	adds	r5, r2, #2
 80124a6:	f033 0210 	bics.w	r2, r3, #16
 80124aa:	d115      	bne.n	80124d8 <_strtol_l.isra.0+0x6c>
 80124ac:	2c30      	cmp	r4, #48	@ 0x30
 80124ae:	d10d      	bne.n	80124cc <_strtol_l.isra.0+0x60>
 80124b0:	782a      	ldrb	r2, [r5, #0]
 80124b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80124b6:	2a58      	cmp	r2, #88	@ 0x58
 80124b8:	d108      	bne.n	80124cc <_strtol_l.isra.0+0x60>
 80124ba:	786c      	ldrb	r4, [r5, #1]
 80124bc:	3502      	adds	r5, #2
 80124be:	2310      	movs	r3, #16
 80124c0:	e00a      	b.n	80124d8 <_strtol_l.isra.0+0x6c>
 80124c2:	2c2b      	cmp	r4, #43	@ 0x2b
 80124c4:	bf04      	itt	eq
 80124c6:	782c      	ldrbeq	r4, [r5, #0]
 80124c8:	1c95      	addeq	r5, r2, #2
 80124ca:	e7ec      	b.n	80124a6 <_strtol_l.isra.0+0x3a>
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d1f6      	bne.n	80124be <_strtol_l.isra.0+0x52>
 80124d0:	2c30      	cmp	r4, #48	@ 0x30
 80124d2:	bf14      	ite	ne
 80124d4:	230a      	movne	r3, #10
 80124d6:	2308      	moveq	r3, #8
 80124d8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80124dc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80124e0:	2200      	movs	r2, #0
 80124e2:	fbbc f9f3 	udiv	r9, ip, r3
 80124e6:	4610      	mov	r0, r2
 80124e8:	fb03 ca19 	mls	sl, r3, r9, ip
 80124ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80124f0:	2f09      	cmp	r7, #9
 80124f2:	d80f      	bhi.n	8012514 <_strtol_l.isra.0+0xa8>
 80124f4:	463c      	mov	r4, r7
 80124f6:	42a3      	cmp	r3, r4
 80124f8:	dd1b      	ble.n	8012532 <_strtol_l.isra.0+0xc6>
 80124fa:	1c57      	adds	r7, r2, #1
 80124fc:	d007      	beq.n	801250e <_strtol_l.isra.0+0xa2>
 80124fe:	4581      	cmp	r9, r0
 8012500:	d314      	bcc.n	801252c <_strtol_l.isra.0+0xc0>
 8012502:	d101      	bne.n	8012508 <_strtol_l.isra.0+0x9c>
 8012504:	45a2      	cmp	sl, r4
 8012506:	db11      	blt.n	801252c <_strtol_l.isra.0+0xc0>
 8012508:	fb00 4003 	mla	r0, r0, r3, r4
 801250c:	2201      	movs	r2, #1
 801250e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012512:	e7eb      	b.n	80124ec <_strtol_l.isra.0+0x80>
 8012514:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012518:	2f19      	cmp	r7, #25
 801251a:	d801      	bhi.n	8012520 <_strtol_l.isra.0+0xb4>
 801251c:	3c37      	subs	r4, #55	@ 0x37
 801251e:	e7ea      	b.n	80124f6 <_strtol_l.isra.0+0x8a>
 8012520:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012524:	2f19      	cmp	r7, #25
 8012526:	d804      	bhi.n	8012532 <_strtol_l.isra.0+0xc6>
 8012528:	3c57      	subs	r4, #87	@ 0x57
 801252a:	e7e4      	b.n	80124f6 <_strtol_l.isra.0+0x8a>
 801252c:	f04f 32ff 	mov.w	r2, #4294967295
 8012530:	e7ed      	b.n	801250e <_strtol_l.isra.0+0xa2>
 8012532:	1c53      	adds	r3, r2, #1
 8012534:	d108      	bne.n	8012548 <_strtol_l.isra.0+0xdc>
 8012536:	2322      	movs	r3, #34	@ 0x22
 8012538:	f8ce 3000 	str.w	r3, [lr]
 801253c:	4660      	mov	r0, ip
 801253e:	f1b8 0f00 	cmp.w	r8, #0
 8012542:	d0a0      	beq.n	8012486 <_strtol_l.isra.0+0x1a>
 8012544:	1e69      	subs	r1, r5, #1
 8012546:	e006      	b.n	8012556 <_strtol_l.isra.0+0xea>
 8012548:	b106      	cbz	r6, 801254c <_strtol_l.isra.0+0xe0>
 801254a:	4240      	negs	r0, r0
 801254c:	f1b8 0f00 	cmp.w	r8, #0
 8012550:	d099      	beq.n	8012486 <_strtol_l.isra.0+0x1a>
 8012552:	2a00      	cmp	r2, #0
 8012554:	d1f6      	bne.n	8012544 <_strtol_l.isra.0+0xd8>
 8012556:	f8c8 1000 	str.w	r1, [r8]
 801255a:	e794      	b.n	8012486 <_strtol_l.isra.0+0x1a>
 801255c:	080140b1 	.word	0x080140b1

08012560 <_strtol_r>:
 8012560:	f7ff bf84 	b.w	801246c <_strtol_l.isra.0>

08012564 <__ssputs_r>:
 8012564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012568:	688e      	ldr	r6, [r1, #8]
 801256a:	461f      	mov	r7, r3
 801256c:	42be      	cmp	r6, r7
 801256e:	680b      	ldr	r3, [r1, #0]
 8012570:	4682      	mov	sl, r0
 8012572:	460c      	mov	r4, r1
 8012574:	4690      	mov	r8, r2
 8012576:	d82d      	bhi.n	80125d4 <__ssputs_r+0x70>
 8012578:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801257c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012580:	d026      	beq.n	80125d0 <__ssputs_r+0x6c>
 8012582:	6965      	ldr	r5, [r4, #20]
 8012584:	6909      	ldr	r1, [r1, #16]
 8012586:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801258a:	eba3 0901 	sub.w	r9, r3, r1
 801258e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012592:	1c7b      	adds	r3, r7, #1
 8012594:	444b      	add	r3, r9
 8012596:	106d      	asrs	r5, r5, #1
 8012598:	429d      	cmp	r5, r3
 801259a:	bf38      	it	cc
 801259c:	461d      	movcc	r5, r3
 801259e:	0553      	lsls	r3, r2, #21
 80125a0:	d527      	bpl.n	80125f2 <__ssputs_r+0x8e>
 80125a2:	4629      	mov	r1, r5
 80125a4:	f7fe fc24 	bl	8010df0 <_malloc_r>
 80125a8:	4606      	mov	r6, r0
 80125aa:	b360      	cbz	r0, 8012606 <__ssputs_r+0xa2>
 80125ac:	6921      	ldr	r1, [r4, #16]
 80125ae:	464a      	mov	r2, r9
 80125b0:	f7fd fd1f 	bl	800fff2 <memcpy>
 80125b4:	89a3      	ldrh	r3, [r4, #12]
 80125b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80125ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80125be:	81a3      	strh	r3, [r4, #12]
 80125c0:	6126      	str	r6, [r4, #16]
 80125c2:	6165      	str	r5, [r4, #20]
 80125c4:	444e      	add	r6, r9
 80125c6:	eba5 0509 	sub.w	r5, r5, r9
 80125ca:	6026      	str	r6, [r4, #0]
 80125cc:	60a5      	str	r5, [r4, #8]
 80125ce:	463e      	mov	r6, r7
 80125d0:	42be      	cmp	r6, r7
 80125d2:	d900      	bls.n	80125d6 <__ssputs_r+0x72>
 80125d4:	463e      	mov	r6, r7
 80125d6:	6820      	ldr	r0, [r4, #0]
 80125d8:	4632      	mov	r2, r6
 80125da:	4641      	mov	r1, r8
 80125dc:	f000 fb7c 	bl	8012cd8 <memmove>
 80125e0:	68a3      	ldr	r3, [r4, #8]
 80125e2:	1b9b      	subs	r3, r3, r6
 80125e4:	60a3      	str	r3, [r4, #8]
 80125e6:	6823      	ldr	r3, [r4, #0]
 80125e8:	4433      	add	r3, r6
 80125ea:	6023      	str	r3, [r4, #0]
 80125ec:	2000      	movs	r0, #0
 80125ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125f2:	462a      	mov	r2, r5
 80125f4:	f000 ff3d 	bl	8013472 <_realloc_r>
 80125f8:	4606      	mov	r6, r0
 80125fa:	2800      	cmp	r0, #0
 80125fc:	d1e0      	bne.n	80125c0 <__ssputs_r+0x5c>
 80125fe:	6921      	ldr	r1, [r4, #16]
 8012600:	4650      	mov	r0, sl
 8012602:	f7fe fb81 	bl	8010d08 <_free_r>
 8012606:	230c      	movs	r3, #12
 8012608:	f8ca 3000 	str.w	r3, [sl]
 801260c:	89a3      	ldrh	r3, [r4, #12]
 801260e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012612:	81a3      	strh	r3, [r4, #12]
 8012614:	f04f 30ff 	mov.w	r0, #4294967295
 8012618:	e7e9      	b.n	80125ee <__ssputs_r+0x8a>
	...

0801261c <_svfiprintf_r>:
 801261c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012620:	4698      	mov	r8, r3
 8012622:	898b      	ldrh	r3, [r1, #12]
 8012624:	061b      	lsls	r3, r3, #24
 8012626:	b09d      	sub	sp, #116	@ 0x74
 8012628:	4607      	mov	r7, r0
 801262a:	460d      	mov	r5, r1
 801262c:	4614      	mov	r4, r2
 801262e:	d510      	bpl.n	8012652 <_svfiprintf_r+0x36>
 8012630:	690b      	ldr	r3, [r1, #16]
 8012632:	b973      	cbnz	r3, 8012652 <_svfiprintf_r+0x36>
 8012634:	2140      	movs	r1, #64	@ 0x40
 8012636:	f7fe fbdb 	bl	8010df0 <_malloc_r>
 801263a:	6028      	str	r0, [r5, #0]
 801263c:	6128      	str	r0, [r5, #16]
 801263e:	b930      	cbnz	r0, 801264e <_svfiprintf_r+0x32>
 8012640:	230c      	movs	r3, #12
 8012642:	603b      	str	r3, [r7, #0]
 8012644:	f04f 30ff 	mov.w	r0, #4294967295
 8012648:	b01d      	add	sp, #116	@ 0x74
 801264a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801264e:	2340      	movs	r3, #64	@ 0x40
 8012650:	616b      	str	r3, [r5, #20]
 8012652:	2300      	movs	r3, #0
 8012654:	9309      	str	r3, [sp, #36]	@ 0x24
 8012656:	2320      	movs	r3, #32
 8012658:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801265c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012660:	2330      	movs	r3, #48	@ 0x30
 8012662:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012800 <_svfiprintf_r+0x1e4>
 8012666:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801266a:	f04f 0901 	mov.w	r9, #1
 801266e:	4623      	mov	r3, r4
 8012670:	469a      	mov	sl, r3
 8012672:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012676:	b10a      	cbz	r2, 801267c <_svfiprintf_r+0x60>
 8012678:	2a25      	cmp	r2, #37	@ 0x25
 801267a:	d1f9      	bne.n	8012670 <_svfiprintf_r+0x54>
 801267c:	ebba 0b04 	subs.w	fp, sl, r4
 8012680:	d00b      	beq.n	801269a <_svfiprintf_r+0x7e>
 8012682:	465b      	mov	r3, fp
 8012684:	4622      	mov	r2, r4
 8012686:	4629      	mov	r1, r5
 8012688:	4638      	mov	r0, r7
 801268a:	f7ff ff6b 	bl	8012564 <__ssputs_r>
 801268e:	3001      	adds	r0, #1
 8012690:	f000 80a7 	beq.w	80127e2 <_svfiprintf_r+0x1c6>
 8012694:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012696:	445a      	add	r2, fp
 8012698:	9209      	str	r2, [sp, #36]	@ 0x24
 801269a:	f89a 3000 	ldrb.w	r3, [sl]
 801269e:	2b00      	cmp	r3, #0
 80126a0:	f000 809f 	beq.w	80127e2 <_svfiprintf_r+0x1c6>
 80126a4:	2300      	movs	r3, #0
 80126a6:	f04f 32ff 	mov.w	r2, #4294967295
 80126aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80126ae:	f10a 0a01 	add.w	sl, sl, #1
 80126b2:	9304      	str	r3, [sp, #16]
 80126b4:	9307      	str	r3, [sp, #28]
 80126b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80126ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80126bc:	4654      	mov	r4, sl
 80126be:	2205      	movs	r2, #5
 80126c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126c4:	484e      	ldr	r0, [pc, #312]	@ (8012800 <_svfiprintf_r+0x1e4>)
 80126c6:	f7ed fd83 	bl	80001d0 <memchr>
 80126ca:	9a04      	ldr	r2, [sp, #16]
 80126cc:	b9d8      	cbnz	r0, 8012706 <_svfiprintf_r+0xea>
 80126ce:	06d0      	lsls	r0, r2, #27
 80126d0:	bf44      	itt	mi
 80126d2:	2320      	movmi	r3, #32
 80126d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80126d8:	0711      	lsls	r1, r2, #28
 80126da:	bf44      	itt	mi
 80126dc:	232b      	movmi	r3, #43	@ 0x2b
 80126de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80126e2:	f89a 3000 	ldrb.w	r3, [sl]
 80126e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80126e8:	d015      	beq.n	8012716 <_svfiprintf_r+0xfa>
 80126ea:	9a07      	ldr	r2, [sp, #28]
 80126ec:	4654      	mov	r4, sl
 80126ee:	2000      	movs	r0, #0
 80126f0:	f04f 0c0a 	mov.w	ip, #10
 80126f4:	4621      	mov	r1, r4
 80126f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80126fa:	3b30      	subs	r3, #48	@ 0x30
 80126fc:	2b09      	cmp	r3, #9
 80126fe:	d94b      	bls.n	8012798 <_svfiprintf_r+0x17c>
 8012700:	b1b0      	cbz	r0, 8012730 <_svfiprintf_r+0x114>
 8012702:	9207      	str	r2, [sp, #28]
 8012704:	e014      	b.n	8012730 <_svfiprintf_r+0x114>
 8012706:	eba0 0308 	sub.w	r3, r0, r8
 801270a:	fa09 f303 	lsl.w	r3, r9, r3
 801270e:	4313      	orrs	r3, r2
 8012710:	9304      	str	r3, [sp, #16]
 8012712:	46a2      	mov	sl, r4
 8012714:	e7d2      	b.n	80126bc <_svfiprintf_r+0xa0>
 8012716:	9b03      	ldr	r3, [sp, #12]
 8012718:	1d19      	adds	r1, r3, #4
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	9103      	str	r1, [sp, #12]
 801271e:	2b00      	cmp	r3, #0
 8012720:	bfbb      	ittet	lt
 8012722:	425b      	neglt	r3, r3
 8012724:	f042 0202 	orrlt.w	r2, r2, #2
 8012728:	9307      	strge	r3, [sp, #28]
 801272a:	9307      	strlt	r3, [sp, #28]
 801272c:	bfb8      	it	lt
 801272e:	9204      	strlt	r2, [sp, #16]
 8012730:	7823      	ldrb	r3, [r4, #0]
 8012732:	2b2e      	cmp	r3, #46	@ 0x2e
 8012734:	d10a      	bne.n	801274c <_svfiprintf_r+0x130>
 8012736:	7863      	ldrb	r3, [r4, #1]
 8012738:	2b2a      	cmp	r3, #42	@ 0x2a
 801273a:	d132      	bne.n	80127a2 <_svfiprintf_r+0x186>
 801273c:	9b03      	ldr	r3, [sp, #12]
 801273e:	1d1a      	adds	r2, r3, #4
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	9203      	str	r2, [sp, #12]
 8012744:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012748:	3402      	adds	r4, #2
 801274a:	9305      	str	r3, [sp, #20]
 801274c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012810 <_svfiprintf_r+0x1f4>
 8012750:	7821      	ldrb	r1, [r4, #0]
 8012752:	2203      	movs	r2, #3
 8012754:	4650      	mov	r0, sl
 8012756:	f7ed fd3b 	bl	80001d0 <memchr>
 801275a:	b138      	cbz	r0, 801276c <_svfiprintf_r+0x150>
 801275c:	9b04      	ldr	r3, [sp, #16]
 801275e:	eba0 000a 	sub.w	r0, r0, sl
 8012762:	2240      	movs	r2, #64	@ 0x40
 8012764:	4082      	lsls	r2, r0
 8012766:	4313      	orrs	r3, r2
 8012768:	3401      	adds	r4, #1
 801276a:	9304      	str	r3, [sp, #16]
 801276c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012770:	4824      	ldr	r0, [pc, #144]	@ (8012804 <_svfiprintf_r+0x1e8>)
 8012772:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012776:	2206      	movs	r2, #6
 8012778:	f7ed fd2a 	bl	80001d0 <memchr>
 801277c:	2800      	cmp	r0, #0
 801277e:	d036      	beq.n	80127ee <_svfiprintf_r+0x1d2>
 8012780:	4b21      	ldr	r3, [pc, #132]	@ (8012808 <_svfiprintf_r+0x1ec>)
 8012782:	bb1b      	cbnz	r3, 80127cc <_svfiprintf_r+0x1b0>
 8012784:	9b03      	ldr	r3, [sp, #12]
 8012786:	3307      	adds	r3, #7
 8012788:	f023 0307 	bic.w	r3, r3, #7
 801278c:	3308      	adds	r3, #8
 801278e:	9303      	str	r3, [sp, #12]
 8012790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012792:	4433      	add	r3, r6
 8012794:	9309      	str	r3, [sp, #36]	@ 0x24
 8012796:	e76a      	b.n	801266e <_svfiprintf_r+0x52>
 8012798:	fb0c 3202 	mla	r2, ip, r2, r3
 801279c:	460c      	mov	r4, r1
 801279e:	2001      	movs	r0, #1
 80127a0:	e7a8      	b.n	80126f4 <_svfiprintf_r+0xd8>
 80127a2:	2300      	movs	r3, #0
 80127a4:	3401      	adds	r4, #1
 80127a6:	9305      	str	r3, [sp, #20]
 80127a8:	4619      	mov	r1, r3
 80127aa:	f04f 0c0a 	mov.w	ip, #10
 80127ae:	4620      	mov	r0, r4
 80127b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80127b4:	3a30      	subs	r2, #48	@ 0x30
 80127b6:	2a09      	cmp	r2, #9
 80127b8:	d903      	bls.n	80127c2 <_svfiprintf_r+0x1a6>
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d0c6      	beq.n	801274c <_svfiprintf_r+0x130>
 80127be:	9105      	str	r1, [sp, #20]
 80127c0:	e7c4      	b.n	801274c <_svfiprintf_r+0x130>
 80127c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80127c6:	4604      	mov	r4, r0
 80127c8:	2301      	movs	r3, #1
 80127ca:	e7f0      	b.n	80127ae <_svfiprintf_r+0x192>
 80127cc:	ab03      	add	r3, sp, #12
 80127ce:	9300      	str	r3, [sp, #0]
 80127d0:	462a      	mov	r2, r5
 80127d2:	4b0e      	ldr	r3, [pc, #56]	@ (801280c <_svfiprintf_r+0x1f0>)
 80127d4:	a904      	add	r1, sp, #16
 80127d6:	4638      	mov	r0, r7
 80127d8:	f7fc fb9c 	bl	800ef14 <_printf_float>
 80127dc:	1c42      	adds	r2, r0, #1
 80127de:	4606      	mov	r6, r0
 80127e0:	d1d6      	bne.n	8012790 <_svfiprintf_r+0x174>
 80127e2:	89ab      	ldrh	r3, [r5, #12]
 80127e4:	065b      	lsls	r3, r3, #25
 80127e6:	f53f af2d 	bmi.w	8012644 <_svfiprintf_r+0x28>
 80127ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80127ec:	e72c      	b.n	8012648 <_svfiprintf_r+0x2c>
 80127ee:	ab03      	add	r3, sp, #12
 80127f0:	9300      	str	r3, [sp, #0]
 80127f2:	462a      	mov	r2, r5
 80127f4:	4b05      	ldr	r3, [pc, #20]	@ (801280c <_svfiprintf_r+0x1f0>)
 80127f6:	a904      	add	r1, sp, #16
 80127f8:	4638      	mov	r0, r7
 80127fa:	f7fc fe23 	bl	800f444 <_printf_i>
 80127fe:	e7ed      	b.n	80127dc <_svfiprintf_r+0x1c0>
 8012800:	08013ee5 	.word	0x08013ee5
 8012804:	08013eef 	.word	0x08013eef
 8012808:	0800ef15 	.word	0x0800ef15
 801280c:	08012565 	.word	0x08012565
 8012810:	08013eeb 	.word	0x08013eeb

08012814 <__sfputc_r>:
 8012814:	6893      	ldr	r3, [r2, #8]
 8012816:	3b01      	subs	r3, #1
 8012818:	2b00      	cmp	r3, #0
 801281a:	b410      	push	{r4}
 801281c:	6093      	str	r3, [r2, #8]
 801281e:	da08      	bge.n	8012832 <__sfputc_r+0x1e>
 8012820:	6994      	ldr	r4, [r2, #24]
 8012822:	42a3      	cmp	r3, r4
 8012824:	db01      	blt.n	801282a <__sfputc_r+0x16>
 8012826:	290a      	cmp	r1, #10
 8012828:	d103      	bne.n	8012832 <__sfputc_r+0x1e>
 801282a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801282e:	f7fd bacc 	b.w	800fdca <__swbuf_r>
 8012832:	6813      	ldr	r3, [r2, #0]
 8012834:	1c58      	adds	r0, r3, #1
 8012836:	6010      	str	r0, [r2, #0]
 8012838:	7019      	strb	r1, [r3, #0]
 801283a:	4608      	mov	r0, r1
 801283c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012840:	4770      	bx	lr

08012842 <__sfputs_r>:
 8012842:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012844:	4606      	mov	r6, r0
 8012846:	460f      	mov	r7, r1
 8012848:	4614      	mov	r4, r2
 801284a:	18d5      	adds	r5, r2, r3
 801284c:	42ac      	cmp	r4, r5
 801284e:	d101      	bne.n	8012854 <__sfputs_r+0x12>
 8012850:	2000      	movs	r0, #0
 8012852:	e007      	b.n	8012864 <__sfputs_r+0x22>
 8012854:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012858:	463a      	mov	r2, r7
 801285a:	4630      	mov	r0, r6
 801285c:	f7ff ffda 	bl	8012814 <__sfputc_r>
 8012860:	1c43      	adds	r3, r0, #1
 8012862:	d1f3      	bne.n	801284c <__sfputs_r+0xa>
 8012864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012868 <_vfiprintf_r>:
 8012868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801286c:	460d      	mov	r5, r1
 801286e:	b09d      	sub	sp, #116	@ 0x74
 8012870:	4614      	mov	r4, r2
 8012872:	4698      	mov	r8, r3
 8012874:	4606      	mov	r6, r0
 8012876:	b118      	cbz	r0, 8012880 <_vfiprintf_r+0x18>
 8012878:	6a03      	ldr	r3, [r0, #32]
 801287a:	b90b      	cbnz	r3, 8012880 <_vfiprintf_r+0x18>
 801287c:	f7fd f99a 	bl	800fbb4 <__sinit>
 8012880:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012882:	07d9      	lsls	r1, r3, #31
 8012884:	d405      	bmi.n	8012892 <_vfiprintf_r+0x2a>
 8012886:	89ab      	ldrh	r3, [r5, #12]
 8012888:	059a      	lsls	r2, r3, #22
 801288a:	d402      	bmi.n	8012892 <_vfiprintf_r+0x2a>
 801288c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801288e:	f7fd fbae 	bl	800ffee <__retarget_lock_acquire_recursive>
 8012892:	89ab      	ldrh	r3, [r5, #12]
 8012894:	071b      	lsls	r3, r3, #28
 8012896:	d501      	bpl.n	801289c <_vfiprintf_r+0x34>
 8012898:	692b      	ldr	r3, [r5, #16]
 801289a:	b99b      	cbnz	r3, 80128c4 <_vfiprintf_r+0x5c>
 801289c:	4629      	mov	r1, r5
 801289e:	4630      	mov	r0, r6
 80128a0:	f7fd fad2 	bl	800fe48 <__swsetup_r>
 80128a4:	b170      	cbz	r0, 80128c4 <_vfiprintf_r+0x5c>
 80128a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80128a8:	07dc      	lsls	r4, r3, #31
 80128aa:	d504      	bpl.n	80128b6 <_vfiprintf_r+0x4e>
 80128ac:	f04f 30ff 	mov.w	r0, #4294967295
 80128b0:	b01d      	add	sp, #116	@ 0x74
 80128b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128b6:	89ab      	ldrh	r3, [r5, #12]
 80128b8:	0598      	lsls	r0, r3, #22
 80128ba:	d4f7      	bmi.n	80128ac <_vfiprintf_r+0x44>
 80128bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80128be:	f7fd fb97 	bl	800fff0 <__retarget_lock_release_recursive>
 80128c2:	e7f3      	b.n	80128ac <_vfiprintf_r+0x44>
 80128c4:	2300      	movs	r3, #0
 80128c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80128c8:	2320      	movs	r3, #32
 80128ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80128ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80128d2:	2330      	movs	r3, #48	@ 0x30
 80128d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012a84 <_vfiprintf_r+0x21c>
 80128d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80128dc:	f04f 0901 	mov.w	r9, #1
 80128e0:	4623      	mov	r3, r4
 80128e2:	469a      	mov	sl, r3
 80128e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80128e8:	b10a      	cbz	r2, 80128ee <_vfiprintf_r+0x86>
 80128ea:	2a25      	cmp	r2, #37	@ 0x25
 80128ec:	d1f9      	bne.n	80128e2 <_vfiprintf_r+0x7a>
 80128ee:	ebba 0b04 	subs.w	fp, sl, r4
 80128f2:	d00b      	beq.n	801290c <_vfiprintf_r+0xa4>
 80128f4:	465b      	mov	r3, fp
 80128f6:	4622      	mov	r2, r4
 80128f8:	4629      	mov	r1, r5
 80128fa:	4630      	mov	r0, r6
 80128fc:	f7ff ffa1 	bl	8012842 <__sfputs_r>
 8012900:	3001      	adds	r0, #1
 8012902:	f000 80a7 	beq.w	8012a54 <_vfiprintf_r+0x1ec>
 8012906:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012908:	445a      	add	r2, fp
 801290a:	9209      	str	r2, [sp, #36]	@ 0x24
 801290c:	f89a 3000 	ldrb.w	r3, [sl]
 8012910:	2b00      	cmp	r3, #0
 8012912:	f000 809f 	beq.w	8012a54 <_vfiprintf_r+0x1ec>
 8012916:	2300      	movs	r3, #0
 8012918:	f04f 32ff 	mov.w	r2, #4294967295
 801291c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012920:	f10a 0a01 	add.w	sl, sl, #1
 8012924:	9304      	str	r3, [sp, #16]
 8012926:	9307      	str	r3, [sp, #28]
 8012928:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801292c:	931a      	str	r3, [sp, #104]	@ 0x68
 801292e:	4654      	mov	r4, sl
 8012930:	2205      	movs	r2, #5
 8012932:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012936:	4853      	ldr	r0, [pc, #332]	@ (8012a84 <_vfiprintf_r+0x21c>)
 8012938:	f7ed fc4a 	bl	80001d0 <memchr>
 801293c:	9a04      	ldr	r2, [sp, #16]
 801293e:	b9d8      	cbnz	r0, 8012978 <_vfiprintf_r+0x110>
 8012940:	06d1      	lsls	r1, r2, #27
 8012942:	bf44      	itt	mi
 8012944:	2320      	movmi	r3, #32
 8012946:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801294a:	0713      	lsls	r3, r2, #28
 801294c:	bf44      	itt	mi
 801294e:	232b      	movmi	r3, #43	@ 0x2b
 8012950:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012954:	f89a 3000 	ldrb.w	r3, [sl]
 8012958:	2b2a      	cmp	r3, #42	@ 0x2a
 801295a:	d015      	beq.n	8012988 <_vfiprintf_r+0x120>
 801295c:	9a07      	ldr	r2, [sp, #28]
 801295e:	4654      	mov	r4, sl
 8012960:	2000      	movs	r0, #0
 8012962:	f04f 0c0a 	mov.w	ip, #10
 8012966:	4621      	mov	r1, r4
 8012968:	f811 3b01 	ldrb.w	r3, [r1], #1
 801296c:	3b30      	subs	r3, #48	@ 0x30
 801296e:	2b09      	cmp	r3, #9
 8012970:	d94b      	bls.n	8012a0a <_vfiprintf_r+0x1a2>
 8012972:	b1b0      	cbz	r0, 80129a2 <_vfiprintf_r+0x13a>
 8012974:	9207      	str	r2, [sp, #28]
 8012976:	e014      	b.n	80129a2 <_vfiprintf_r+0x13a>
 8012978:	eba0 0308 	sub.w	r3, r0, r8
 801297c:	fa09 f303 	lsl.w	r3, r9, r3
 8012980:	4313      	orrs	r3, r2
 8012982:	9304      	str	r3, [sp, #16]
 8012984:	46a2      	mov	sl, r4
 8012986:	e7d2      	b.n	801292e <_vfiprintf_r+0xc6>
 8012988:	9b03      	ldr	r3, [sp, #12]
 801298a:	1d19      	adds	r1, r3, #4
 801298c:	681b      	ldr	r3, [r3, #0]
 801298e:	9103      	str	r1, [sp, #12]
 8012990:	2b00      	cmp	r3, #0
 8012992:	bfbb      	ittet	lt
 8012994:	425b      	neglt	r3, r3
 8012996:	f042 0202 	orrlt.w	r2, r2, #2
 801299a:	9307      	strge	r3, [sp, #28]
 801299c:	9307      	strlt	r3, [sp, #28]
 801299e:	bfb8      	it	lt
 80129a0:	9204      	strlt	r2, [sp, #16]
 80129a2:	7823      	ldrb	r3, [r4, #0]
 80129a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80129a6:	d10a      	bne.n	80129be <_vfiprintf_r+0x156>
 80129a8:	7863      	ldrb	r3, [r4, #1]
 80129aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80129ac:	d132      	bne.n	8012a14 <_vfiprintf_r+0x1ac>
 80129ae:	9b03      	ldr	r3, [sp, #12]
 80129b0:	1d1a      	adds	r2, r3, #4
 80129b2:	681b      	ldr	r3, [r3, #0]
 80129b4:	9203      	str	r2, [sp, #12]
 80129b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80129ba:	3402      	adds	r4, #2
 80129bc:	9305      	str	r3, [sp, #20]
 80129be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012a94 <_vfiprintf_r+0x22c>
 80129c2:	7821      	ldrb	r1, [r4, #0]
 80129c4:	2203      	movs	r2, #3
 80129c6:	4650      	mov	r0, sl
 80129c8:	f7ed fc02 	bl	80001d0 <memchr>
 80129cc:	b138      	cbz	r0, 80129de <_vfiprintf_r+0x176>
 80129ce:	9b04      	ldr	r3, [sp, #16]
 80129d0:	eba0 000a 	sub.w	r0, r0, sl
 80129d4:	2240      	movs	r2, #64	@ 0x40
 80129d6:	4082      	lsls	r2, r0
 80129d8:	4313      	orrs	r3, r2
 80129da:	3401      	adds	r4, #1
 80129dc:	9304      	str	r3, [sp, #16]
 80129de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80129e2:	4829      	ldr	r0, [pc, #164]	@ (8012a88 <_vfiprintf_r+0x220>)
 80129e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80129e8:	2206      	movs	r2, #6
 80129ea:	f7ed fbf1 	bl	80001d0 <memchr>
 80129ee:	2800      	cmp	r0, #0
 80129f0:	d03f      	beq.n	8012a72 <_vfiprintf_r+0x20a>
 80129f2:	4b26      	ldr	r3, [pc, #152]	@ (8012a8c <_vfiprintf_r+0x224>)
 80129f4:	bb1b      	cbnz	r3, 8012a3e <_vfiprintf_r+0x1d6>
 80129f6:	9b03      	ldr	r3, [sp, #12]
 80129f8:	3307      	adds	r3, #7
 80129fa:	f023 0307 	bic.w	r3, r3, #7
 80129fe:	3308      	adds	r3, #8
 8012a00:	9303      	str	r3, [sp, #12]
 8012a02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a04:	443b      	add	r3, r7
 8012a06:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a08:	e76a      	b.n	80128e0 <_vfiprintf_r+0x78>
 8012a0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8012a0e:	460c      	mov	r4, r1
 8012a10:	2001      	movs	r0, #1
 8012a12:	e7a8      	b.n	8012966 <_vfiprintf_r+0xfe>
 8012a14:	2300      	movs	r3, #0
 8012a16:	3401      	adds	r4, #1
 8012a18:	9305      	str	r3, [sp, #20]
 8012a1a:	4619      	mov	r1, r3
 8012a1c:	f04f 0c0a 	mov.w	ip, #10
 8012a20:	4620      	mov	r0, r4
 8012a22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012a26:	3a30      	subs	r2, #48	@ 0x30
 8012a28:	2a09      	cmp	r2, #9
 8012a2a:	d903      	bls.n	8012a34 <_vfiprintf_r+0x1cc>
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d0c6      	beq.n	80129be <_vfiprintf_r+0x156>
 8012a30:	9105      	str	r1, [sp, #20]
 8012a32:	e7c4      	b.n	80129be <_vfiprintf_r+0x156>
 8012a34:	fb0c 2101 	mla	r1, ip, r1, r2
 8012a38:	4604      	mov	r4, r0
 8012a3a:	2301      	movs	r3, #1
 8012a3c:	e7f0      	b.n	8012a20 <_vfiprintf_r+0x1b8>
 8012a3e:	ab03      	add	r3, sp, #12
 8012a40:	9300      	str	r3, [sp, #0]
 8012a42:	462a      	mov	r2, r5
 8012a44:	4b12      	ldr	r3, [pc, #72]	@ (8012a90 <_vfiprintf_r+0x228>)
 8012a46:	a904      	add	r1, sp, #16
 8012a48:	4630      	mov	r0, r6
 8012a4a:	f7fc fa63 	bl	800ef14 <_printf_float>
 8012a4e:	4607      	mov	r7, r0
 8012a50:	1c78      	adds	r0, r7, #1
 8012a52:	d1d6      	bne.n	8012a02 <_vfiprintf_r+0x19a>
 8012a54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012a56:	07d9      	lsls	r1, r3, #31
 8012a58:	d405      	bmi.n	8012a66 <_vfiprintf_r+0x1fe>
 8012a5a:	89ab      	ldrh	r3, [r5, #12]
 8012a5c:	059a      	lsls	r2, r3, #22
 8012a5e:	d402      	bmi.n	8012a66 <_vfiprintf_r+0x1fe>
 8012a60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012a62:	f7fd fac5 	bl	800fff0 <__retarget_lock_release_recursive>
 8012a66:	89ab      	ldrh	r3, [r5, #12]
 8012a68:	065b      	lsls	r3, r3, #25
 8012a6a:	f53f af1f 	bmi.w	80128ac <_vfiprintf_r+0x44>
 8012a6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012a70:	e71e      	b.n	80128b0 <_vfiprintf_r+0x48>
 8012a72:	ab03      	add	r3, sp, #12
 8012a74:	9300      	str	r3, [sp, #0]
 8012a76:	462a      	mov	r2, r5
 8012a78:	4b05      	ldr	r3, [pc, #20]	@ (8012a90 <_vfiprintf_r+0x228>)
 8012a7a:	a904      	add	r1, sp, #16
 8012a7c:	4630      	mov	r0, r6
 8012a7e:	f7fc fce1 	bl	800f444 <_printf_i>
 8012a82:	e7e4      	b.n	8012a4e <_vfiprintf_r+0x1e6>
 8012a84:	08013ee5 	.word	0x08013ee5
 8012a88:	08013eef 	.word	0x08013eef
 8012a8c:	0800ef15 	.word	0x0800ef15
 8012a90:	08012843 	.word	0x08012843
 8012a94:	08013eeb 	.word	0x08013eeb

08012a98 <__sflush_r>:
 8012a98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012a9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012aa0:	0716      	lsls	r6, r2, #28
 8012aa2:	4605      	mov	r5, r0
 8012aa4:	460c      	mov	r4, r1
 8012aa6:	d454      	bmi.n	8012b52 <__sflush_r+0xba>
 8012aa8:	684b      	ldr	r3, [r1, #4]
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	dc02      	bgt.n	8012ab4 <__sflush_r+0x1c>
 8012aae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	dd48      	ble.n	8012b46 <__sflush_r+0xae>
 8012ab4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012ab6:	2e00      	cmp	r6, #0
 8012ab8:	d045      	beq.n	8012b46 <__sflush_r+0xae>
 8012aba:	2300      	movs	r3, #0
 8012abc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012ac0:	682f      	ldr	r7, [r5, #0]
 8012ac2:	6a21      	ldr	r1, [r4, #32]
 8012ac4:	602b      	str	r3, [r5, #0]
 8012ac6:	d030      	beq.n	8012b2a <__sflush_r+0x92>
 8012ac8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012aca:	89a3      	ldrh	r3, [r4, #12]
 8012acc:	0759      	lsls	r1, r3, #29
 8012ace:	d505      	bpl.n	8012adc <__sflush_r+0x44>
 8012ad0:	6863      	ldr	r3, [r4, #4]
 8012ad2:	1ad2      	subs	r2, r2, r3
 8012ad4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012ad6:	b10b      	cbz	r3, 8012adc <__sflush_r+0x44>
 8012ad8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012ada:	1ad2      	subs	r2, r2, r3
 8012adc:	2300      	movs	r3, #0
 8012ade:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012ae0:	6a21      	ldr	r1, [r4, #32]
 8012ae2:	4628      	mov	r0, r5
 8012ae4:	47b0      	blx	r6
 8012ae6:	1c43      	adds	r3, r0, #1
 8012ae8:	89a3      	ldrh	r3, [r4, #12]
 8012aea:	d106      	bne.n	8012afa <__sflush_r+0x62>
 8012aec:	6829      	ldr	r1, [r5, #0]
 8012aee:	291d      	cmp	r1, #29
 8012af0:	d82b      	bhi.n	8012b4a <__sflush_r+0xb2>
 8012af2:	4a2a      	ldr	r2, [pc, #168]	@ (8012b9c <__sflush_r+0x104>)
 8012af4:	40ca      	lsrs	r2, r1
 8012af6:	07d6      	lsls	r6, r2, #31
 8012af8:	d527      	bpl.n	8012b4a <__sflush_r+0xb2>
 8012afa:	2200      	movs	r2, #0
 8012afc:	6062      	str	r2, [r4, #4]
 8012afe:	04d9      	lsls	r1, r3, #19
 8012b00:	6922      	ldr	r2, [r4, #16]
 8012b02:	6022      	str	r2, [r4, #0]
 8012b04:	d504      	bpl.n	8012b10 <__sflush_r+0x78>
 8012b06:	1c42      	adds	r2, r0, #1
 8012b08:	d101      	bne.n	8012b0e <__sflush_r+0x76>
 8012b0a:	682b      	ldr	r3, [r5, #0]
 8012b0c:	b903      	cbnz	r3, 8012b10 <__sflush_r+0x78>
 8012b0e:	6560      	str	r0, [r4, #84]	@ 0x54
 8012b10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012b12:	602f      	str	r7, [r5, #0]
 8012b14:	b1b9      	cbz	r1, 8012b46 <__sflush_r+0xae>
 8012b16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012b1a:	4299      	cmp	r1, r3
 8012b1c:	d002      	beq.n	8012b24 <__sflush_r+0x8c>
 8012b1e:	4628      	mov	r0, r5
 8012b20:	f7fe f8f2 	bl	8010d08 <_free_r>
 8012b24:	2300      	movs	r3, #0
 8012b26:	6363      	str	r3, [r4, #52]	@ 0x34
 8012b28:	e00d      	b.n	8012b46 <__sflush_r+0xae>
 8012b2a:	2301      	movs	r3, #1
 8012b2c:	4628      	mov	r0, r5
 8012b2e:	47b0      	blx	r6
 8012b30:	4602      	mov	r2, r0
 8012b32:	1c50      	adds	r0, r2, #1
 8012b34:	d1c9      	bne.n	8012aca <__sflush_r+0x32>
 8012b36:	682b      	ldr	r3, [r5, #0]
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	d0c6      	beq.n	8012aca <__sflush_r+0x32>
 8012b3c:	2b1d      	cmp	r3, #29
 8012b3e:	d001      	beq.n	8012b44 <__sflush_r+0xac>
 8012b40:	2b16      	cmp	r3, #22
 8012b42:	d11e      	bne.n	8012b82 <__sflush_r+0xea>
 8012b44:	602f      	str	r7, [r5, #0]
 8012b46:	2000      	movs	r0, #0
 8012b48:	e022      	b.n	8012b90 <__sflush_r+0xf8>
 8012b4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b4e:	b21b      	sxth	r3, r3
 8012b50:	e01b      	b.n	8012b8a <__sflush_r+0xf2>
 8012b52:	690f      	ldr	r7, [r1, #16]
 8012b54:	2f00      	cmp	r7, #0
 8012b56:	d0f6      	beq.n	8012b46 <__sflush_r+0xae>
 8012b58:	0793      	lsls	r3, r2, #30
 8012b5a:	680e      	ldr	r6, [r1, #0]
 8012b5c:	bf08      	it	eq
 8012b5e:	694b      	ldreq	r3, [r1, #20]
 8012b60:	600f      	str	r7, [r1, #0]
 8012b62:	bf18      	it	ne
 8012b64:	2300      	movne	r3, #0
 8012b66:	eba6 0807 	sub.w	r8, r6, r7
 8012b6a:	608b      	str	r3, [r1, #8]
 8012b6c:	f1b8 0f00 	cmp.w	r8, #0
 8012b70:	dde9      	ble.n	8012b46 <__sflush_r+0xae>
 8012b72:	6a21      	ldr	r1, [r4, #32]
 8012b74:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012b76:	4643      	mov	r3, r8
 8012b78:	463a      	mov	r2, r7
 8012b7a:	4628      	mov	r0, r5
 8012b7c:	47b0      	blx	r6
 8012b7e:	2800      	cmp	r0, #0
 8012b80:	dc08      	bgt.n	8012b94 <__sflush_r+0xfc>
 8012b82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b8a:	81a3      	strh	r3, [r4, #12]
 8012b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8012b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b94:	4407      	add	r7, r0
 8012b96:	eba8 0800 	sub.w	r8, r8, r0
 8012b9a:	e7e7      	b.n	8012b6c <__sflush_r+0xd4>
 8012b9c:	20400001 	.word	0x20400001

08012ba0 <_fflush_r>:
 8012ba0:	b538      	push	{r3, r4, r5, lr}
 8012ba2:	690b      	ldr	r3, [r1, #16]
 8012ba4:	4605      	mov	r5, r0
 8012ba6:	460c      	mov	r4, r1
 8012ba8:	b913      	cbnz	r3, 8012bb0 <_fflush_r+0x10>
 8012baa:	2500      	movs	r5, #0
 8012bac:	4628      	mov	r0, r5
 8012bae:	bd38      	pop	{r3, r4, r5, pc}
 8012bb0:	b118      	cbz	r0, 8012bba <_fflush_r+0x1a>
 8012bb2:	6a03      	ldr	r3, [r0, #32]
 8012bb4:	b90b      	cbnz	r3, 8012bba <_fflush_r+0x1a>
 8012bb6:	f7fc fffd 	bl	800fbb4 <__sinit>
 8012bba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012bbe:	2b00      	cmp	r3, #0
 8012bc0:	d0f3      	beq.n	8012baa <_fflush_r+0xa>
 8012bc2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012bc4:	07d0      	lsls	r0, r2, #31
 8012bc6:	d404      	bmi.n	8012bd2 <_fflush_r+0x32>
 8012bc8:	0599      	lsls	r1, r3, #22
 8012bca:	d402      	bmi.n	8012bd2 <_fflush_r+0x32>
 8012bcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012bce:	f7fd fa0e 	bl	800ffee <__retarget_lock_acquire_recursive>
 8012bd2:	4628      	mov	r0, r5
 8012bd4:	4621      	mov	r1, r4
 8012bd6:	f7ff ff5f 	bl	8012a98 <__sflush_r>
 8012bda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012bdc:	07da      	lsls	r2, r3, #31
 8012bde:	4605      	mov	r5, r0
 8012be0:	d4e4      	bmi.n	8012bac <_fflush_r+0xc>
 8012be2:	89a3      	ldrh	r3, [r4, #12]
 8012be4:	059b      	lsls	r3, r3, #22
 8012be6:	d4e1      	bmi.n	8012bac <_fflush_r+0xc>
 8012be8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012bea:	f7fd fa01 	bl	800fff0 <__retarget_lock_release_recursive>
 8012bee:	e7dd      	b.n	8012bac <_fflush_r+0xc>

08012bf0 <fiprintf>:
 8012bf0:	b40e      	push	{r1, r2, r3}
 8012bf2:	b503      	push	{r0, r1, lr}
 8012bf4:	4601      	mov	r1, r0
 8012bf6:	ab03      	add	r3, sp, #12
 8012bf8:	4805      	ldr	r0, [pc, #20]	@ (8012c10 <fiprintf+0x20>)
 8012bfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8012bfe:	6800      	ldr	r0, [r0, #0]
 8012c00:	9301      	str	r3, [sp, #4]
 8012c02:	f7ff fe31 	bl	8012868 <_vfiprintf_r>
 8012c06:	b002      	add	sp, #8
 8012c08:	f85d eb04 	ldr.w	lr, [sp], #4
 8012c0c:	b003      	add	sp, #12
 8012c0e:	4770      	bx	lr
 8012c10:	20000108 	.word	0x20000108

08012c14 <__swhatbuf_r>:
 8012c14:	b570      	push	{r4, r5, r6, lr}
 8012c16:	460c      	mov	r4, r1
 8012c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c1c:	2900      	cmp	r1, #0
 8012c1e:	b096      	sub	sp, #88	@ 0x58
 8012c20:	4615      	mov	r5, r2
 8012c22:	461e      	mov	r6, r3
 8012c24:	da0d      	bge.n	8012c42 <__swhatbuf_r+0x2e>
 8012c26:	89a3      	ldrh	r3, [r4, #12]
 8012c28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012c2c:	f04f 0100 	mov.w	r1, #0
 8012c30:	bf14      	ite	ne
 8012c32:	2340      	movne	r3, #64	@ 0x40
 8012c34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012c38:	2000      	movs	r0, #0
 8012c3a:	6031      	str	r1, [r6, #0]
 8012c3c:	602b      	str	r3, [r5, #0]
 8012c3e:	b016      	add	sp, #88	@ 0x58
 8012c40:	bd70      	pop	{r4, r5, r6, pc}
 8012c42:	466a      	mov	r2, sp
 8012c44:	f000 f874 	bl	8012d30 <_fstat_r>
 8012c48:	2800      	cmp	r0, #0
 8012c4a:	dbec      	blt.n	8012c26 <__swhatbuf_r+0x12>
 8012c4c:	9901      	ldr	r1, [sp, #4]
 8012c4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012c52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012c56:	4259      	negs	r1, r3
 8012c58:	4159      	adcs	r1, r3
 8012c5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012c5e:	e7eb      	b.n	8012c38 <__swhatbuf_r+0x24>

08012c60 <__smakebuf_r>:
 8012c60:	898b      	ldrh	r3, [r1, #12]
 8012c62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012c64:	079d      	lsls	r5, r3, #30
 8012c66:	4606      	mov	r6, r0
 8012c68:	460c      	mov	r4, r1
 8012c6a:	d507      	bpl.n	8012c7c <__smakebuf_r+0x1c>
 8012c6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012c70:	6023      	str	r3, [r4, #0]
 8012c72:	6123      	str	r3, [r4, #16]
 8012c74:	2301      	movs	r3, #1
 8012c76:	6163      	str	r3, [r4, #20]
 8012c78:	b003      	add	sp, #12
 8012c7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c7c:	ab01      	add	r3, sp, #4
 8012c7e:	466a      	mov	r2, sp
 8012c80:	f7ff ffc8 	bl	8012c14 <__swhatbuf_r>
 8012c84:	9f00      	ldr	r7, [sp, #0]
 8012c86:	4605      	mov	r5, r0
 8012c88:	4639      	mov	r1, r7
 8012c8a:	4630      	mov	r0, r6
 8012c8c:	f7fe f8b0 	bl	8010df0 <_malloc_r>
 8012c90:	b948      	cbnz	r0, 8012ca6 <__smakebuf_r+0x46>
 8012c92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c96:	059a      	lsls	r2, r3, #22
 8012c98:	d4ee      	bmi.n	8012c78 <__smakebuf_r+0x18>
 8012c9a:	f023 0303 	bic.w	r3, r3, #3
 8012c9e:	f043 0302 	orr.w	r3, r3, #2
 8012ca2:	81a3      	strh	r3, [r4, #12]
 8012ca4:	e7e2      	b.n	8012c6c <__smakebuf_r+0xc>
 8012ca6:	89a3      	ldrh	r3, [r4, #12]
 8012ca8:	6020      	str	r0, [r4, #0]
 8012caa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012cae:	81a3      	strh	r3, [r4, #12]
 8012cb0:	9b01      	ldr	r3, [sp, #4]
 8012cb2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012cb6:	b15b      	cbz	r3, 8012cd0 <__smakebuf_r+0x70>
 8012cb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012cbc:	4630      	mov	r0, r6
 8012cbe:	f000 f849 	bl	8012d54 <_isatty_r>
 8012cc2:	b128      	cbz	r0, 8012cd0 <__smakebuf_r+0x70>
 8012cc4:	89a3      	ldrh	r3, [r4, #12]
 8012cc6:	f023 0303 	bic.w	r3, r3, #3
 8012cca:	f043 0301 	orr.w	r3, r3, #1
 8012cce:	81a3      	strh	r3, [r4, #12]
 8012cd0:	89a3      	ldrh	r3, [r4, #12]
 8012cd2:	431d      	orrs	r5, r3
 8012cd4:	81a5      	strh	r5, [r4, #12]
 8012cd6:	e7cf      	b.n	8012c78 <__smakebuf_r+0x18>

08012cd8 <memmove>:
 8012cd8:	4288      	cmp	r0, r1
 8012cda:	b510      	push	{r4, lr}
 8012cdc:	eb01 0402 	add.w	r4, r1, r2
 8012ce0:	d902      	bls.n	8012ce8 <memmove+0x10>
 8012ce2:	4284      	cmp	r4, r0
 8012ce4:	4623      	mov	r3, r4
 8012ce6:	d807      	bhi.n	8012cf8 <memmove+0x20>
 8012ce8:	1e43      	subs	r3, r0, #1
 8012cea:	42a1      	cmp	r1, r4
 8012cec:	d008      	beq.n	8012d00 <memmove+0x28>
 8012cee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012cf2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012cf6:	e7f8      	b.n	8012cea <memmove+0x12>
 8012cf8:	4402      	add	r2, r0
 8012cfa:	4601      	mov	r1, r0
 8012cfc:	428a      	cmp	r2, r1
 8012cfe:	d100      	bne.n	8012d02 <memmove+0x2a>
 8012d00:	bd10      	pop	{r4, pc}
 8012d02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012d06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012d0a:	e7f7      	b.n	8012cfc <memmove+0x24>

08012d0c <strncmp>:
 8012d0c:	b510      	push	{r4, lr}
 8012d0e:	b16a      	cbz	r2, 8012d2c <strncmp+0x20>
 8012d10:	3901      	subs	r1, #1
 8012d12:	1884      	adds	r4, r0, r2
 8012d14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012d18:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8012d1c:	429a      	cmp	r2, r3
 8012d1e:	d103      	bne.n	8012d28 <strncmp+0x1c>
 8012d20:	42a0      	cmp	r0, r4
 8012d22:	d001      	beq.n	8012d28 <strncmp+0x1c>
 8012d24:	2a00      	cmp	r2, #0
 8012d26:	d1f5      	bne.n	8012d14 <strncmp+0x8>
 8012d28:	1ad0      	subs	r0, r2, r3
 8012d2a:	bd10      	pop	{r4, pc}
 8012d2c:	4610      	mov	r0, r2
 8012d2e:	e7fc      	b.n	8012d2a <strncmp+0x1e>

08012d30 <_fstat_r>:
 8012d30:	b538      	push	{r3, r4, r5, lr}
 8012d32:	4d07      	ldr	r5, [pc, #28]	@ (8012d50 <_fstat_r+0x20>)
 8012d34:	2300      	movs	r3, #0
 8012d36:	4604      	mov	r4, r0
 8012d38:	4608      	mov	r0, r1
 8012d3a:	4611      	mov	r1, r2
 8012d3c:	602b      	str	r3, [r5, #0]
 8012d3e:	f7f0 fdd1 	bl	80038e4 <_fstat>
 8012d42:	1c43      	adds	r3, r0, #1
 8012d44:	d102      	bne.n	8012d4c <_fstat_r+0x1c>
 8012d46:	682b      	ldr	r3, [r5, #0]
 8012d48:	b103      	cbz	r3, 8012d4c <_fstat_r+0x1c>
 8012d4a:	6023      	str	r3, [r4, #0]
 8012d4c:	bd38      	pop	{r3, r4, r5, pc}
 8012d4e:	bf00      	nop
 8012d50:	20002adc 	.word	0x20002adc

08012d54 <_isatty_r>:
 8012d54:	b538      	push	{r3, r4, r5, lr}
 8012d56:	4d06      	ldr	r5, [pc, #24]	@ (8012d70 <_isatty_r+0x1c>)
 8012d58:	2300      	movs	r3, #0
 8012d5a:	4604      	mov	r4, r0
 8012d5c:	4608      	mov	r0, r1
 8012d5e:	602b      	str	r3, [r5, #0]
 8012d60:	f7f0 fdd0 	bl	8003904 <_isatty>
 8012d64:	1c43      	adds	r3, r0, #1
 8012d66:	d102      	bne.n	8012d6e <_isatty_r+0x1a>
 8012d68:	682b      	ldr	r3, [r5, #0]
 8012d6a:	b103      	cbz	r3, 8012d6e <_isatty_r+0x1a>
 8012d6c:	6023      	str	r3, [r4, #0]
 8012d6e:	bd38      	pop	{r3, r4, r5, pc}
 8012d70:	20002adc 	.word	0x20002adc

08012d74 <_sbrk_r>:
 8012d74:	b538      	push	{r3, r4, r5, lr}
 8012d76:	4d06      	ldr	r5, [pc, #24]	@ (8012d90 <_sbrk_r+0x1c>)
 8012d78:	2300      	movs	r3, #0
 8012d7a:	4604      	mov	r4, r0
 8012d7c:	4608      	mov	r0, r1
 8012d7e:	602b      	str	r3, [r5, #0]
 8012d80:	f7f0 fdd8 	bl	8003934 <_sbrk>
 8012d84:	1c43      	adds	r3, r0, #1
 8012d86:	d102      	bne.n	8012d8e <_sbrk_r+0x1a>
 8012d88:	682b      	ldr	r3, [r5, #0]
 8012d8a:	b103      	cbz	r3, 8012d8e <_sbrk_r+0x1a>
 8012d8c:	6023      	str	r3, [r4, #0]
 8012d8e:	bd38      	pop	{r3, r4, r5, pc}
 8012d90:	20002adc 	.word	0x20002adc
 8012d94:	00000000 	.word	0x00000000

08012d98 <nan>:
 8012d98:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012da0 <nan+0x8>
 8012d9c:	4770      	bx	lr
 8012d9e:	bf00      	nop
 8012da0:	00000000 	.word	0x00000000
 8012da4:	7ff80000 	.word	0x7ff80000

08012da8 <abort>:
 8012da8:	b508      	push	{r3, lr}
 8012daa:	2006      	movs	r0, #6
 8012dac:	f000 fbc4 	bl	8013538 <raise>
 8012db0:	2001      	movs	r0, #1
 8012db2:	f7f0 fd47 	bl	8003844 <_exit>

08012db6 <_calloc_r>:
 8012db6:	b570      	push	{r4, r5, r6, lr}
 8012db8:	fba1 5402 	umull	r5, r4, r1, r2
 8012dbc:	b934      	cbnz	r4, 8012dcc <_calloc_r+0x16>
 8012dbe:	4629      	mov	r1, r5
 8012dc0:	f7fe f816 	bl	8010df0 <_malloc_r>
 8012dc4:	4606      	mov	r6, r0
 8012dc6:	b928      	cbnz	r0, 8012dd4 <_calloc_r+0x1e>
 8012dc8:	4630      	mov	r0, r6
 8012dca:	bd70      	pop	{r4, r5, r6, pc}
 8012dcc:	220c      	movs	r2, #12
 8012dce:	6002      	str	r2, [r0, #0]
 8012dd0:	2600      	movs	r6, #0
 8012dd2:	e7f9      	b.n	8012dc8 <_calloc_r+0x12>
 8012dd4:	462a      	mov	r2, r5
 8012dd6:	4621      	mov	r1, r4
 8012dd8:	f7fd f88c 	bl	800fef4 <memset>
 8012ddc:	e7f4      	b.n	8012dc8 <_calloc_r+0x12>

08012dde <rshift>:
 8012dde:	6903      	ldr	r3, [r0, #16]
 8012de0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8012de4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012de8:	ea4f 1261 	mov.w	r2, r1, asr #5
 8012dec:	f100 0414 	add.w	r4, r0, #20
 8012df0:	dd45      	ble.n	8012e7e <rshift+0xa0>
 8012df2:	f011 011f 	ands.w	r1, r1, #31
 8012df6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8012dfa:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8012dfe:	d10c      	bne.n	8012e1a <rshift+0x3c>
 8012e00:	f100 0710 	add.w	r7, r0, #16
 8012e04:	4629      	mov	r1, r5
 8012e06:	42b1      	cmp	r1, r6
 8012e08:	d334      	bcc.n	8012e74 <rshift+0x96>
 8012e0a:	1a9b      	subs	r3, r3, r2
 8012e0c:	009b      	lsls	r3, r3, #2
 8012e0e:	1eea      	subs	r2, r5, #3
 8012e10:	4296      	cmp	r6, r2
 8012e12:	bf38      	it	cc
 8012e14:	2300      	movcc	r3, #0
 8012e16:	4423      	add	r3, r4
 8012e18:	e015      	b.n	8012e46 <rshift+0x68>
 8012e1a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8012e1e:	f1c1 0820 	rsb	r8, r1, #32
 8012e22:	40cf      	lsrs	r7, r1
 8012e24:	f105 0e04 	add.w	lr, r5, #4
 8012e28:	46a1      	mov	r9, r4
 8012e2a:	4576      	cmp	r6, lr
 8012e2c:	46f4      	mov	ip, lr
 8012e2e:	d815      	bhi.n	8012e5c <rshift+0x7e>
 8012e30:	1a9a      	subs	r2, r3, r2
 8012e32:	0092      	lsls	r2, r2, #2
 8012e34:	3a04      	subs	r2, #4
 8012e36:	3501      	adds	r5, #1
 8012e38:	42ae      	cmp	r6, r5
 8012e3a:	bf38      	it	cc
 8012e3c:	2200      	movcc	r2, #0
 8012e3e:	18a3      	adds	r3, r4, r2
 8012e40:	50a7      	str	r7, [r4, r2]
 8012e42:	b107      	cbz	r7, 8012e46 <rshift+0x68>
 8012e44:	3304      	adds	r3, #4
 8012e46:	1b1a      	subs	r2, r3, r4
 8012e48:	42a3      	cmp	r3, r4
 8012e4a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012e4e:	bf08      	it	eq
 8012e50:	2300      	moveq	r3, #0
 8012e52:	6102      	str	r2, [r0, #16]
 8012e54:	bf08      	it	eq
 8012e56:	6143      	streq	r3, [r0, #20]
 8012e58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012e5c:	f8dc c000 	ldr.w	ip, [ip]
 8012e60:	fa0c fc08 	lsl.w	ip, ip, r8
 8012e64:	ea4c 0707 	orr.w	r7, ip, r7
 8012e68:	f849 7b04 	str.w	r7, [r9], #4
 8012e6c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012e70:	40cf      	lsrs	r7, r1
 8012e72:	e7da      	b.n	8012e2a <rshift+0x4c>
 8012e74:	f851 cb04 	ldr.w	ip, [r1], #4
 8012e78:	f847 cf04 	str.w	ip, [r7, #4]!
 8012e7c:	e7c3      	b.n	8012e06 <rshift+0x28>
 8012e7e:	4623      	mov	r3, r4
 8012e80:	e7e1      	b.n	8012e46 <rshift+0x68>

08012e82 <__hexdig_fun>:
 8012e82:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8012e86:	2b09      	cmp	r3, #9
 8012e88:	d802      	bhi.n	8012e90 <__hexdig_fun+0xe>
 8012e8a:	3820      	subs	r0, #32
 8012e8c:	b2c0      	uxtb	r0, r0
 8012e8e:	4770      	bx	lr
 8012e90:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8012e94:	2b05      	cmp	r3, #5
 8012e96:	d801      	bhi.n	8012e9c <__hexdig_fun+0x1a>
 8012e98:	3847      	subs	r0, #71	@ 0x47
 8012e9a:	e7f7      	b.n	8012e8c <__hexdig_fun+0xa>
 8012e9c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8012ea0:	2b05      	cmp	r3, #5
 8012ea2:	d801      	bhi.n	8012ea8 <__hexdig_fun+0x26>
 8012ea4:	3827      	subs	r0, #39	@ 0x27
 8012ea6:	e7f1      	b.n	8012e8c <__hexdig_fun+0xa>
 8012ea8:	2000      	movs	r0, #0
 8012eaa:	4770      	bx	lr

08012eac <__gethex>:
 8012eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012eb0:	b085      	sub	sp, #20
 8012eb2:	468a      	mov	sl, r1
 8012eb4:	9302      	str	r3, [sp, #8]
 8012eb6:	680b      	ldr	r3, [r1, #0]
 8012eb8:	9001      	str	r0, [sp, #4]
 8012eba:	4690      	mov	r8, r2
 8012ebc:	1c9c      	adds	r4, r3, #2
 8012ebe:	46a1      	mov	r9, r4
 8012ec0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8012ec4:	2830      	cmp	r0, #48	@ 0x30
 8012ec6:	d0fa      	beq.n	8012ebe <__gethex+0x12>
 8012ec8:	eba9 0303 	sub.w	r3, r9, r3
 8012ecc:	f1a3 0b02 	sub.w	fp, r3, #2
 8012ed0:	f7ff ffd7 	bl	8012e82 <__hexdig_fun>
 8012ed4:	4605      	mov	r5, r0
 8012ed6:	2800      	cmp	r0, #0
 8012ed8:	d168      	bne.n	8012fac <__gethex+0x100>
 8012eda:	49a0      	ldr	r1, [pc, #640]	@ (801315c <__gethex+0x2b0>)
 8012edc:	2201      	movs	r2, #1
 8012ede:	4648      	mov	r0, r9
 8012ee0:	f7ff ff14 	bl	8012d0c <strncmp>
 8012ee4:	4607      	mov	r7, r0
 8012ee6:	2800      	cmp	r0, #0
 8012ee8:	d167      	bne.n	8012fba <__gethex+0x10e>
 8012eea:	f899 0001 	ldrb.w	r0, [r9, #1]
 8012eee:	4626      	mov	r6, r4
 8012ef0:	f7ff ffc7 	bl	8012e82 <__hexdig_fun>
 8012ef4:	2800      	cmp	r0, #0
 8012ef6:	d062      	beq.n	8012fbe <__gethex+0x112>
 8012ef8:	4623      	mov	r3, r4
 8012efa:	7818      	ldrb	r0, [r3, #0]
 8012efc:	2830      	cmp	r0, #48	@ 0x30
 8012efe:	4699      	mov	r9, r3
 8012f00:	f103 0301 	add.w	r3, r3, #1
 8012f04:	d0f9      	beq.n	8012efa <__gethex+0x4e>
 8012f06:	f7ff ffbc 	bl	8012e82 <__hexdig_fun>
 8012f0a:	fab0 f580 	clz	r5, r0
 8012f0e:	096d      	lsrs	r5, r5, #5
 8012f10:	f04f 0b01 	mov.w	fp, #1
 8012f14:	464a      	mov	r2, r9
 8012f16:	4616      	mov	r6, r2
 8012f18:	3201      	adds	r2, #1
 8012f1a:	7830      	ldrb	r0, [r6, #0]
 8012f1c:	f7ff ffb1 	bl	8012e82 <__hexdig_fun>
 8012f20:	2800      	cmp	r0, #0
 8012f22:	d1f8      	bne.n	8012f16 <__gethex+0x6a>
 8012f24:	498d      	ldr	r1, [pc, #564]	@ (801315c <__gethex+0x2b0>)
 8012f26:	2201      	movs	r2, #1
 8012f28:	4630      	mov	r0, r6
 8012f2a:	f7ff feef 	bl	8012d0c <strncmp>
 8012f2e:	2800      	cmp	r0, #0
 8012f30:	d13f      	bne.n	8012fb2 <__gethex+0x106>
 8012f32:	b944      	cbnz	r4, 8012f46 <__gethex+0x9a>
 8012f34:	1c74      	adds	r4, r6, #1
 8012f36:	4622      	mov	r2, r4
 8012f38:	4616      	mov	r6, r2
 8012f3a:	3201      	adds	r2, #1
 8012f3c:	7830      	ldrb	r0, [r6, #0]
 8012f3e:	f7ff ffa0 	bl	8012e82 <__hexdig_fun>
 8012f42:	2800      	cmp	r0, #0
 8012f44:	d1f8      	bne.n	8012f38 <__gethex+0x8c>
 8012f46:	1ba4      	subs	r4, r4, r6
 8012f48:	00a7      	lsls	r7, r4, #2
 8012f4a:	7833      	ldrb	r3, [r6, #0]
 8012f4c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8012f50:	2b50      	cmp	r3, #80	@ 0x50
 8012f52:	d13e      	bne.n	8012fd2 <__gethex+0x126>
 8012f54:	7873      	ldrb	r3, [r6, #1]
 8012f56:	2b2b      	cmp	r3, #43	@ 0x2b
 8012f58:	d033      	beq.n	8012fc2 <__gethex+0x116>
 8012f5a:	2b2d      	cmp	r3, #45	@ 0x2d
 8012f5c:	d034      	beq.n	8012fc8 <__gethex+0x11c>
 8012f5e:	1c71      	adds	r1, r6, #1
 8012f60:	2400      	movs	r4, #0
 8012f62:	7808      	ldrb	r0, [r1, #0]
 8012f64:	f7ff ff8d 	bl	8012e82 <__hexdig_fun>
 8012f68:	1e43      	subs	r3, r0, #1
 8012f6a:	b2db      	uxtb	r3, r3
 8012f6c:	2b18      	cmp	r3, #24
 8012f6e:	d830      	bhi.n	8012fd2 <__gethex+0x126>
 8012f70:	f1a0 0210 	sub.w	r2, r0, #16
 8012f74:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012f78:	f7ff ff83 	bl	8012e82 <__hexdig_fun>
 8012f7c:	f100 3cff 	add.w	ip, r0, #4294967295
 8012f80:	fa5f fc8c 	uxtb.w	ip, ip
 8012f84:	f1bc 0f18 	cmp.w	ip, #24
 8012f88:	f04f 030a 	mov.w	r3, #10
 8012f8c:	d91e      	bls.n	8012fcc <__gethex+0x120>
 8012f8e:	b104      	cbz	r4, 8012f92 <__gethex+0xe6>
 8012f90:	4252      	negs	r2, r2
 8012f92:	4417      	add	r7, r2
 8012f94:	f8ca 1000 	str.w	r1, [sl]
 8012f98:	b1ed      	cbz	r5, 8012fd6 <__gethex+0x12a>
 8012f9a:	f1bb 0f00 	cmp.w	fp, #0
 8012f9e:	bf0c      	ite	eq
 8012fa0:	2506      	moveq	r5, #6
 8012fa2:	2500      	movne	r5, #0
 8012fa4:	4628      	mov	r0, r5
 8012fa6:	b005      	add	sp, #20
 8012fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012fac:	2500      	movs	r5, #0
 8012fae:	462c      	mov	r4, r5
 8012fb0:	e7b0      	b.n	8012f14 <__gethex+0x68>
 8012fb2:	2c00      	cmp	r4, #0
 8012fb4:	d1c7      	bne.n	8012f46 <__gethex+0x9a>
 8012fb6:	4627      	mov	r7, r4
 8012fb8:	e7c7      	b.n	8012f4a <__gethex+0x9e>
 8012fba:	464e      	mov	r6, r9
 8012fbc:	462f      	mov	r7, r5
 8012fbe:	2501      	movs	r5, #1
 8012fc0:	e7c3      	b.n	8012f4a <__gethex+0x9e>
 8012fc2:	2400      	movs	r4, #0
 8012fc4:	1cb1      	adds	r1, r6, #2
 8012fc6:	e7cc      	b.n	8012f62 <__gethex+0xb6>
 8012fc8:	2401      	movs	r4, #1
 8012fca:	e7fb      	b.n	8012fc4 <__gethex+0x118>
 8012fcc:	fb03 0002 	mla	r0, r3, r2, r0
 8012fd0:	e7ce      	b.n	8012f70 <__gethex+0xc4>
 8012fd2:	4631      	mov	r1, r6
 8012fd4:	e7de      	b.n	8012f94 <__gethex+0xe8>
 8012fd6:	eba6 0309 	sub.w	r3, r6, r9
 8012fda:	3b01      	subs	r3, #1
 8012fdc:	4629      	mov	r1, r5
 8012fde:	2b07      	cmp	r3, #7
 8012fe0:	dc0a      	bgt.n	8012ff8 <__gethex+0x14c>
 8012fe2:	9801      	ldr	r0, [sp, #4]
 8012fe4:	f7fd ff90 	bl	8010f08 <_Balloc>
 8012fe8:	4604      	mov	r4, r0
 8012fea:	b940      	cbnz	r0, 8012ffe <__gethex+0x152>
 8012fec:	4b5c      	ldr	r3, [pc, #368]	@ (8013160 <__gethex+0x2b4>)
 8012fee:	4602      	mov	r2, r0
 8012ff0:	21e4      	movs	r1, #228	@ 0xe4
 8012ff2:	485c      	ldr	r0, [pc, #368]	@ (8013164 <__gethex+0x2b8>)
 8012ff4:	f7fd f812 	bl	801001c <__assert_func>
 8012ff8:	3101      	adds	r1, #1
 8012ffa:	105b      	asrs	r3, r3, #1
 8012ffc:	e7ef      	b.n	8012fde <__gethex+0x132>
 8012ffe:	f100 0a14 	add.w	sl, r0, #20
 8013002:	2300      	movs	r3, #0
 8013004:	4655      	mov	r5, sl
 8013006:	469b      	mov	fp, r3
 8013008:	45b1      	cmp	r9, r6
 801300a:	d337      	bcc.n	801307c <__gethex+0x1d0>
 801300c:	f845 bb04 	str.w	fp, [r5], #4
 8013010:	eba5 050a 	sub.w	r5, r5, sl
 8013014:	10ad      	asrs	r5, r5, #2
 8013016:	6125      	str	r5, [r4, #16]
 8013018:	4658      	mov	r0, fp
 801301a:	f7fe f867 	bl	80110ec <__hi0bits>
 801301e:	016d      	lsls	r5, r5, #5
 8013020:	f8d8 6000 	ldr.w	r6, [r8]
 8013024:	1a2d      	subs	r5, r5, r0
 8013026:	42b5      	cmp	r5, r6
 8013028:	dd54      	ble.n	80130d4 <__gethex+0x228>
 801302a:	1bad      	subs	r5, r5, r6
 801302c:	4629      	mov	r1, r5
 801302e:	4620      	mov	r0, r4
 8013030:	f7fe fbf3 	bl	801181a <__any_on>
 8013034:	4681      	mov	r9, r0
 8013036:	b178      	cbz	r0, 8013058 <__gethex+0x1ac>
 8013038:	1e6b      	subs	r3, r5, #1
 801303a:	1159      	asrs	r1, r3, #5
 801303c:	f003 021f 	and.w	r2, r3, #31
 8013040:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8013044:	f04f 0901 	mov.w	r9, #1
 8013048:	fa09 f202 	lsl.w	r2, r9, r2
 801304c:	420a      	tst	r2, r1
 801304e:	d003      	beq.n	8013058 <__gethex+0x1ac>
 8013050:	454b      	cmp	r3, r9
 8013052:	dc36      	bgt.n	80130c2 <__gethex+0x216>
 8013054:	f04f 0902 	mov.w	r9, #2
 8013058:	4629      	mov	r1, r5
 801305a:	4620      	mov	r0, r4
 801305c:	f7ff febf 	bl	8012dde <rshift>
 8013060:	442f      	add	r7, r5
 8013062:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013066:	42bb      	cmp	r3, r7
 8013068:	da42      	bge.n	80130f0 <__gethex+0x244>
 801306a:	9801      	ldr	r0, [sp, #4]
 801306c:	4621      	mov	r1, r4
 801306e:	f7fd ff8b 	bl	8010f88 <_Bfree>
 8013072:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013074:	2300      	movs	r3, #0
 8013076:	6013      	str	r3, [r2, #0]
 8013078:	25a3      	movs	r5, #163	@ 0xa3
 801307a:	e793      	b.n	8012fa4 <__gethex+0xf8>
 801307c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8013080:	2a2e      	cmp	r2, #46	@ 0x2e
 8013082:	d012      	beq.n	80130aa <__gethex+0x1fe>
 8013084:	2b20      	cmp	r3, #32
 8013086:	d104      	bne.n	8013092 <__gethex+0x1e6>
 8013088:	f845 bb04 	str.w	fp, [r5], #4
 801308c:	f04f 0b00 	mov.w	fp, #0
 8013090:	465b      	mov	r3, fp
 8013092:	7830      	ldrb	r0, [r6, #0]
 8013094:	9303      	str	r3, [sp, #12]
 8013096:	f7ff fef4 	bl	8012e82 <__hexdig_fun>
 801309a:	9b03      	ldr	r3, [sp, #12]
 801309c:	f000 000f 	and.w	r0, r0, #15
 80130a0:	4098      	lsls	r0, r3
 80130a2:	ea4b 0b00 	orr.w	fp, fp, r0
 80130a6:	3304      	adds	r3, #4
 80130a8:	e7ae      	b.n	8013008 <__gethex+0x15c>
 80130aa:	45b1      	cmp	r9, r6
 80130ac:	d8ea      	bhi.n	8013084 <__gethex+0x1d8>
 80130ae:	492b      	ldr	r1, [pc, #172]	@ (801315c <__gethex+0x2b0>)
 80130b0:	9303      	str	r3, [sp, #12]
 80130b2:	2201      	movs	r2, #1
 80130b4:	4630      	mov	r0, r6
 80130b6:	f7ff fe29 	bl	8012d0c <strncmp>
 80130ba:	9b03      	ldr	r3, [sp, #12]
 80130bc:	2800      	cmp	r0, #0
 80130be:	d1e1      	bne.n	8013084 <__gethex+0x1d8>
 80130c0:	e7a2      	b.n	8013008 <__gethex+0x15c>
 80130c2:	1ea9      	subs	r1, r5, #2
 80130c4:	4620      	mov	r0, r4
 80130c6:	f7fe fba8 	bl	801181a <__any_on>
 80130ca:	2800      	cmp	r0, #0
 80130cc:	d0c2      	beq.n	8013054 <__gethex+0x1a8>
 80130ce:	f04f 0903 	mov.w	r9, #3
 80130d2:	e7c1      	b.n	8013058 <__gethex+0x1ac>
 80130d4:	da09      	bge.n	80130ea <__gethex+0x23e>
 80130d6:	1b75      	subs	r5, r6, r5
 80130d8:	4621      	mov	r1, r4
 80130da:	9801      	ldr	r0, [sp, #4]
 80130dc:	462a      	mov	r2, r5
 80130de:	f7fe f963 	bl	80113a8 <__lshift>
 80130e2:	1b7f      	subs	r7, r7, r5
 80130e4:	4604      	mov	r4, r0
 80130e6:	f100 0a14 	add.w	sl, r0, #20
 80130ea:	f04f 0900 	mov.w	r9, #0
 80130ee:	e7b8      	b.n	8013062 <__gethex+0x1b6>
 80130f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80130f4:	42bd      	cmp	r5, r7
 80130f6:	dd6f      	ble.n	80131d8 <__gethex+0x32c>
 80130f8:	1bed      	subs	r5, r5, r7
 80130fa:	42ae      	cmp	r6, r5
 80130fc:	dc34      	bgt.n	8013168 <__gethex+0x2bc>
 80130fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013102:	2b02      	cmp	r3, #2
 8013104:	d022      	beq.n	801314c <__gethex+0x2a0>
 8013106:	2b03      	cmp	r3, #3
 8013108:	d024      	beq.n	8013154 <__gethex+0x2a8>
 801310a:	2b01      	cmp	r3, #1
 801310c:	d115      	bne.n	801313a <__gethex+0x28e>
 801310e:	42ae      	cmp	r6, r5
 8013110:	d113      	bne.n	801313a <__gethex+0x28e>
 8013112:	2e01      	cmp	r6, #1
 8013114:	d10b      	bne.n	801312e <__gethex+0x282>
 8013116:	9a02      	ldr	r2, [sp, #8]
 8013118:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801311c:	6013      	str	r3, [r2, #0]
 801311e:	2301      	movs	r3, #1
 8013120:	6123      	str	r3, [r4, #16]
 8013122:	f8ca 3000 	str.w	r3, [sl]
 8013126:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013128:	2562      	movs	r5, #98	@ 0x62
 801312a:	601c      	str	r4, [r3, #0]
 801312c:	e73a      	b.n	8012fa4 <__gethex+0xf8>
 801312e:	1e71      	subs	r1, r6, #1
 8013130:	4620      	mov	r0, r4
 8013132:	f7fe fb72 	bl	801181a <__any_on>
 8013136:	2800      	cmp	r0, #0
 8013138:	d1ed      	bne.n	8013116 <__gethex+0x26a>
 801313a:	9801      	ldr	r0, [sp, #4]
 801313c:	4621      	mov	r1, r4
 801313e:	f7fd ff23 	bl	8010f88 <_Bfree>
 8013142:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013144:	2300      	movs	r3, #0
 8013146:	6013      	str	r3, [r2, #0]
 8013148:	2550      	movs	r5, #80	@ 0x50
 801314a:	e72b      	b.n	8012fa4 <__gethex+0xf8>
 801314c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801314e:	2b00      	cmp	r3, #0
 8013150:	d1f3      	bne.n	801313a <__gethex+0x28e>
 8013152:	e7e0      	b.n	8013116 <__gethex+0x26a>
 8013154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013156:	2b00      	cmp	r3, #0
 8013158:	d1dd      	bne.n	8013116 <__gethex+0x26a>
 801315a:	e7ee      	b.n	801313a <__gethex+0x28e>
 801315c:	08013ee3 	.word	0x08013ee3
 8013160:	08013e79 	.word	0x08013e79
 8013164:	08013efe 	.word	0x08013efe
 8013168:	1e6f      	subs	r7, r5, #1
 801316a:	f1b9 0f00 	cmp.w	r9, #0
 801316e:	d130      	bne.n	80131d2 <__gethex+0x326>
 8013170:	b127      	cbz	r7, 801317c <__gethex+0x2d0>
 8013172:	4639      	mov	r1, r7
 8013174:	4620      	mov	r0, r4
 8013176:	f7fe fb50 	bl	801181a <__any_on>
 801317a:	4681      	mov	r9, r0
 801317c:	117a      	asrs	r2, r7, #5
 801317e:	2301      	movs	r3, #1
 8013180:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8013184:	f007 071f 	and.w	r7, r7, #31
 8013188:	40bb      	lsls	r3, r7
 801318a:	4213      	tst	r3, r2
 801318c:	4629      	mov	r1, r5
 801318e:	4620      	mov	r0, r4
 8013190:	bf18      	it	ne
 8013192:	f049 0902 	orrne.w	r9, r9, #2
 8013196:	f7ff fe22 	bl	8012dde <rshift>
 801319a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801319e:	1b76      	subs	r6, r6, r5
 80131a0:	2502      	movs	r5, #2
 80131a2:	f1b9 0f00 	cmp.w	r9, #0
 80131a6:	d047      	beq.n	8013238 <__gethex+0x38c>
 80131a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80131ac:	2b02      	cmp	r3, #2
 80131ae:	d015      	beq.n	80131dc <__gethex+0x330>
 80131b0:	2b03      	cmp	r3, #3
 80131b2:	d017      	beq.n	80131e4 <__gethex+0x338>
 80131b4:	2b01      	cmp	r3, #1
 80131b6:	d109      	bne.n	80131cc <__gethex+0x320>
 80131b8:	f019 0f02 	tst.w	r9, #2
 80131bc:	d006      	beq.n	80131cc <__gethex+0x320>
 80131be:	f8da 3000 	ldr.w	r3, [sl]
 80131c2:	ea49 0903 	orr.w	r9, r9, r3
 80131c6:	f019 0f01 	tst.w	r9, #1
 80131ca:	d10e      	bne.n	80131ea <__gethex+0x33e>
 80131cc:	f045 0510 	orr.w	r5, r5, #16
 80131d0:	e032      	b.n	8013238 <__gethex+0x38c>
 80131d2:	f04f 0901 	mov.w	r9, #1
 80131d6:	e7d1      	b.n	801317c <__gethex+0x2d0>
 80131d8:	2501      	movs	r5, #1
 80131da:	e7e2      	b.n	80131a2 <__gethex+0x2f6>
 80131dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80131de:	f1c3 0301 	rsb	r3, r3, #1
 80131e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80131e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80131e6:	2b00      	cmp	r3, #0
 80131e8:	d0f0      	beq.n	80131cc <__gethex+0x320>
 80131ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80131ee:	f104 0314 	add.w	r3, r4, #20
 80131f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80131f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80131fa:	f04f 0c00 	mov.w	ip, #0
 80131fe:	4618      	mov	r0, r3
 8013200:	f853 2b04 	ldr.w	r2, [r3], #4
 8013204:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013208:	d01b      	beq.n	8013242 <__gethex+0x396>
 801320a:	3201      	adds	r2, #1
 801320c:	6002      	str	r2, [r0, #0]
 801320e:	2d02      	cmp	r5, #2
 8013210:	f104 0314 	add.w	r3, r4, #20
 8013214:	d13c      	bne.n	8013290 <__gethex+0x3e4>
 8013216:	f8d8 2000 	ldr.w	r2, [r8]
 801321a:	3a01      	subs	r2, #1
 801321c:	42b2      	cmp	r2, r6
 801321e:	d109      	bne.n	8013234 <__gethex+0x388>
 8013220:	1171      	asrs	r1, r6, #5
 8013222:	2201      	movs	r2, #1
 8013224:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013228:	f006 061f 	and.w	r6, r6, #31
 801322c:	fa02 f606 	lsl.w	r6, r2, r6
 8013230:	421e      	tst	r6, r3
 8013232:	d13a      	bne.n	80132aa <__gethex+0x3fe>
 8013234:	f045 0520 	orr.w	r5, r5, #32
 8013238:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801323a:	601c      	str	r4, [r3, #0]
 801323c:	9b02      	ldr	r3, [sp, #8]
 801323e:	601f      	str	r7, [r3, #0]
 8013240:	e6b0      	b.n	8012fa4 <__gethex+0xf8>
 8013242:	4299      	cmp	r1, r3
 8013244:	f843 cc04 	str.w	ip, [r3, #-4]
 8013248:	d8d9      	bhi.n	80131fe <__gethex+0x352>
 801324a:	68a3      	ldr	r3, [r4, #8]
 801324c:	459b      	cmp	fp, r3
 801324e:	db17      	blt.n	8013280 <__gethex+0x3d4>
 8013250:	6861      	ldr	r1, [r4, #4]
 8013252:	9801      	ldr	r0, [sp, #4]
 8013254:	3101      	adds	r1, #1
 8013256:	f7fd fe57 	bl	8010f08 <_Balloc>
 801325a:	4681      	mov	r9, r0
 801325c:	b918      	cbnz	r0, 8013266 <__gethex+0x3ba>
 801325e:	4b1a      	ldr	r3, [pc, #104]	@ (80132c8 <__gethex+0x41c>)
 8013260:	4602      	mov	r2, r0
 8013262:	2184      	movs	r1, #132	@ 0x84
 8013264:	e6c5      	b.n	8012ff2 <__gethex+0x146>
 8013266:	6922      	ldr	r2, [r4, #16]
 8013268:	3202      	adds	r2, #2
 801326a:	f104 010c 	add.w	r1, r4, #12
 801326e:	0092      	lsls	r2, r2, #2
 8013270:	300c      	adds	r0, #12
 8013272:	f7fc febe 	bl	800fff2 <memcpy>
 8013276:	4621      	mov	r1, r4
 8013278:	9801      	ldr	r0, [sp, #4]
 801327a:	f7fd fe85 	bl	8010f88 <_Bfree>
 801327e:	464c      	mov	r4, r9
 8013280:	6923      	ldr	r3, [r4, #16]
 8013282:	1c5a      	adds	r2, r3, #1
 8013284:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013288:	6122      	str	r2, [r4, #16]
 801328a:	2201      	movs	r2, #1
 801328c:	615a      	str	r2, [r3, #20]
 801328e:	e7be      	b.n	801320e <__gethex+0x362>
 8013290:	6922      	ldr	r2, [r4, #16]
 8013292:	455a      	cmp	r2, fp
 8013294:	dd0b      	ble.n	80132ae <__gethex+0x402>
 8013296:	2101      	movs	r1, #1
 8013298:	4620      	mov	r0, r4
 801329a:	f7ff fda0 	bl	8012dde <rshift>
 801329e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80132a2:	3701      	adds	r7, #1
 80132a4:	42bb      	cmp	r3, r7
 80132a6:	f6ff aee0 	blt.w	801306a <__gethex+0x1be>
 80132aa:	2501      	movs	r5, #1
 80132ac:	e7c2      	b.n	8013234 <__gethex+0x388>
 80132ae:	f016 061f 	ands.w	r6, r6, #31
 80132b2:	d0fa      	beq.n	80132aa <__gethex+0x3fe>
 80132b4:	4453      	add	r3, sl
 80132b6:	f1c6 0620 	rsb	r6, r6, #32
 80132ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80132be:	f7fd ff15 	bl	80110ec <__hi0bits>
 80132c2:	42b0      	cmp	r0, r6
 80132c4:	dbe7      	blt.n	8013296 <__gethex+0x3ea>
 80132c6:	e7f0      	b.n	80132aa <__gethex+0x3fe>
 80132c8:	08013e79 	.word	0x08013e79

080132cc <L_shift>:
 80132cc:	f1c2 0208 	rsb	r2, r2, #8
 80132d0:	0092      	lsls	r2, r2, #2
 80132d2:	b570      	push	{r4, r5, r6, lr}
 80132d4:	f1c2 0620 	rsb	r6, r2, #32
 80132d8:	6843      	ldr	r3, [r0, #4]
 80132da:	6804      	ldr	r4, [r0, #0]
 80132dc:	fa03 f506 	lsl.w	r5, r3, r6
 80132e0:	432c      	orrs	r4, r5
 80132e2:	40d3      	lsrs	r3, r2
 80132e4:	6004      	str	r4, [r0, #0]
 80132e6:	f840 3f04 	str.w	r3, [r0, #4]!
 80132ea:	4288      	cmp	r0, r1
 80132ec:	d3f4      	bcc.n	80132d8 <L_shift+0xc>
 80132ee:	bd70      	pop	{r4, r5, r6, pc}

080132f0 <__match>:
 80132f0:	b530      	push	{r4, r5, lr}
 80132f2:	6803      	ldr	r3, [r0, #0]
 80132f4:	3301      	adds	r3, #1
 80132f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80132fa:	b914      	cbnz	r4, 8013302 <__match+0x12>
 80132fc:	6003      	str	r3, [r0, #0]
 80132fe:	2001      	movs	r0, #1
 8013300:	bd30      	pop	{r4, r5, pc}
 8013302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013306:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801330a:	2d19      	cmp	r5, #25
 801330c:	bf98      	it	ls
 801330e:	3220      	addls	r2, #32
 8013310:	42a2      	cmp	r2, r4
 8013312:	d0f0      	beq.n	80132f6 <__match+0x6>
 8013314:	2000      	movs	r0, #0
 8013316:	e7f3      	b.n	8013300 <__match+0x10>

08013318 <__hexnan>:
 8013318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801331c:	680b      	ldr	r3, [r1, #0]
 801331e:	6801      	ldr	r1, [r0, #0]
 8013320:	115e      	asrs	r6, r3, #5
 8013322:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013326:	f013 031f 	ands.w	r3, r3, #31
 801332a:	b087      	sub	sp, #28
 801332c:	bf18      	it	ne
 801332e:	3604      	addne	r6, #4
 8013330:	2500      	movs	r5, #0
 8013332:	1f37      	subs	r7, r6, #4
 8013334:	4682      	mov	sl, r0
 8013336:	4690      	mov	r8, r2
 8013338:	9301      	str	r3, [sp, #4]
 801333a:	f846 5c04 	str.w	r5, [r6, #-4]
 801333e:	46b9      	mov	r9, r7
 8013340:	463c      	mov	r4, r7
 8013342:	9502      	str	r5, [sp, #8]
 8013344:	46ab      	mov	fp, r5
 8013346:	784a      	ldrb	r2, [r1, #1]
 8013348:	1c4b      	adds	r3, r1, #1
 801334a:	9303      	str	r3, [sp, #12]
 801334c:	b342      	cbz	r2, 80133a0 <__hexnan+0x88>
 801334e:	4610      	mov	r0, r2
 8013350:	9105      	str	r1, [sp, #20]
 8013352:	9204      	str	r2, [sp, #16]
 8013354:	f7ff fd95 	bl	8012e82 <__hexdig_fun>
 8013358:	2800      	cmp	r0, #0
 801335a:	d151      	bne.n	8013400 <__hexnan+0xe8>
 801335c:	9a04      	ldr	r2, [sp, #16]
 801335e:	9905      	ldr	r1, [sp, #20]
 8013360:	2a20      	cmp	r2, #32
 8013362:	d818      	bhi.n	8013396 <__hexnan+0x7e>
 8013364:	9b02      	ldr	r3, [sp, #8]
 8013366:	459b      	cmp	fp, r3
 8013368:	dd13      	ble.n	8013392 <__hexnan+0x7a>
 801336a:	454c      	cmp	r4, r9
 801336c:	d206      	bcs.n	801337c <__hexnan+0x64>
 801336e:	2d07      	cmp	r5, #7
 8013370:	dc04      	bgt.n	801337c <__hexnan+0x64>
 8013372:	462a      	mov	r2, r5
 8013374:	4649      	mov	r1, r9
 8013376:	4620      	mov	r0, r4
 8013378:	f7ff ffa8 	bl	80132cc <L_shift>
 801337c:	4544      	cmp	r4, r8
 801337e:	d952      	bls.n	8013426 <__hexnan+0x10e>
 8013380:	2300      	movs	r3, #0
 8013382:	f1a4 0904 	sub.w	r9, r4, #4
 8013386:	f844 3c04 	str.w	r3, [r4, #-4]
 801338a:	f8cd b008 	str.w	fp, [sp, #8]
 801338e:	464c      	mov	r4, r9
 8013390:	461d      	mov	r5, r3
 8013392:	9903      	ldr	r1, [sp, #12]
 8013394:	e7d7      	b.n	8013346 <__hexnan+0x2e>
 8013396:	2a29      	cmp	r2, #41	@ 0x29
 8013398:	d157      	bne.n	801344a <__hexnan+0x132>
 801339a:	3102      	adds	r1, #2
 801339c:	f8ca 1000 	str.w	r1, [sl]
 80133a0:	f1bb 0f00 	cmp.w	fp, #0
 80133a4:	d051      	beq.n	801344a <__hexnan+0x132>
 80133a6:	454c      	cmp	r4, r9
 80133a8:	d206      	bcs.n	80133b8 <__hexnan+0xa0>
 80133aa:	2d07      	cmp	r5, #7
 80133ac:	dc04      	bgt.n	80133b8 <__hexnan+0xa0>
 80133ae:	462a      	mov	r2, r5
 80133b0:	4649      	mov	r1, r9
 80133b2:	4620      	mov	r0, r4
 80133b4:	f7ff ff8a 	bl	80132cc <L_shift>
 80133b8:	4544      	cmp	r4, r8
 80133ba:	d936      	bls.n	801342a <__hexnan+0x112>
 80133bc:	f1a8 0204 	sub.w	r2, r8, #4
 80133c0:	4623      	mov	r3, r4
 80133c2:	f853 1b04 	ldr.w	r1, [r3], #4
 80133c6:	f842 1f04 	str.w	r1, [r2, #4]!
 80133ca:	429f      	cmp	r7, r3
 80133cc:	d2f9      	bcs.n	80133c2 <__hexnan+0xaa>
 80133ce:	1b3b      	subs	r3, r7, r4
 80133d0:	f023 0303 	bic.w	r3, r3, #3
 80133d4:	3304      	adds	r3, #4
 80133d6:	3401      	adds	r4, #1
 80133d8:	3e03      	subs	r6, #3
 80133da:	42b4      	cmp	r4, r6
 80133dc:	bf88      	it	hi
 80133de:	2304      	movhi	r3, #4
 80133e0:	4443      	add	r3, r8
 80133e2:	2200      	movs	r2, #0
 80133e4:	f843 2b04 	str.w	r2, [r3], #4
 80133e8:	429f      	cmp	r7, r3
 80133ea:	d2fb      	bcs.n	80133e4 <__hexnan+0xcc>
 80133ec:	683b      	ldr	r3, [r7, #0]
 80133ee:	b91b      	cbnz	r3, 80133f8 <__hexnan+0xe0>
 80133f0:	4547      	cmp	r7, r8
 80133f2:	d128      	bne.n	8013446 <__hexnan+0x12e>
 80133f4:	2301      	movs	r3, #1
 80133f6:	603b      	str	r3, [r7, #0]
 80133f8:	2005      	movs	r0, #5
 80133fa:	b007      	add	sp, #28
 80133fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013400:	3501      	adds	r5, #1
 8013402:	2d08      	cmp	r5, #8
 8013404:	f10b 0b01 	add.w	fp, fp, #1
 8013408:	dd06      	ble.n	8013418 <__hexnan+0x100>
 801340a:	4544      	cmp	r4, r8
 801340c:	d9c1      	bls.n	8013392 <__hexnan+0x7a>
 801340e:	2300      	movs	r3, #0
 8013410:	f844 3c04 	str.w	r3, [r4, #-4]
 8013414:	2501      	movs	r5, #1
 8013416:	3c04      	subs	r4, #4
 8013418:	6822      	ldr	r2, [r4, #0]
 801341a:	f000 000f 	and.w	r0, r0, #15
 801341e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013422:	6020      	str	r0, [r4, #0]
 8013424:	e7b5      	b.n	8013392 <__hexnan+0x7a>
 8013426:	2508      	movs	r5, #8
 8013428:	e7b3      	b.n	8013392 <__hexnan+0x7a>
 801342a:	9b01      	ldr	r3, [sp, #4]
 801342c:	2b00      	cmp	r3, #0
 801342e:	d0dd      	beq.n	80133ec <__hexnan+0xd4>
 8013430:	f1c3 0320 	rsb	r3, r3, #32
 8013434:	f04f 32ff 	mov.w	r2, #4294967295
 8013438:	40da      	lsrs	r2, r3
 801343a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801343e:	4013      	ands	r3, r2
 8013440:	f846 3c04 	str.w	r3, [r6, #-4]
 8013444:	e7d2      	b.n	80133ec <__hexnan+0xd4>
 8013446:	3f04      	subs	r7, #4
 8013448:	e7d0      	b.n	80133ec <__hexnan+0xd4>
 801344a:	2004      	movs	r0, #4
 801344c:	e7d5      	b.n	80133fa <__hexnan+0xe2>

0801344e <__ascii_mbtowc>:
 801344e:	b082      	sub	sp, #8
 8013450:	b901      	cbnz	r1, 8013454 <__ascii_mbtowc+0x6>
 8013452:	a901      	add	r1, sp, #4
 8013454:	b142      	cbz	r2, 8013468 <__ascii_mbtowc+0x1a>
 8013456:	b14b      	cbz	r3, 801346c <__ascii_mbtowc+0x1e>
 8013458:	7813      	ldrb	r3, [r2, #0]
 801345a:	600b      	str	r3, [r1, #0]
 801345c:	7812      	ldrb	r2, [r2, #0]
 801345e:	1e10      	subs	r0, r2, #0
 8013460:	bf18      	it	ne
 8013462:	2001      	movne	r0, #1
 8013464:	b002      	add	sp, #8
 8013466:	4770      	bx	lr
 8013468:	4610      	mov	r0, r2
 801346a:	e7fb      	b.n	8013464 <__ascii_mbtowc+0x16>
 801346c:	f06f 0001 	mvn.w	r0, #1
 8013470:	e7f8      	b.n	8013464 <__ascii_mbtowc+0x16>

08013472 <_realloc_r>:
 8013472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013476:	4607      	mov	r7, r0
 8013478:	4614      	mov	r4, r2
 801347a:	460d      	mov	r5, r1
 801347c:	b921      	cbnz	r1, 8013488 <_realloc_r+0x16>
 801347e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013482:	4611      	mov	r1, r2
 8013484:	f7fd bcb4 	b.w	8010df0 <_malloc_r>
 8013488:	b92a      	cbnz	r2, 8013496 <_realloc_r+0x24>
 801348a:	f7fd fc3d 	bl	8010d08 <_free_r>
 801348e:	4625      	mov	r5, r4
 8013490:	4628      	mov	r0, r5
 8013492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013496:	f000 f86b 	bl	8013570 <_malloc_usable_size_r>
 801349a:	4284      	cmp	r4, r0
 801349c:	4606      	mov	r6, r0
 801349e:	d802      	bhi.n	80134a6 <_realloc_r+0x34>
 80134a0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80134a4:	d8f4      	bhi.n	8013490 <_realloc_r+0x1e>
 80134a6:	4621      	mov	r1, r4
 80134a8:	4638      	mov	r0, r7
 80134aa:	f7fd fca1 	bl	8010df0 <_malloc_r>
 80134ae:	4680      	mov	r8, r0
 80134b0:	b908      	cbnz	r0, 80134b6 <_realloc_r+0x44>
 80134b2:	4645      	mov	r5, r8
 80134b4:	e7ec      	b.n	8013490 <_realloc_r+0x1e>
 80134b6:	42b4      	cmp	r4, r6
 80134b8:	4622      	mov	r2, r4
 80134ba:	4629      	mov	r1, r5
 80134bc:	bf28      	it	cs
 80134be:	4632      	movcs	r2, r6
 80134c0:	f7fc fd97 	bl	800fff2 <memcpy>
 80134c4:	4629      	mov	r1, r5
 80134c6:	4638      	mov	r0, r7
 80134c8:	f7fd fc1e 	bl	8010d08 <_free_r>
 80134cc:	e7f1      	b.n	80134b2 <_realloc_r+0x40>

080134ce <__ascii_wctomb>:
 80134ce:	4603      	mov	r3, r0
 80134d0:	4608      	mov	r0, r1
 80134d2:	b141      	cbz	r1, 80134e6 <__ascii_wctomb+0x18>
 80134d4:	2aff      	cmp	r2, #255	@ 0xff
 80134d6:	d904      	bls.n	80134e2 <__ascii_wctomb+0x14>
 80134d8:	228a      	movs	r2, #138	@ 0x8a
 80134da:	601a      	str	r2, [r3, #0]
 80134dc:	f04f 30ff 	mov.w	r0, #4294967295
 80134e0:	4770      	bx	lr
 80134e2:	700a      	strb	r2, [r1, #0]
 80134e4:	2001      	movs	r0, #1
 80134e6:	4770      	bx	lr

080134e8 <_raise_r>:
 80134e8:	291f      	cmp	r1, #31
 80134ea:	b538      	push	{r3, r4, r5, lr}
 80134ec:	4605      	mov	r5, r0
 80134ee:	460c      	mov	r4, r1
 80134f0:	d904      	bls.n	80134fc <_raise_r+0x14>
 80134f2:	2316      	movs	r3, #22
 80134f4:	6003      	str	r3, [r0, #0]
 80134f6:	f04f 30ff 	mov.w	r0, #4294967295
 80134fa:	bd38      	pop	{r3, r4, r5, pc}
 80134fc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80134fe:	b112      	cbz	r2, 8013506 <_raise_r+0x1e>
 8013500:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013504:	b94b      	cbnz	r3, 801351a <_raise_r+0x32>
 8013506:	4628      	mov	r0, r5
 8013508:	f000 f830 	bl	801356c <_getpid_r>
 801350c:	4622      	mov	r2, r4
 801350e:	4601      	mov	r1, r0
 8013510:	4628      	mov	r0, r5
 8013512:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013516:	f000 b817 	b.w	8013548 <_kill_r>
 801351a:	2b01      	cmp	r3, #1
 801351c:	d00a      	beq.n	8013534 <_raise_r+0x4c>
 801351e:	1c59      	adds	r1, r3, #1
 8013520:	d103      	bne.n	801352a <_raise_r+0x42>
 8013522:	2316      	movs	r3, #22
 8013524:	6003      	str	r3, [r0, #0]
 8013526:	2001      	movs	r0, #1
 8013528:	e7e7      	b.n	80134fa <_raise_r+0x12>
 801352a:	2100      	movs	r1, #0
 801352c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013530:	4620      	mov	r0, r4
 8013532:	4798      	blx	r3
 8013534:	2000      	movs	r0, #0
 8013536:	e7e0      	b.n	80134fa <_raise_r+0x12>

08013538 <raise>:
 8013538:	4b02      	ldr	r3, [pc, #8]	@ (8013544 <raise+0xc>)
 801353a:	4601      	mov	r1, r0
 801353c:	6818      	ldr	r0, [r3, #0]
 801353e:	f7ff bfd3 	b.w	80134e8 <_raise_r>
 8013542:	bf00      	nop
 8013544:	20000108 	.word	0x20000108

08013548 <_kill_r>:
 8013548:	b538      	push	{r3, r4, r5, lr}
 801354a:	4d07      	ldr	r5, [pc, #28]	@ (8013568 <_kill_r+0x20>)
 801354c:	2300      	movs	r3, #0
 801354e:	4604      	mov	r4, r0
 8013550:	4608      	mov	r0, r1
 8013552:	4611      	mov	r1, r2
 8013554:	602b      	str	r3, [r5, #0]
 8013556:	f7f0 f965 	bl	8003824 <_kill>
 801355a:	1c43      	adds	r3, r0, #1
 801355c:	d102      	bne.n	8013564 <_kill_r+0x1c>
 801355e:	682b      	ldr	r3, [r5, #0]
 8013560:	b103      	cbz	r3, 8013564 <_kill_r+0x1c>
 8013562:	6023      	str	r3, [r4, #0]
 8013564:	bd38      	pop	{r3, r4, r5, pc}
 8013566:	bf00      	nop
 8013568:	20002adc 	.word	0x20002adc

0801356c <_getpid_r>:
 801356c:	f7f0 b952 	b.w	8003814 <_getpid>

08013570 <_malloc_usable_size_r>:
 8013570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013574:	1f18      	subs	r0, r3, #4
 8013576:	2b00      	cmp	r3, #0
 8013578:	bfbc      	itt	lt
 801357a:	580b      	ldrlt	r3, [r1, r0]
 801357c:	18c0      	addlt	r0, r0, r3
 801357e:	4770      	bx	lr

08013580 <atan2f>:
 8013580:	f000 b822 	b.w	80135c8 <__ieee754_atan2f>

08013584 <sqrtf>:
 8013584:	b508      	push	{r3, lr}
 8013586:	ed2d 8b02 	vpush	{d8}
 801358a:	eeb0 8a40 	vmov.f32	s16, s0
 801358e:	f000 f817 	bl	80135c0 <__ieee754_sqrtf>
 8013592:	eeb4 8a48 	vcmp.f32	s16, s16
 8013596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801359a:	d60c      	bvs.n	80135b6 <sqrtf+0x32>
 801359c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80135bc <sqrtf+0x38>
 80135a0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80135a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135a8:	d505      	bpl.n	80135b6 <sqrtf+0x32>
 80135aa:	f7fc fcf5 	bl	800ff98 <__errno>
 80135ae:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80135b2:	2321      	movs	r3, #33	@ 0x21
 80135b4:	6003      	str	r3, [r0, #0]
 80135b6:	ecbd 8b02 	vpop	{d8}
 80135ba:	bd08      	pop	{r3, pc}
 80135bc:	00000000 	.word	0x00000000

080135c0 <__ieee754_sqrtf>:
 80135c0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80135c4:	4770      	bx	lr
	...

080135c8 <__ieee754_atan2f>:
 80135c8:	ee10 2a90 	vmov	r2, s1
 80135cc:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 80135d0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80135d4:	b510      	push	{r4, lr}
 80135d6:	eef0 7a40 	vmov.f32	s15, s0
 80135da:	d806      	bhi.n	80135ea <__ieee754_atan2f+0x22>
 80135dc:	ee10 0a10 	vmov	r0, s0
 80135e0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80135e4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80135e8:	d904      	bls.n	80135f4 <__ieee754_atan2f+0x2c>
 80135ea:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80135ee:	eeb0 0a67 	vmov.f32	s0, s15
 80135f2:	bd10      	pop	{r4, pc}
 80135f4:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80135f8:	d103      	bne.n	8013602 <__ieee754_atan2f+0x3a>
 80135fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80135fe:	f000 b883 	b.w	8013708 <atanf>
 8013602:	1794      	asrs	r4, r2, #30
 8013604:	f004 0402 	and.w	r4, r4, #2
 8013608:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801360c:	b943      	cbnz	r3, 8013620 <__ieee754_atan2f+0x58>
 801360e:	2c02      	cmp	r4, #2
 8013610:	d05e      	beq.n	80136d0 <__ieee754_atan2f+0x108>
 8013612:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80136e4 <__ieee754_atan2f+0x11c>
 8013616:	2c03      	cmp	r4, #3
 8013618:	bf08      	it	eq
 801361a:	eef0 7a47 	vmoveq.f32	s15, s14
 801361e:	e7e6      	b.n	80135ee <__ieee754_atan2f+0x26>
 8013620:	b941      	cbnz	r1, 8013634 <__ieee754_atan2f+0x6c>
 8013622:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80136e8 <__ieee754_atan2f+0x120>
 8013626:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80136ec <__ieee754_atan2f+0x124>
 801362a:	2800      	cmp	r0, #0
 801362c:	bfa8      	it	ge
 801362e:	eef0 7a47 	vmovge.f32	s15, s14
 8013632:	e7dc      	b.n	80135ee <__ieee754_atan2f+0x26>
 8013634:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013638:	d110      	bne.n	801365c <__ieee754_atan2f+0x94>
 801363a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801363e:	f104 34ff 	add.w	r4, r4, #4294967295
 8013642:	d107      	bne.n	8013654 <__ieee754_atan2f+0x8c>
 8013644:	2c02      	cmp	r4, #2
 8013646:	d846      	bhi.n	80136d6 <__ieee754_atan2f+0x10e>
 8013648:	4b29      	ldr	r3, [pc, #164]	@ (80136f0 <__ieee754_atan2f+0x128>)
 801364a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801364e:	edd3 7a00 	vldr	s15, [r3]
 8013652:	e7cc      	b.n	80135ee <__ieee754_atan2f+0x26>
 8013654:	2c02      	cmp	r4, #2
 8013656:	d841      	bhi.n	80136dc <__ieee754_atan2f+0x114>
 8013658:	4b26      	ldr	r3, [pc, #152]	@ (80136f4 <__ieee754_atan2f+0x12c>)
 801365a:	e7f6      	b.n	801364a <__ieee754_atan2f+0x82>
 801365c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013660:	d0df      	beq.n	8013622 <__ieee754_atan2f+0x5a>
 8013662:	1a5b      	subs	r3, r3, r1
 8013664:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8013668:	ea4f 51e3 	mov.w	r1, r3, asr #23
 801366c:	da1a      	bge.n	80136a4 <__ieee754_atan2f+0xdc>
 801366e:	2a00      	cmp	r2, #0
 8013670:	da01      	bge.n	8013676 <__ieee754_atan2f+0xae>
 8013672:	313c      	adds	r1, #60	@ 0x3c
 8013674:	db19      	blt.n	80136aa <__ieee754_atan2f+0xe2>
 8013676:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801367a:	f000 f919 	bl	80138b0 <fabsf>
 801367e:	f000 f843 	bl	8013708 <atanf>
 8013682:	eef0 7a40 	vmov.f32	s15, s0
 8013686:	2c01      	cmp	r4, #1
 8013688:	d012      	beq.n	80136b0 <__ieee754_atan2f+0xe8>
 801368a:	2c02      	cmp	r4, #2
 801368c:	d017      	beq.n	80136be <__ieee754_atan2f+0xf6>
 801368e:	2c00      	cmp	r4, #0
 8013690:	d0ad      	beq.n	80135ee <__ieee754_atan2f+0x26>
 8013692:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80136f8 <__ieee754_atan2f+0x130>
 8013696:	ee77 7a87 	vadd.f32	s15, s15, s14
 801369a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80136fc <__ieee754_atan2f+0x134>
 801369e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80136a2:	e7a4      	b.n	80135ee <__ieee754_atan2f+0x26>
 80136a4:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80136ec <__ieee754_atan2f+0x124>
 80136a8:	e7ed      	b.n	8013686 <__ieee754_atan2f+0xbe>
 80136aa:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8013700 <__ieee754_atan2f+0x138>
 80136ae:	e7ea      	b.n	8013686 <__ieee754_atan2f+0xbe>
 80136b0:	ee17 3a90 	vmov	r3, s15
 80136b4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80136b8:	ee07 3a90 	vmov	s15, r3
 80136bc:	e797      	b.n	80135ee <__ieee754_atan2f+0x26>
 80136be:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80136f8 <__ieee754_atan2f+0x130>
 80136c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80136c6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80136fc <__ieee754_atan2f+0x134>
 80136ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80136ce:	e78e      	b.n	80135ee <__ieee754_atan2f+0x26>
 80136d0:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80136fc <__ieee754_atan2f+0x134>
 80136d4:	e78b      	b.n	80135ee <__ieee754_atan2f+0x26>
 80136d6:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8013704 <__ieee754_atan2f+0x13c>
 80136da:	e788      	b.n	80135ee <__ieee754_atan2f+0x26>
 80136dc:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013700 <__ieee754_atan2f+0x138>
 80136e0:	e785      	b.n	80135ee <__ieee754_atan2f+0x26>
 80136e2:	bf00      	nop
 80136e4:	c0490fdb 	.word	0xc0490fdb
 80136e8:	bfc90fdb 	.word	0xbfc90fdb
 80136ec:	3fc90fdb 	.word	0x3fc90fdb
 80136f0:	080141c0 	.word	0x080141c0
 80136f4:	080141b4 	.word	0x080141b4
 80136f8:	33bbbd2e 	.word	0x33bbbd2e
 80136fc:	40490fdb 	.word	0x40490fdb
 8013700:	00000000 	.word	0x00000000
 8013704:	3f490fdb 	.word	0x3f490fdb

08013708 <atanf>:
 8013708:	b538      	push	{r3, r4, r5, lr}
 801370a:	ee10 5a10 	vmov	r5, s0
 801370e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8013712:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8013716:	eef0 7a40 	vmov.f32	s15, s0
 801371a:	d310      	bcc.n	801373e <atanf+0x36>
 801371c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8013720:	d904      	bls.n	801372c <atanf+0x24>
 8013722:	ee70 7a00 	vadd.f32	s15, s0, s0
 8013726:	eeb0 0a67 	vmov.f32	s0, s15
 801372a:	bd38      	pop	{r3, r4, r5, pc}
 801372c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8013864 <atanf+0x15c>
 8013730:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8013868 <atanf+0x160>
 8013734:	2d00      	cmp	r5, #0
 8013736:	bfc8      	it	gt
 8013738:	eef0 7a47 	vmovgt.f32	s15, s14
 801373c:	e7f3      	b.n	8013726 <atanf+0x1e>
 801373e:	4b4b      	ldr	r3, [pc, #300]	@ (801386c <atanf+0x164>)
 8013740:	429c      	cmp	r4, r3
 8013742:	d810      	bhi.n	8013766 <atanf+0x5e>
 8013744:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8013748:	d20a      	bcs.n	8013760 <atanf+0x58>
 801374a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8013870 <atanf+0x168>
 801374e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8013752:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013756:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801375a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801375e:	dce2      	bgt.n	8013726 <atanf+0x1e>
 8013760:	f04f 33ff 	mov.w	r3, #4294967295
 8013764:	e013      	b.n	801378e <atanf+0x86>
 8013766:	f000 f8a3 	bl	80138b0 <fabsf>
 801376a:	4b42      	ldr	r3, [pc, #264]	@ (8013874 <atanf+0x16c>)
 801376c:	429c      	cmp	r4, r3
 801376e:	d84f      	bhi.n	8013810 <atanf+0x108>
 8013770:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8013774:	429c      	cmp	r4, r3
 8013776:	d841      	bhi.n	80137fc <atanf+0xf4>
 8013778:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801377c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013780:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013784:	2300      	movs	r3, #0
 8013786:	ee30 0a27 	vadd.f32	s0, s0, s15
 801378a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801378e:	1c5a      	adds	r2, r3, #1
 8013790:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8013794:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8013878 <atanf+0x170>
 8013798:	eddf 5a38 	vldr	s11, [pc, #224]	@ 801387c <atanf+0x174>
 801379c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8013880 <atanf+0x178>
 80137a0:	ee66 6a06 	vmul.f32	s13, s12, s12
 80137a4:	eee6 5a87 	vfma.f32	s11, s13, s14
 80137a8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8013884 <atanf+0x17c>
 80137ac:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80137b0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8013888 <atanf+0x180>
 80137b4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80137b8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801388c <atanf+0x184>
 80137bc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80137c0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8013890 <atanf+0x188>
 80137c4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80137c8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8013894 <atanf+0x18c>
 80137cc:	eea6 5a87 	vfma.f32	s10, s13, s14
 80137d0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013898 <atanf+0x190>
 80137d4:	eea5 7a26 	vfma.f32	s14, s10, s13
 80137d8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 801389c <atanf+0x194>
 80137dc:	eea7 5a26 	vfma.f32	s10, s14, s13
 80137e0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80138a0 <atanf+0x198>
 80137e4:	eea5 7a26 	vfma.f32	s14, s10, s13
 80137e8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80137ec:	eea5 7a86 	vfma.f32	s14, s11, s12
 80137f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80137f4:	d121      	bne.n	801383a <atanf+0x132>
 80137f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80137fa:	e794      	b.n	8013726 <atanf+0x1e>
 80137fc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013800:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013804:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013808:	2301      	movs	r3, #1
 801380a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801380e:	e7be      	b.n	801378e <atanf+0x86>
 8013810:	4b24      	ldr	r3, [pc, #144]	@ (80138a4 <atanf+0x19c>)
 8013812:	429c      	cmp	r4, r3
 8013814:	d80b      	bhi.n	801382e <atanf+0x126>
 8013816:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801381a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801381e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013822:	2302      	movs	r3, #2
 8013824:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013828:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801382c:	e7af      	b.n	801378e <atanf+0x86>
 801382e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013832:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013836:	2303      	movs	r3, #3
 8013838:	e7a9      	b.n	801378e <atanf+0x86>
 801383a:	4a1b      	ldr	r2, [pc, #108]	@ (80138a8 <atanf+0x1a0>)
 801383c:	491b      	ldr	r1, [pc, #108]	@ (80138ac <atanf+0x1a4>)
 801383e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013842:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013846:	edd3 6a00 	vldr	s13, [r3]
 801384a:	ee37 7a66 	vsub.f32	s14, s14, s13
 801384e:	2d00      	cmp	r5, #0
 8013850:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013854:	edd2 7a00 	vldr	s15, [r2]
 8013858:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801385c:	bfb8      	it	lt
 801385e:	eef1 7a67 	vneglt.f32	s15, s15
 8013862:	e760      	b.n	8013726 <atanf+0x1e>
 8013864:	bfc90fdb 	.word	0xbfc90fdb
 8013868:	3fc90fdb 	.word	0x3fc90fdb
 801386c:	3edfffff 	.word	0x3edfffff
 8013870:	7149f2ca 	.word	0x7149f2ca
 8013874:	3f97ffff 	.word	0x3f97ffff
 8013878:	3c8569d7 	.word	0x3c8569d7
 801387c:	3d4bda59 	.word	0x3d4bda59
 8013880:	bd6ef16b 	.word	0xbd6ef16b
 8013884:	3d886b35 	.word	0x3d886b35
 8013888:	3dba2e6e 	.word	0x3dba2e6e
 801388c:	3e124925 	.word	0x3e124925
 8013890:	3eaaaaab 	.word	0x3eaaaaab
 8013894:	bd15a221 	.word	0xbd15a221
 8013898:	bd9d8795 	.word	0xbd9d8795
 801389c:	bde38e38 	.word	0xbde38e38
 80138a0:	be4ccccd 	.word	0xbe4ccccd
 80138a4:	401bffff 	.word	0x401bffff
 80138a8:	080141dc 	.word	0x080141dc
 80138ac:	080141cc 	.word	0x080141cc

080138b0 <fabsf>:
 80138b0:	ee10 3a10 	vmov	r3, s0
 80138b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80138b8:	ee00 3a10 	vmov	s0, r3
 80138bc:	4770      	bx	lr
	...

080138c0 <_init>:
 80138c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138c2:	bf00      	nop
 80138c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80138c6:	bc08      	pop	{r3}
 80138c8:	469e      	mov	lr, r3
 80138ca:	4770      	bx	lr

080138cc <_fini>:
 80138cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138ce:	bf00      	nop
 80138d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80138d2:	bc08      	pop	{r3}
 80138d4:	469e      	mov	lr, r3
 80138d6:	4770      	bx	lr
