-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity NN_norm1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inp_img_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    inp_img_ce0 : OUT STD_LOGIC;
    inp_img_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_img_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    out_img_ce0 : OUT STD_LOGIC;
    out_img_we0 : OUT STD_LOGIC;
    out_img_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1003_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1003_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1003_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1003_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1003_p_ce : OUT STD_LOGIC;
    grp_fu_1007_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1007_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1007_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1007_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1007_p_ce : OUT STD_LOGIC;
    grp_fu_1011_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1011_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1011_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1011_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1011_p_ce : OUT STD_LOGIC;
    grp_fu_3647_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3647_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3647_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3647_p_ce : OUT STD_LOGIC;
    grp_fu_3651_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_3651_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3651_p_ce : OUT STD_LOGIC;
    grp_fu_3654_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3654_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_3654_p_ce : OUT STD_LOGIC;
    grp_fu_3657_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_3657_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_3657_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_3657_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_3657_p_ce : OUT STD_LOGIC;
    grp_fu_3661_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_3661_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_3661_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_3661_p_ce : OUT STD_LOGIC;
    grp_fu_1015_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1015_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1015_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1015_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1015_p_ce : OUT STD_LOGIC;
    grp_fu_1019_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1019_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1019_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1019_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1019_p_ce : OUT STD_LOGIC;
    grp_pow_generic_float_s_fu_3665_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3665_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3665_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3677_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3677_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3677_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3689_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3689_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3689_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3701_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3701_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3701_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3713_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3713_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3713_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3725_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3725_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_pow_generic_float_s_fu_3725_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of NN_norm1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal inp_image_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_ce0 : STD_LOGIC;
    signal inp_image_we0 : STD_LOGIC;
    signal inp_image_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_1_ce0 : STD_LOGIC;
    signal inp_image_1_we0 : STD_LOGIC;
    signal inp_image_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_2_ce0 : STD_LOGIC;
    signal inp_image_2_we0 : STD_LOGIC;
    signal inp_image_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_3_ce0 : STD_LOGIC;
    signal inp_image_3_we0 : STD_LOGIC;
    signal inp_image_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_4_ce0 : STD_LOGIC;
    signal inp_image_4_we0 : STD_LOGIC;
    signal inp_image_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_5_ce0 : STD_LOGIC;
    signal inp_image_5_we0 : STD_LOGIC;
    signal inp_image_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_6_ce0 : STD_LOGIC;
    signal inp_image_6_we0 : STD_LOGIC;
    signal inp_image_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_7_ce0 : STD_LOGIC;
    signal inp_image_7_we0 : STD_LOGIC;
    signal inp_image_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_8_ce0 : STD_LOGIC;
    signal inp_image_8_we0 : STD_LOGIC;
    signal inp_image_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_9_ce0 : STD_LOGIC;
    signal inp_image_9_we0 : STD_LOGIC;
    signal inp_image_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_10_ce0 : STD_LOGIC;
    signal inp_image_10_we0 : STD_LOGIC;
    signal inp_image_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_11_ce0 : STD_LOGIC;
    signal inp_image_11_we0 : STD_LOGIC;
    signal inp_image_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_12_ce0 : STD_LOGIC;
    signal inp_image_12_we0 : STD_LOGIC;
    signal inp_image_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_13_ce0 : STD_LOGIC;
    signal inp_image_13_we0 : STD_LOGIC;
    signal inp_image_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_14_ce0 : STD_LOGIC;
    signal inp_image_14_we0 : STD_LOGIC;
    signal inp_image_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_15_ce0 : STD_LOGIC;
    signal inp_image_15_we0 : STD_LOGIC;
    signal inp_image_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_16_ce0 : STD_LOGIC;
    signal inp_image_16_we0 : STD_LOGIC;
    signal inp_image_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_17_ce0 : STD_LOGIC;
    signal inp_image_17_we0 : STD_LOGIC;
    signal inp_image_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_18_ce0 : STD_LOGIC;
    signal inp_image_18_we0 : STD_LOGIC;
    signal inp_image_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_19_ce0 : STD_LOGIC;
    signal inp_image_19_we0 : STD_LOGIC;
    signal inp_image_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_20_ce0 : STD_LOGIC;
    signal inp_image_20_we0 : STD_LOGIC;
    signal inp_image_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_21_ce0 : STD_LOGIC;
    signal inp_image_21_we0 : STD_LOGIC;
    signal inp_image_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_22_ce0 : STD_LOGIC;
    signal inp_image_22_we0 : STD_LOGIC;
    signal inp_image_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_23_ce0 : STD_LOGIC;
    signal inp_image_23_we0 : STD_LOGIC;
    signal inp_image_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_24_ce0 : STD_LOGIC;
    signal inp_image_24_we0 : STD_LOGIC;
    signal inp_image_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_25_ce0 : STD_LOGIC;
    signal inp_image_25_we0 : STD_LOGIC;
    signal inp_image_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_26_ce0 : STD_LOGIC;
    signal inp_image_26_we0 : STD_LOGIC;
    signal inp_image_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_27_ce0 : STD_LOGIC;
    signal inp_image_27_we0 : STD_LOGIC;
    signal inp_image_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_28_ce0 : STD_LOGIC;
    signal inp_image_28_we0 : STD_LOGIC;
    signal inp_image_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_29_ce0 : STD_LOGIC;
    signal inp_image_29_we0 : STD_LOGIC;
    signal inp_image_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_30_ce0 : STD_LOGIC;
    signal inp_image_30_we0 : STD_LOGIC;
    signal inp_image_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_31_ce0 : STD_LOGIC;
    signal inp_image_31_we0 : STD_LOGIC;
    signal inp_image_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_32_ce0 : STD_LOGIC;
    signal inp_image_32_we0 : STD_LOGIC;
    signal inp_image_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_33_ce0 : STD_LOGIC;
    signal inp_image_33_we0 : STD_LOGIC;
    signal inp_image_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_34_ce0 : STD_LOGIC;
    signal inp_image_34_we0 : STD_LOGIC;
    signal inp_image_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_35_ce0 : STD_LOGIC;
    signal inp_image_35_we0 : STD_LOGIC;
    signal inp_image_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_36_ce0 : STD_LOGIC;
    signal inp_image_36_we0 : STD_LOGIC;
    signal inp_image_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_37_ce0 : STD_LOGIC;
    signal inp_image_37_we0 : STD_LOGIC;
    signal inp_image_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_38_ce0 : STD_LOGIC;
    signal inp_image_38_we0 : STD_LOGIC;
    signal inp_image_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_39_ce0 : STD_LOGIC;
    signal inp_image_39_we0 : STD_LOGIC;
    signal inp_image_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_40_ce0 : STD_LOGIC;
    signal inp_image_40_we0 : STD_LOGIC;
    signal inp_image_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_41_ce0 : STD_LOGIC;
    signal inp_image_41_we0 : STD_LOGIC;
    signal inp_image_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_42_ce0 : STD_LOGIC;
    signal inp_image_42_we0 : STD_LOGIC;
    signal inp_image_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_43_ce0 : STD_LOGIC;
    signal inp_image_43_we0 : STD_LOGIC;
    signal inp_image_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_44_ce0 : STD_LOGIC;
    signal inp_image_44_we0 : STD_LOGIC;
    signal inp_image_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_45_ce0 : STD_LOGIC;
    signal inp_image_45_we0 : STD_LOGIC;
    signal inp_image_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_46_ce0 : STD_LOGIC;
    signal inp_image_46_we0 : STD_LOGIC;
    signal inp_image_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_47_ce0 : STD_LOGIC;
    signal inp_image_47_we0 : STD_LOGIC;
    signal inp_image_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_48_ce0 : STD_LOGIC;
    signal inp_image_48_we0 : STD_LOGIC;
    signal inp_image_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_49_ce0 : STD_LOGIC;
    signal inp_image_49_we0 : STD_LOGIC;
    signal inp_image_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_50_ce0 : STD_LOGIC;
    signal inp_image_50_we0 : STD_LOGIC;
    signal inp_image_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_51_ce0 : STD_LOGIC;
    signal inp_image_51_we0 : STD_LOGIC;
    signal inp_image_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_52_ce0 : STD_LOGIC;
    signal inp_image_52_we0 : STD_LOGIC;
    signal inp_image_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_53_ce0 : STD_LOGIC;
    signal inp_image_53_we0 : STD_LOGIC;
    signal inp_image_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_54_ce0 : STD_LOGIC;
    signal inp_image_54_we0 : STD_LOGIC;
    signal inp_image_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_55_ce0 : STD_LOGIC;
    signal inp_image_55_we0 : STD_LOGIC;
    signal inp_image_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_56_ce0 : STD_LOGIC;
    signal inp_image_56_we0 : STD_LOGIC;
    signal inp_image_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_57_ce0 : STD_LOGIC;
    signal inp_image_57_we0 : STD_LOGIC;
    signal inp_image_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_58_ce0 : STD_LOGIC;
    signal inp_image_58_we0 : STD_LOGIC;
    signal inp_image_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_59_ce0 : STD_LOGIC;
    signal inp_image_59_we0 : STD_LOGIC;
    signal inp_image_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_60_ce0 : STD_LOGIC;
    signal inp_image_60_we0 : STD_LOGIC;
    signal inp_image_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_61_ce0 : STD_LOGIC;
    signal inp_image_61_we0 : STD_LOGIC;
    signal inp_image_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_62_ce0 : STD_LOGIC;
    signal inp_image_62_we0 : STD_LOGIC;
    signal inp_image_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_63_ce0 : STD_LOGIC;
    signal inp_image_63_we0 : STD_LOGIC;
    signal inp_image_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_64_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_64_ce0 : STD_LOGIC;
    signal inp_image_64_we0 : STD_LOGIC;
    signal inp_image_64_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_65_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_65_ce0 : STD_LOGIC;
    signal inp_image_65_we0 : STD_LOGIC;
    signal inp_image_65_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_66_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_66_ce0 : STD_LOGIC;
    signal inp_image_66_we0 : STD_LOGIC;
    signal inp_image_66_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_67_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_67_ce0 : STD_LOGIC;
    signal inp_image_67_we0 : STD_LOGIC;
    signal inp_image_67_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_68_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_68_ce0 : STD_LOGIC;
    signal inp_image_68_we0 : STD_LOGIC;
    signal inp_image_68_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_69_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_69_ce0 : STD_LOGIC;
    signal inp_image_69_we0 : STD_LOGIC;
    signal inp_image_69_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_70_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_70_ce0 : STD_LOGIC;
    signal inp_image_70_we0 : STD_LOGIC;
    signal inp_image_70_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_71_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_71_ce0 : STD_LOGIC;
    signal inp_image_71_we0 : STD_LOGIC;
    signal inp_image_71_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_72_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_72_ce0 : STD_LOGIC;
    signal inp_image_72_we0 : STD_LOGIC;
    signal inp_image_72_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_73_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_73_ce0 : STD_LOGIC;
    signal inp_image_73_we0 : STD_LOGIC;
    signal inp_image_73_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_74_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_74_ce0 : STD_LOGIC;
    signal inp_image_74_we0 : STD_LOGIC;
    signal inp_image_74_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_75_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_75_ce0 : STD_LOGIC;
    signal inp_image_75_we0 : STD_LOGIC;
    signal inp_image_75_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_76_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_76_ce0 : STD_LOGIC;
    signal inp_image_76_we0 : STD_LOGIC;
    signal inp_image_76_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_77_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_77_ce0 : STD_LOGIC;
    signal inp_image_77_we0 : STD_LOGIC;
    signal inp_image_77_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_78_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_78_ce0 : STD_LOGIC;
    signal inp_image_78_we0 : STD_LOGIC;
    signal inp_image_78_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_79_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_79_ce0 : STD_LOGIC;
    signal inp_image_79_we0 : STD_LOGIC;
    signal inp_image_79_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_80_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_80_ce0 : STD_LOGIC;
    signal inp_image_80_we0 : STD_LOGIC;
    signal inp_image_80_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_81_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_81_ce0 : STD_LOGIC;
    signal inp_image_81_we0 : STD_LOGIC;
    signal inp_image_81_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_82_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_82_ce0 : STD_LOGIC;
    signal inp_image_82_we0 : STD_LOGIC;
    signal inp_image_82_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_83_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_83_ce0 : STD_LOGIC;
    signal inp_image_83_we0 : STD_LOGIC;
    signal inp_image_83_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_84_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_84_ce0 : STD_LOGIC;
    signal inp_image_84_we0 : STD_LOGIC;
    signal inp_image_84_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_85_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_85_ce0 : STD_LOGIC;
    signal inp_image_85_we0 : STD_LOGIC;
    signal inp_image_85_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_86_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_86_ce0 : STD_LOGIC;
    signal inp_image_86_we0 : STD_LOGIC;
    signal inp_image_86_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_87_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_87_ce0 : STD_LOGIC;
    signal inp_image_87_we0 : STD_LOGIC;
    signal inp_image_87_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_88_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_88_ce0 : STD_LOGIC;
    signal inp_image_88_we0 : STD_LOGIC;
    signal inp_image_88_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_89_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_89_ce0 : STD_LOGIC;
    signal inp_image_89_we0 : STD_LOGIC;
    signal inp_image_89_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_90_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_90_ce0 : STD_LOGIC;
    signal inp_image_90_we0 : STD_LOGIC;
    signal inp_image_90_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_91_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_91_ce0 : STD_LOGIC;
    signal inp_image_91_we0 : STD_LOGIC;
    signal inp_image_91_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_92_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_92_ce0 : STD_LOGIC;
    signal inp_image_92_we0 : STD_LOGIC;
    signal inp_image_92_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_93_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_93_ce0 : STD_LOGIC;
    signal inp_image_93_we0 : STD_LOGIC;
    signal inp_image_93_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_94_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_94_ce0 : STD_LOGIC;
    signal inp_image_94_we0 : STD_LOGIC;
    signal inp_image_94_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_95_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_95_ce0 : STD_LOGIC;
    signal inp_image_95_we0 : STD_LOGIC;
    signal inp_image_95_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_img_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_img_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_inp_image_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_inp_image_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_inp_image_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_inp_image_1_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_inp_image_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_inp_image_2_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_out_img_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_out_img_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_out_img_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_out_img_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_840_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_840_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_843_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_843_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_854_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_854_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_866_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_866_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_878_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_878_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_890_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_890_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_inp_image_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_inp_image_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_inp_image_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_inp_image_1_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_inp_image_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_inp_image_2_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_inp_image_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_inp_image_3_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_out_img_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_out_img_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_out_img_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_out_img_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_840_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_840_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_843_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_843_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_854_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_854_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_866_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_866_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_878_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_878_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_890_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_890_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_906_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_906_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_1_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_2_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_3_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_4_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_5_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_6_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_7_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_8_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_9_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_10_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_11_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_12_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_13_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_14_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_15_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_16_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_17_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_18_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_19_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_20_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_21_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_22_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_23_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_24_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_25_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_26_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_27_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_28_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_29_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_30_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_31_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_32_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_33_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_34_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_35_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_36_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_37_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_38_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_39_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_40_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_41_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_42_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_43_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_44_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_45_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_46_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_47_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_48_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_49_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_50_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_51_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_52_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_53_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_54_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_55_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_56_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_57_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_58_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_59_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_60_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_61_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_62_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_63_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_64_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_64_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_65_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_65_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_66_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_66_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_67_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_67_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_68_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_68_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_69_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_69_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_70_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_70_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_71_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_71_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_72_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_72_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_73_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_73_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_74_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_74_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_75_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_75_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_76_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_76_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_77_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_77_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_78_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_78_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_79_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_79_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_80_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_80_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_81_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_81_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_82_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_82_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_83_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_83_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_84_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_84_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_85_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_85_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_86_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_86_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_87_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_87_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_88_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_88_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_89_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_89_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_90_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_90_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_91_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_91_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_92_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_92_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_93_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_93_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_94_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_94_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_95_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_95_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_840_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_840_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_843_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_843_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_854_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_854_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_866_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_866_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_878_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_878_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_890_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_890_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_906_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_906_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_922_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_922_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_inp_image_92_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_inp_image_92_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_inp_image_93_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_inp_image_93_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_inp_image_94_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_inp_image_94_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_inp_image_95_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_inp_image_95_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_out_img_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_out_img_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_out_img_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_out_img_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_840_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_840_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_843_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_843_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_854_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_854_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_866_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_866_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_878_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_878_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_890_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_890_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_906_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_906_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_inp_image_93_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_inp_image_93_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_inp_image_94_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_inp_image_94_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_inp_image_95_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_inp_image_95_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_out_img_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_out_img_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_out_img_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_out_img_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_840_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_840_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_843_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_843_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_854_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_854_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_866_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_866_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_878_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_878_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_890_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_890_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_854_base_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_854_exp : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_866_base_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_866_exp : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_878_base_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_878_exp : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_890_base_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_890_exp : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_906_base_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_906_exp : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_norm1_Pipeline_L2_L3_fu_614_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_norm1_Pipeline_L5_L6_fu_637_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm_state7 : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_norm1_Pipeline_L12_L13_fu_777_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_norm1_Pipeline_L15_L16_fu_801_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_fu_824_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_824_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_824_ce : STD_LOGIC;
    signal grp_fu_828_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_828_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_828_ce : STD_LOGIC;
    signal grp_fu_832_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_832_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_832_ce : STD_LOGIC;
    signal grp_fu_836_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_836_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_836_ce : STD_LOGIC;
    signal grp_fu_840_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_840_ce : STD_LOGIC;
    signal grp_fu_843_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_843_ce : STD_LOGIC;
    signal grp_fu_846_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_846_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_846_ce : STD_LOGIC;
    signal grp_fu_850_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_850_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_850_ce : STD_LOGIC;
    signal grp_fu_902_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_ce : STD_LOGIC;
    signal grp_fu_918_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component NN_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inp_image_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_ce0 : OUT STD_LOGIC;
        inp_image_we0 : OUT STD_LOGIC;
        inp_image_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_1_ce0 : OUT STD_LOGIC;
        inp_image_1_we0 : OUT STD_LOGIC;
        inp_image_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_2_ce0 : OUT STD_LOGIC;
        inp_image_2_we0 : OUT STD_LOGIC;
        inp_image_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_3_ce0 : OUT STD_LOGIC;
        inp_image_3_we0 : OUT STD_LOGIC;
        inp_image_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_4_ce0 : OUT STD_LOGIC;
        inp_image_4_we0 : OUT STD_LOGIC;
        inp_image_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_5_ce0 : OUT STD_LOGIC;
        inp_image_5_we0 : OUT STD_LOGIC;
        inp_image_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_6_ce0 : OUT STD_LOGIC;
        inp_image_6_we0 : OUT STD_LOGIC;
        inp_image_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_7_ce0 : OUT STD_LOGIC;
        inp_image_7_we0 : OUT STD_LOGIC;
        inp_image_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_8_ce0 : OUT STD_LOGIC;
        inp_image_8_we0 : OUT STD_LOGIC;
        inp_image_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_9_ce0 : OUT STD_LOGIC;
        inp_image_9_we0 : OUT STD_LOGIC;
        inp_image_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_10_ce0 : OUT STD_LOGIC;
        inp_image_10_we0 : OUT STD_LOGIC;
        inp_image_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_11_ce0 : OUT STD_LOGIC;
        inp_image_11_we0 : OUT STD_LOGIC;
        inp_image_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_12_ce0 : OUT STD_LOGIC;
        inp_image_12_we0 : OUT STD_LOGIC;
        inp_image_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_13_ce0 : OUT STD_LOGIC;
        inp_image_13_we0 : OUT STD_LOGIC;
        inp_image_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_14_ce0 : OUT STD_LOGIC;
        inp_image_14_we0 : OUT STD_LOGIC;
        inp_image_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_15_ce0 : OUT STD_LOGIC;
        inp_image_15_we0 : OUT STD_LOGIC;
        inp_image_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_16_ce0 : OUT STD_LOGIC;
        inp_image_16_we0 : OUT STD_LOGIC;
        inp_image_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_17_ce0 : OUT STD_LOGIC;
        inp_image_17_we0 : OUT STD_LOGIC;
        inp_image_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_18_ce0 : OUT STD_LOGIC;
        inp_image_18_we0 : OUT STD_LOGIC;
        inp_image_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_19_ce0 : OUT STD_LOGIC;
        inp_image_19_we0 : OUT STD_LOGIC;
        inp_image_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_20_ce0 : OUT STD_LOGIC;
        inp_image_20_we0 : OUT STD_LOGIC;
        inp_image_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_21_ce0 : OUT STD_LOGIC;
        inp_image_21_we0 : OUT STD_LOGIC;
        inp_image_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_22_ce0 : OUT STD_LOGIC;
        inp_image_22_we0 : OUT STD_LOGIC;
        inp_image_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_23_ce0 : OUT STD_LOGIC;
        inp_image_23_we0 : OUT STD_LOGIC;
        inp_image_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_24_ce0 : OUT STD_LOGIC;
        inp_image_24_we0 : OUT STD_LOGIC;
        inp_image_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_25_ce0 : OUT STD_LOGIC;
        inp_image_25_we0 : OUT STD_LOGIC;
        inp_image_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_26_ce0 : OUT STD_LOGIC;
        inp_image_26_we0 : OUT STD_LOGIC;
        inp_image_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_27_ce0 : OUT STD_LOGIC;
        inp_image_27_we0 : OUT STD_LOGIC;
        inp_image_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_28_ce0 : OUT STD_LOGIC;
        inp_image_28_we0 : OUT STD_LOGIC;
        inp_image_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_29_ce0 : OUT STD_LOGIC;
        inp_image_29_we0 : OUT STD_LOGIC;
        inp_image_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_30_ce0 : OUT STD_LOGIC;
        inp_image_30_we0 : OUT STD_LOGIC;
        inp_image_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_31_ce0 : OUT STD_LOGIC;
        inp_image_31_we0 : OUT STD_LOGIC;
        inp_image_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_32_ce0 : OUT STD_LOGIC;
        inp_image_32_we0 : OUT STD_LOGIC;
        inp_image_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_33_ce0 : OUT STD_LOGIC;
        inp_image_33_we0 : OUT STD_LOGIC;
        inp_image_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_34_ce0 : OUT STD_LOGIC;
        inp_image_34_we0 : OUT STD_LOGIC;
        inp_image_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_35_ce0 : OUT STD_LOGIC;
        inp_image_35_we0 : OUT STD_LOGIC;
        inp_image_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_36_ce0 : OUT STD_LOGIC;
        inp_image_36_we0 : OUT STD_LOGIC;
        inp_image_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_37_ce0 : OUT STD_LOGIC;
        inp_image_37_we0 : OUT STD_LOGIC;
        inp_image_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_38_ce0 : OUT STD_LOGIC;
        inp_image_38_we0 : OUT STD_LOGIC;
        inp_image_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_39_ce0 : OUT STD_LOGIC;
        inp_image_39_we0 : OUT STD_LOGIC;
        inp_image_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_40_ce0 : OUT STD_LOGIC;
        inp_image_40_we0 : OUT STD_LOGIC;
        inp_image_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_41_ce0 : OUT STD_LOGIC;
        inp_image_41_we0 : OUT STD_LOGIC;
        inp_image_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_42_ce0 : OUT STD_LOGIC;
        inp_image_42_we0 : OUT STD_LOGIC;
        inp_image_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_43_ce0 : OUT STD_LOGIC;
        inp_image_43_we0 : OUT STD_LOGIC;
        inp_image_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_44_ce0 : OUT STD_LOGIC;
        inp_image_44_we0 : OUT STD_LOGIC;
        inp_image_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_45_ce0 : OUT STD_LOGIC;
        inp_image_45_we0 : OUT STD_LOGIC;
        inp_image_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_46_ce0 : OUT STD_LOGIC;
        inp_image_46_we0 : OUT STD_LOGIC;
        inp_image_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_47_ce0 : OUT STD_LOGIC;
        inp_image_47_we0 : OUT STD_LOGIC;
        inp_image_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_48_ce0 : OUT STD_LOGIC;
        inp_image_48_we0 : OUT STD_LOGIC;
        inp_image_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_49_ce0 : OUT STD_LOGIC;
        inp_image_49_we0 : OUT STD_LOGIC;
        inp_image_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_50_ce0 : OUT STD_LOGIC;
        inp_image_50_we0 : OUT STD_LOGIC;
        inp_image_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_51_ce0 : OUT STD_LOGIC;
        inp_image_51_we0 : OUT STD_LOGIC;
        inp_image_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_52_ce0 : OUT STD_LOGIC;
        inp_image_52_we0 : OUT STD_LOGIC;
        inp_image_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_53_ce0 : OUT STD_LOGIC;
        inp_image_53_we0 : OUT STD_LOGIC;
        inp_image_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_54_ce0 : OUT STD_LOGIC;
        inp_image_54_we0 : OUT STD_LOGIC;
        inp_image_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_55_ce0 : OUT STD_LOGIC;
        inp_image_55_we0 : OUT STD_LOGIC;
        inp_image_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_56_ce0 : OUT STD_LOGIC;
        inp_image_56_we0 : OUT STD_LOGIC;
        inp_image_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_57_ce0 : OUT STD_LOGIC;
        inp_image_57_we0 : OUT STD_LOGIC;
        inp_image_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_58_ce0 : OUT STD_LOGIC;
        inp_image_58_we0 : OUT STD_LOGIC;
        inp_image_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_59_ce0 : OUT STD_LOGIC;
        inp_image_59_we0 : OUT STD_LOGIC;
        inp_image_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_60_ce0 : OUT STD_LOGIC;
        inp_image_60_we0 : OUT STD_LOGIC;
        inp_image_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_61_ce0 : OUT STD_LOGIC;
        inp_image_61_we0 : OUT STD_LOGIC;
        inp_image_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_62_ce0 : OUT STD_LOGIC;
        inp_image_62_we0 : OUT STD_LOGIC;
        inp_image_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_63_ce0 : OUT STD_LOGIC;
        inp_image_63_we0 : OUT STD_LOGIC;
        inp_image_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_64_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_64_ce0 : OUT STD_LOGIC;
        inp_image_64_we0 : OUT STD_LOGIC;
        inp_image_64_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_65_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_65_ce0 : OUT STD_LOGIC;
        inp_image_65_we0 : OUT STD_LOGIC;
        inp_image_65_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_66_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_66_ce0 : OUT STD_LOGIC;
        inp_image_66_we0 : OUT STD_LOGIC;
        inp_image_66_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_67_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_67_ce0 : OUT STD_LOGIC;
        inp_image_67_we0 : OUT STD_LOGIC;
        inp_image_67_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_68_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_68_ce0 : OUT STD_LOGIC;
        inp_image_68_we0 : OUT STD_LOGIC;
        inp_image_68_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_69_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_69_ce0 : OUT STD_LOGIC;
        inp_image_69_we0 : OUT STD_LOGIC;
        inp_image_69_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_70_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_70_ce0 : OUT STD_LOGIC;
        inp_image_70_we0 : OUT STD_LOGIC;
        inp_image_70_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_71_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_71_ce0 : OUT STD_LOGIC;
        inp_image_71_we0 : OUT STD_LOGIC;
        inp_image_71_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_72_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_72_ce0 : OUT STD_LOGIC;
        inp_image_72_we0 : OUT STD_LOGIC;
        inp_image_72_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_73_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_73_ce0 : OUT STD_LOGIC;
        inp_image_73_we0 : OUT STD_LOGIC;
        inp_image_73_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_74_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_74_ce0 : OUT STD_LOGIC;
        inp_image_74_we0 : OUT STD_LOGIC;
        inp_image_74_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_75_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_75_ce0 : OUT STD_LOGIC;
        inp_image_75_we0 : OUT STD_LOGIC;
        inp_image_75_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_76_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_76_ce0 : OUT STD_LOGIC;
        inp_image_76_we0 : OUT STD_LOGIC;
        inp_image_76_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_77_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_77_ce0 : OUT STD_LOGIC;
        inp_image_77_we0 : OUT STD_LOGIC;
        inp_image_77_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_78_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_78_ce0 : OUT STD_LOGIC;
        inp_image_78_we0 : OUT STD_LOGIC;
        inp_image_78_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_79_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_79_ce0 : OUT STD_LOGIC;
        inp_image_79_we0 : OUT STD_LOGIC;
        inp_image_79_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_80_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_80_ce0 : OUT STD_LOGIC;
        inp_image_80_we0 : OUT STD_LOGIC;
        inp_image_80_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_81_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_81_ce0 : OUT STD_LOGIC;
        inp_image_81_we0 : OUT STD_LOGIC;
        inp_image_81_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_82_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_82_ce0 : OUT STD_LOGIC;
        inp_image_82_we0 : OUT STD_LOGIC;
        inp_image_82_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_83_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_83_ce0 : OUT STD_LOGIC;
        inp_image_83_we0 : OUT STD_LOGIC;
        inp_image_83_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_84_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_84_ce0 : OUT STD_LOGIC;
        inp_image_84_we0 : OUT STD_LOGIC;
        inp_image_84_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_85_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_85_ce0 : OUT STD_LOGIC;
        inp_image_85_we0 : OUT STD_LOGIC;
        inp_image_85_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_86_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_86_ce0 : OUT STD_LOGIC;
        inp_image_86_we0 : OUT STD_LOGIC;
        inp_image_86_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_87_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_87_ce0 : OUT STD_LOGIC;
        inp_image_87_we0 : OUT STD_LOGIC;
        inp_image_87_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_88_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_88_ce0 : OUT STD_LOGIC;
        inp_image_88_we0 : OUT STD_LOGIC;
        inp_image_88_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_89_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_89_ce0 : OUT STD_LOGIC;
        inp_image_89_we0 : OUT STD_LOGIC;
        inp_image_89_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_90_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_90_ce0 : OUT STD_LOGIC;
        inp_image_90_we0 : OUT STD_LOGIC;
        inp_image_90_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_91_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_91_ce0 : OUT STD_LOGIC;
        inp_image_91_we0 : OUT STD_LOGIC;
        inp_image_91_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_92_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_92_ce0 : OUT STD_LOGIC;
        inp_image_92_we0 : OUT STD_LOGIC;
        inp_image_92_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_93_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_93_ce0 : OUT STD_LOGIC;
        inp_image_93_we0 : OUT STD_LOGIC;
        inp_image_93_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_94_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_94_ce0 : OUT STD_LOGIC;
        inp_image_94_we0 : OUT STD_LOGIC;
        inp_image_94_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_95_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_95_ce0 : OUT STD_LOGIC;
        inp_image_95_we0 : OUT STD_LOGIC;
        inp_image_95_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_img_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        inp_img_ce0 : OUT STD_LOGIC;
        inp_img_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component NN_norm1_Pipeline_L2_L3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inp_image_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_ce0 : OUT STD_LOGIC;
        inp_image_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_1_ce0 : OUT STD_LOGIC;
        inp_image_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_2_ce0 : OUT STD_LOGIC;
        inp_image_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_img_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        out_img_ce0 : OUT STD_LOGIC;
        out_img_we0 : OUT STD_LOGIC;
        out_img_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_824_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_ce : OUT STD_LOGIC;
        grp_fu_828_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_828_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_ce : OUT STD_LOGIC;
        grp_fu_832_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_832_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_ce : OUT STD_LOGIC;
        grp_fu_836_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_ce : OUT STD_LOGIC;
        grp_fu_840_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_840_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_840_p_ce : OUT STD_LOGIC;
        grp_fu_843_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_843_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_843_p_ce : OUT STD_LOGIC;
        grp_fu_846_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_846_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_ce : OUT STD_LOGIC;
        grp_fu_850_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_854_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_854_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_854_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component NN_norm1_Pipeline_L5_L6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inp_image_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_ce0 : OUT STD_LOGIC;
        inp_image_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_1_ce0 : OUT STD_LOGIC;
        inp_image_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_2_ce0 : OUT STD_LOGIC;
        inp_image_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_3_ce0 : OUT STD_LOGIC;
        inp_image_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_img_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        out_img_ce0 : OUT STD_LOGIC;
        out_img_we0 : OUT STD_LOGIC;
        out_img_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_824_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_ce : OUT STD_LOGIC;
        grp_fu_828_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_828_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_ce : OUT STD_LOGIC;
        grp_fu_832_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_832_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_ce : OUT STD_LOGIC;
        grp_fu_902_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_902_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_902_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_902_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_902_p_ce : OUT STD_LOGIC;
        grp_fu_836_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_ce : OUT STD_LOGIC;
        grp_fu_840_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_840_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_840_p_ce : OUT STD_LOGIC;
        grp_fu_843_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_843_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_843_p_ce : OUT STD_LOGIC;
        grp_fu_846_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_846_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_ce : OUT STD_LOGIC;
        grp_fu_850_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_854_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_854_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_854_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_906_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_906_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_906_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component NN_norm1_Pipeline_L8_L9_L10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inp_image_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_ce0 : OUT STD_LOGIC;
        inp_image_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_1_ce0 : OUT STD_LOGIC;
        inp_image_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_2_ce0 : OUT STD_LOGIC;
        inp_image_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_3_ce0 : OUT STD_LOGIC;
        inp_image_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_4_ce0 : OUT STD_LOGIC;
        inp_image_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_5_ce0 : OUT STD_LOGIC;
        inp_image_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_6_ce0 : OUT STD_LOGIC;
        inp_image_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_7_ce0 : OUT STD_LOGIC;
        inp_image_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_8_ce0 : OUT STD_LOGIC;
        inp_image_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_9_ce0 : OUT STD_LOGIC;
        inp_image_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_10_ce0 : OUT STD_LOGIC;
        inp_image_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_11_ce0 : OUT STD_LOGIC;
        inp_image_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_12_ce0 : OUT STD_LOGIC;
        inp_image_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_13_ce0 : OUT STD_LOGIC;
        inp_image_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_14_ce0 : OUT STD_LOGIC;
        inp_image_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_15_ce0 : OUT STD_LOGIC;
        inp_image_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_16_ce0 : OUT STD_LOGIC;
        inp_image_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_17_ce0 : OUT STD_LOGIC;
        inp_image_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_18_ce0 : OUT STD_LOGIC;
        inp_image_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_19_ce0 : OUT STD_LOGIC;
        inp_image_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_20_ce0 : OUT STD_LOGIC;
        inp_image_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_21_ce0 : OUT STD_LOGIC;
        inp_image_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_22_ce0 : OUT STD_LOGIC;
        inp_image_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_23_ce0 : OUT STD_LOGIC;
        inp_image_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_24_ce0 : OUT STD_LOGIC;
        inp_image_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_25_ce0 : OUT STD_LOGIC;
        inp_image_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_26_ce0 : OUT STD_LOGIC;
        inp_image_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_27_ce0 : OUT STD_LOGIC;
        inp_image_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_28_ce0 : OUT STD_LOGIC;
        inp_image_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_29_ce0 : OUT STD_LOGIC;
        inp_image_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_30_ce0 : OUT STD_LOGIC;
        inp_image_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_31_ce0 : OUT STD_LOGIC;
        inp_image_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_32_ce0 : OUT STD_LOGIC;
        inp_image_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_33_ce0 : OUT STD_LOGIC;
        inp_image_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_34_ce0 : OUT STD_LOGIC;
        inp_image_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_35_ce0 : OUT STD_LOGIC;
        inp_image_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_36_ce0 : OUT STD_LOGIC;
        inp_image_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_37_ce0 : OUT STD_LOGIC;
        inp_image_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_38_ce0 : OUT STD_LOGIC;
        inp_image_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_39_ce0 : OUT STD_LOGIC;
        inp_image_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_40_ce0 : OUT STD_LOGIC;
        inp_image_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_41_ce0 : OUT STD_LOGIC;
        inp_image_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_42_ce0 : OUT STD_LOGIC;
        inp_image_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_43_ce0 : OUT STD_LOGIC;
        inp_image_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_44_ce0 : OUT STD_LOGIC;
        inp_image_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_45_ce0 : OUT STD_LOGIC;
        inp_image_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_46_ce0 : OUT STD_LOGIC;
        inp_image_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_47_ce0 : OUT STD_LOGIC;
        inp_image_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_48_ce0 : OUT STD_LOGIC;
        inp_image_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_49_ce0 : OUT STD_LOGIC;
        inp_image_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_50_ce0 : OUT STD_LOGIC;
        inp_image_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_51_ce0 : OUT STD_LOGIC;
        inp_image_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_52_ce0 : OUT STD_LOGIC;
        inp_image_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_53_ce0 : OUT STD_LOGIC;
        inp_image_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_54_ce0 : OUT STD_LOGIC;
        inp_image_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_55_ce0 : OUT STD_LOGIC;
        inp_image_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_56_ce0 : OUT STD_LOGIC;
        inp_image_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_57_ce0 : OUT STD_LOGIC;
        inp_image_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_58_ce0 : OUT STD_LOGIC;
        inp_image_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_59_ce0 : OUT STD_LOGIC;
        inp_image_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_60_ce0 : OUT STD_LOGIC;
        inp_image_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_61_ce0 : OUT STD_LOGIC;
        inp_image_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_62_ce0 : OUT STD_LOGIC;
        inp_image_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_63_ce0 : OUT STD_LOGIC;
        inp_image_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_64_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_64_ce0 : OUT STD_LOGIC;
        inp_image_64_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_65_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_65_ce0 : OUT STD_LOGIC;
        inp_image_65_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_66_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_66_ce0 : OUT STD_LOGIC;
        inp_image_66_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_67_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_67_ce0 : OUT STD_LOGIC;
        inp_image_67_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_68_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_68_ce0 : OUT STD_LOGIC;
        inp_image_68_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_69_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_69_ce0 : OUT STD_LOGIC;
        inp_image_69_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_70_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_70_ce0 : OUT STD_LOGIC;
        inp_image_70_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_71_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_71_ce0 : OUT STD_LOGIC;
        inp_image_71_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_72_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_72_ce0 : OUT STD_LOGIC;
        inp_image_72_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_73_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_73_ce0 : OUT STD_LOGIC;
        inp_image_73_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_74_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_74_ce0 : OUT STD_LOGIC;
        inp_image_74_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_75_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_75_ce0 : OUT STD_LOGIC;
        inp_image_75_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_76_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_76_ce0 : OUT STD_LOGIC;
        inp_image_76_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_77_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_77_ce0 : OUT STD_LOGIC;
        inp_image_77_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_78_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_78_ce0 : OUT STD_LOGIC;
        inp_image_78_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_79_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_79_ce0 : OUT STD_LOGIC;
        inp_image_79_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_80_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_80_ce0 : OUT STD_LOGIC;
        inp_image_80_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_81_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_81_ce0 : OUT STD_LOGIC;
        inp_image_81_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_82_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_82_ce0 : OUT STD_LOGIC;
        inp_image_82_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_83_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_83_ce0 : OUT STD_LOGIC;
        inp_image_83_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_84_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_84_ce0 : OUT STD_LOGIC;
        inp_image_84_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_85_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_85_ce0 : OUT STD_LOGIC;
        inp_image_85_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_86_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_86_ce0 : OUT STD_LOGIC;
        inp_image_86_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_87_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_87_ce0 : OUT STD_LOGIC;
        inp_image_87_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_88_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_88_ce0 : OUT STD_LOGIC;
        inp_image_88_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_89_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_89_ce0 : OUT STD_LOGIC;
        inp_image_89_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_90_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_90_ce0 : OUT STD_LOGIC;
        inp_image_90_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_91_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_91_ce0 : OUT STD_LOGIC;
        inp_image_91_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_92_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_92_ce0 : OUT STD_LOGIC;
        inp_image_92_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_93_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_93_ce0 : OUT STD_LOGIC;
        inp_image_93_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_94_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_94_ce0 : OUT STD_LOGIC;
        inp_image_94_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_95_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_95_ce0 : OUT STD_LOGIC;
        inp_image_95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_img_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        out_img_ce0 : OUT STD_LOGIC;
        out_img_we0 : OUT STD_LOGIC;
        out_img_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_824_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_ce : OUT STD_LOGIC;
        grp_fu_828_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_828_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_ce : OUT STD_LOGIC;
        grp_fu_832_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_832_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_ce : OUT STD_LOGIC;
        grp_fu_902_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_902_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_902_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_902_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_902_p_ce : OUT STD_LOGIC;
        grp_fu_918_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_918_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_918_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_918_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_918_p_ce : OUT STD_LOGIC;
        grp_fu_836_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_ce : OUT STD_LOGIC;
        grp_fu_840_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_840_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_840_p_ce : OUT STD_LOGIC;
        grp_fu_843_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_843_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_843_p_ce : OUT STD_LOGIC;
        grp_fu_846_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_846_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_ce : OUT STD_LOGIC;
        grp_fu_850_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_854_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_854_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_854_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_906_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_906_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_906_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_922_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_922_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_922_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component NN_norm1_Pipeline_L12_L13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inp_image_92_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_92_ce0 : OUT STD_LOGIC;
        inp_image_92_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_93_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_93_ce0 : OUT STD_LOGIC;
        inp_image_93_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_94_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_94_ce0 : OUT STD_LOGIC;
        inp_image_94_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_95_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_95_ce0 : OUT STD_LOGIC;
        inp_image_95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_img_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        out_img_ce0 : OUT STD_LOGIC;
        out_img_we0 : OUT STD_LOGIC;
        out_img_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_824_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_ce : OUT STD_LOGIC;
        grp_fu_828_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_828_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_ce : OUT STD_LOGIC;
        grp_fu_832_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_832_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_ce : OUT STD_LOGIC;
        grp_fu_902_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_902_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_902_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_902_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_902_p_ce : OUT STD_LOGIC;
        grp_fu_836_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_ce : OUT STD_LOGIC;
        grp_fu_840_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_840_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_840_p_ce : OUT STD_LOGIC;
        grp_fu_843_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_843_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_843_p_ce : OUT STD_LOGIC;
        grp_fu_846_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_846_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_ce : OUT STD_LOGIC;
        grp_fu_850_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_854_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_854_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_854_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_906_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_906_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_906_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component NN_norm1_Pipeline_L15_L16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inp_image_93_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_93_ce0 : OUT STD_LOGIC;
        inp_image_93_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_94_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_94_ce0 : OUT STD_LOGIC;
        inp_image_94_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_95_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_95_ce0 : OUT STD_LOGIC;
        inp_image_95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_img_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        out_img_ce0 : OUT STD_LOGIC;
        out_img_we0 : OUT STD_LOGIC;
        out_img_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_824_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_824_p_ce : OUT STD_LOGIC;
        grp_fu_828_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_828_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_828_p_ce : OUT STD_LOGIC;
        grp_fu_832_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_832_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_832_p_ce : OUT STD_LOGIC;
        grp_fu_836_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_836_p_ce : OUT STD_LOGIC;
        grp_fu_840_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_840_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_840_p_ce : OUT STD_LOGIC;
        grp_fu_843_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_843_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_843_p_ce : OUT STD_LOGIC;
        grp_fu_846_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_846_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_846_p_ce : OUT STD_LOGIC;
        grp_fu_850_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_850_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_854_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_854_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_854_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_866_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_878_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_890_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component NN_pow_generic_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        base_r : IN STD_LOGIC_VECTOR (31 downto 0);
        exp : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component NN_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component NN_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component NN_fptrunc_64ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component NN_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component NN_dadd_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component NN_dmul_64ns_64ns_64_5_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component NN_norm1_inp_image_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    inp_image_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_address0,
        ce0 => inp_image_ce0,
        we0 => inp_image_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_d0,
        q0 => inp_image_q0);

    inp_image_1_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_1_address0,
        ce0 => inp_image_1_ce0,
        we0 => inp_image_1_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_d0,
        q0 => inp_image_1_q0);

    inp_image_2_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_2_address0,
        ce0 => inp_image_2_ce0,
        we0 => inp_image_2_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_d0,
        q0 => inp_image_2_q0);

    inp_image_3_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_3_address0,
        ce0 => inp_image_3_ce0,
        we0 => inp_image_3_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_d0,
        q0 => inp_image_3_q0);

    inp_image_4_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_4_address0,
        ce0 => inp_image_4_ce0,
        we0 => inp_image_4_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_d0,
        q0 => inp_image_4_q0);

    inp_image_5_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_5_address0,
        ce0 => inp_image_5_ce0,
        we0 => inp_image_5_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_d0,
        q0 => inp_image_5_q0);

    inp_image_6_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_6_address0,
        ce0 => inp_image_6_ce0,
        we0 => inp_image_6_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_d0,
        q0 => inp_image_6_q0);

    inp_image_7_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_7_address0,
        ce0 => inp_image_7_ce0,
        we0 => inp_image_7_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_d0,
        q0 => inp_image_7_q0);

    inp_image_8_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_8_address0,
        ce0 => inp_image_8_ce0,
        we0 => inp_image_8_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_d0,
        q0 => inp_image_8_q0);

    inp_image_9_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_9_address0,
        ce0 => inp_image_9_ce0,
        we0 => inp_image_9_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_d0,
        q0 => inp_image_9_q0);

    inp_image_10_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_10_address0,
        ce0 => inp_image_10_ce0,
        we0 => inp_image_10_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_d0,
        q0 => inp_image_10_q0);

    inp_image_11_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_11_address0,
        ce0 => inp_image_11_ce0,
        we0 => inp_image_11_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_d0,
        q0 => inp_image_11_q0);

    inp_image_12_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_12_address0,
        ce0 => inp_image_12_ce0,
        we0 => inp_image_12_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_d0,
        q0 => inp_image_12_q0);

    inp_image_13_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_13_address0,
        ce0 => inp_image_13_ce0,
        we0 => inp_image_13_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_d0,
        q0 => inp_image_13_q0);

    inp_image_14_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_14_address0,
        ce0 => inp_image_14_ce0,
        we0 => inp_image_14_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_d0,
        q0 => inp_image_14_q0);

    inp_image_15_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_15_address0,
        ce0 => inp_image_15_ce0,
        we0 => inp_image_15_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_d0,
        q0 => inp_image_15_q0);

    inp_image_16_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_16_address0,
        ce0 => inp_image_16_ce0,
        we0 => inp_image_16_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_d0,
        q0 => inp_image_16_q0);

    inp_image_17_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_17_address0,
        ce0 => inp_image_17_ce0,
        we0 => inp_image_17_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_d0,
        q0 => inp_image_17_q0);

    inp_image_18_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_18_address0,
        ce0 => inp_image_18_ce0,
        we0 => inp_image_18_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_d0,
        q0 => inp_image_18_q0);

    inp_image_19_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_19_address0,
        ce0 => inp_image_19_ce0,
        we0 => inp_image_19_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_d0,
        q0 => inp_image_19_q0);

    inp_image_20_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_20_address0,
        ce0 => inp_image_20_ce0,
        we0 => inp_image_20_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_d0,
        q0 => inp_image_20_q0);

    inp_image_21_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_21_address0,
        ce0 => inp_image_21_ce0,
        we0 => inp_image_21_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_d0,
        q0 => inp_image_21_q0);

    inp_image_22_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_22_address0,
        ce0 => inp_image_22_ce0,
        we0 => inp_image_22_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_d0,
        q0 => inp_image_22_q0);

    inp_image_23_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_23_address0,
        ce0 => inp_image_23_ce0,
        we0 => inp_image_23_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_d0,
        q0 => inp_image_23_q0);

    inp_image_24_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_24_address0,
        ce0 => inp_image_24_ce0,
        we0 => inp_image_24_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_d0,
        q0 => inp_image_24_q0);

    inp_image_25_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_25_address0,
        ce0 => inp_image_25_ce0,
        we0 => inp_image_25_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_d0,
        q0 => inp_image_25_q0);

    inp_image_26_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_26_address0,
        ce0 => inp_image_26_ce0,
        we0 => inp_image_26_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_d0,
        q0 => inp_image_26_q0);

    inp_image_27_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_27_address0,
        ce0 => inp_image_27_ce0,
        we0 => inp_image_27_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_d0,
        q0 => inp_image_27_q0);

    inp_image_28_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_28_address0,
        ce0 => inp_image_28_ce0,
        we0 => inp_image_28_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_d0,
        q0 => inp_image_28_q0);

    inp_image_29_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_29_address0,
        ce0 => inp_image_29_ce0,
        we0 => inp_image_29_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_d0,
        q0 => inp_image_29_q0);

    inp_image_30_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_30_address0,
        ce0 => inp_image_30_ce0,
        we0 => inp_image_30_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_d0,
        q0 => inp_image_30_q0);

    inp_image_31_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_31_address0,
        ce0 => inp_image_31_ce0,
        we0 => inp_image_31_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_d0,
        q0 => inp_image_31_q0);

    inp_image_32_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_32_address0,
        ce0 => inp_image_32_ce0,
        we0 => inp_image_32_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_d0,
        q0 => inp_image_32_q0);

    inp_image_33_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_33_address0,
        ce0 => inp_image_33_ce0,
        we0 => inp_image_33_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_d0,
        q0 => inp_image_33_q0);

    inp_image_34_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_34_address0,
        ce0 => inp_image_34_ce0,
        we0 => inp_image_34_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_d0,
        q0 => inp_image_34_q0);

    inp_image_35_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_35_address0,
        ce0 => inp_image_35_ce0,
        we0 => inp_image_35_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_d0,
        q0 => inp_image_35_q0);

    inp_image_36_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_36_address0,
        ce0 => inp_image_36_ce0,
        we0 => inp_image_36_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_d0,
        q0 => inp_image_36_q0);

    inp_image_37_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_37_address0,
        ce0 => inp_image_37_ce0,
        we0 => inp_image_37_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_d0,
        q0 => inp_image_37_q0);

    inp_image_38_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_38_address0,
        ce0 => inp_image_38_ce0,
        we0 => inp_image_38_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_d0,
        q0 => inp_image_38_q0);

    inp_image_39_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_39_address0,
        ce0 => inp_image_39_ce0,
        we0 => inp_image_39_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_d0,
        q0 => inp_image_39_q0);

    inp_image_40_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_40_address0,
        ce0 => inp_image_40_ce0,
        we0 => inp_image_40_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_d0,
        q0 => inp_image_40_q0);

    inp_image_41_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_41_address0,
        ce0 => inp_image_41_ce0,
        we0 => inp_image_41_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_d0,
        q0 => inp_image_41_q0);

    inp_image_42_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_42_address0,
        ce0 => inp_image_42_ce0,
        we0 => inp_image_42_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_d0,
        q0 => inp_image_42_q0);

    inp_image_43_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_43_address0,
        ce0 => inp_image_43_ce0,
        we0 => inp_image_43_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_d0,
        q0 => inp_image_43_q0);

    inp_image_44_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_44_address0,
        ce0 => inp_image_44_ce0,
        we0 => inp_image_44_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_d0,
        q0 => inp_image_44_q0);

    inp_image_45_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_45_address0,
        ce0 => inp_image_45_ce0,
        we0 => inp_image_45_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_d0,
        q0 => inp_image_45_q0);

    inp_image_46_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_46_address0,
        ce0 => inp_image_46_ce0,
        we0 => inp_image_46_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_d0,
        q0 => inp_image_46_q0);

    inp_image_47_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_47_address0,
        ce0 => inp_image_47_ce0,
        we0 => inp_image_47_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_d0,
        q0 => inp_image_47_q0);

    inp_image_48_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_48_address0,
        ce0 => inp_image_48_ce0,
        we0 => inp_image_48_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_d0,
        q0 => inp_image_48_q0);

    inp_image_49_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_49_address0,
        ce0 => inp_image_49_ce0,
        we0 => inp_image_49_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_d0,
        q0 => inp_image_49_q0);

    inp_image_50_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_50_address0,
        ce0 => inp_image_50_ce0,
        we0 => inp_image_50_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_d0,
        q0 => inp_image_50_q0);

    inp_image_51_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_51_address0,
        ce0 => inp_image_51_ce0,
        we0 => inp_image_51_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_d0,
        q0 => inp_image_51_q0);

    inp_image_52_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_52_address0,
        ce0 => inp_image_52_ce0,
        we0 => inp_image_52_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_d0,
        q0 => inp_image_52_q0);

    inp_image_53_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_53_address0,
        ce0 => inp_image_53_ce0,
        we0 => inp_image_53_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_d0,
        q0 => inp_image_53_q0);

    inp_image_54_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_54_address0,
        ce0 => inp_image_54_ce0,
        we0 => inp_image_54_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_d0,
        q0 => inp_image_54_q0);

    inp_image_55_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_55_address0,
        ce0 => inp_image_55_ce0,
        we0 => inp_image_55_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_d0,
        q0 => inp_image_55_q0);

    inp_image_56_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_56_address0,
        ce0 => inp_image_56_ce0,
        we0 => inp_image_56_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_d0,
        q0 => inp_image_56_q0);

    inp_image_57_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_57_address0,
        ce0 => inp_image_57_ce0,
        we0 => inp_image_57_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_d0,
        q0 => inp_image_57_q0);

    inp_image_58_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_58_address0,
        ce0 => inp_image_58_ce0,
        we0 => inp_image_58_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_d0,
        q0 => inp_image_58_q0);

    inp_image_59_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_59_address0,
        ce0 => inp_image_59_ce0,
        we0 => inp_image_59_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_d0,
        q0 => inp_image_59_q0);

    inp_image_60_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_60_address0,
        ce0 => inp_image_60_ce0,
        we0 => inp_image_60_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_d0,
        q0 => inp_image_60_q0);

    inp_image_61_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_61_address0,
        ce0 => inp_image_61_ce0,
        we0 => inp_image_61_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_d0,
        q0 => inp_image_61_q0);

    inp_image_62_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_62_address0,
        ce0 => inp_image_62_ce0,
        we0 => inp_image_62_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_d0,
        q0 => inp_image_62_q0);

    inp_image_63_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_63_address0,
        ce0 => inp_image_63_ce0,
        we0 => inp_image_63_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_d0,
        q0 => inp_image_63_q0);

    inp_image_64_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_64_address0,
        ce0 => inp_image_64_ce0,
        we0 => inp_image_64_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_d0,
        q0 => inp_image_64_q0);

    inp_image_65_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_65_address0,
        ce0 => inp_image_65_ce0,
        we0 => inp_image_65_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_d0,
        q0 => inp_image_65_q0);

    inp_image_66_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_66_address0,
        ce0 => inp_image_66_ce0,
        we0 => inp_image_66_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_d0,
        q0 => inp_image_66_q0);

    inp_image_67_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_67_address0,
        ce0 => inp_image_67_ce0,
        we0 => inp_image_67_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_d0,
        q0 => inp_image_67_q0);

    inp_image_68_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_68_address0,
        ce0 => inp_image_68_ce0,
        we0 => inp_image_68_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_d0,
        q0 => inp_image_68_q0);

    inp_image_69_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_69_address0,
        ce0 => inp_image_69_ce0,
        we0 => inp_image_69_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_d0,
        q0 => inp_image_69_q0);

    inp_image_70_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_70_address0,
        ce0 => inp_image_70_ce0,
        we0 => inp_image_70_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_d0,
        q0 => inp_image_70_q0);

    inp_image_71_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_71_address0,
        ce0 => inp_image_71_ce0,
        we0 => inp_image_71_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_d0,
        q0 => inp_image_71_q0);

    inp_image_72_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_72_address0,
        ce0 => inp_image_72_ce0,
        we0 => inp_image_72_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_d0,
        q0 => inp_image_72_q0);

    inp_image_73_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_73_address0,
        ce0 => inp_image_73_ce0,
        we0 => inp_image_73_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_d0,
        q0 => inp_image_73_q0);

    inp_image_74_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_74_address0,
        ce0 => inp_image_74_ce0,
        we0 => inp_image_74_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_d0,
        q0 => inp_image_74_q0);

    inp_image_75_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_75_address0,
        ce0 => inp_image_75_ce0,
        we0 => inp_image_75_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_d0,
        q0 => inp_image_75_q0);

    inp_image_76_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_76_address0,
        ce0 => inp_image_76_ce0,
        we0 => inp_image_76_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_d0,
        q0 => inp_image_76_q0);

    inp_image_77_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_77_address0,
        ce0 => inp_image_77_ce0,
        we0 => inp_image_77_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_d0,
        q0 => inp_image_77_q0);

    inp_image_78_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_78_address0,
        ce0 => inp_image_78_ce0,
        we0 => inp_image_78_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_d0,
        q0 => inp_image_78_q0);

    inp_image_79_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_79_address0,
        ce0 => inp_image_79_ce0,
        we0 => inp_image_79_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_d0,
        q0 => inp_image_79_q0);

    inp_image_80_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_80_address0,
        ce0 => inp_image_80_ce0,
        we0 => inp_image_80_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_d0,
        q0 => inp_image_80_q0);

    inp_image_81_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_81_address0,
        ce0 => inp_image_81_ce0,
        we0 => inp_image_81_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_d0,
        q0 => inp_image_81_q0);

    inp_image_82_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_82_address0,
        ce0 => inp_image_82_ce0,
        we0 => inp_image_82_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_d0,
        q0 => inp_image_82_q0);

    inp_image_83_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_83_address0,
        ce0 => inp_image_83_ce0,
        we0 => inp_image_83_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_d0,
        q0 => inp_image_83_q0);

    inp_image_84_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_84_address0,
        ce0 => inp_image_84_ce0,
        we0 => inp_image_84_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_d0,
        q0 => inp_image_84_q0);

    inp_image_85_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_85_address0,
        ce0 => inp_image_85_ce0,
        we0 => inp_image_85_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_d0,
        q0 => inp_image_85_q0);

    inp_image_86_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_86_address0,
        ce0 => inp_image_86_ce0,
        we0 => inp_image_86_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_d0,
        q0 => inp_image_86_q0);

    inp_image_87_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_87_address0,
        ce0 => inp_image_87_ce0,
        we0 => inp_image_87_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_d0,
        q0 => inp_image_87_q0);

    inp_image_88_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_88_address0,
        ce0 => inp_image_88_ce0,
        we0 => inp_image_88_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_d0,
        q0 => inp_image_88_q0);

    inp_image_89_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_89_address0,
        ce0 => inp_image_89_ce0,
        we0 => inp_image_89_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_d0,
        q0 => inp_image_89_q0);

    inp_image_90_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_90_address0,
        ce0 => inp_image_90_ce0,
        we0 => inp_image_90_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_d0,
        q0 => inp_image_90_q0);

    inp_image_91_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_91_address0,
        ce0 => inp_image_91_ce0,
        we0 => inp_image_91_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_d0,
        q0 => inp_image_91_q0);

    inp_image_92_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_92_address0,
        ce0 => inp_image_92_ce0,
        we0 => inp_image_92_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_d0,
        q0 => inp_image_92_q0);

    inp_image_93_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_93_address0,
        ce0 => inp_image_93_ce0,
        we0 => inp_image_93_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_d0,
        q0 => inp_image_93_q0);

    inp_image_94_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_94_address0,
        ce0 => inp_image_94_ce0,
        we0 => inp_image_94_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_d0,
        q0 => inp_image_94_q0);

    inp_image_95_U : component NN_norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_image_95_address0,
        ce0 => inp_image_95_ce0,
        we0 => inp_image_95_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_d0,
        q0 => inp_image_95_q0);

    grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416 : component NN_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_start,
        ap_done => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_done,
        ap_idle => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_idle,
        ap_ready => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_ready,
        inp_image_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_address0,
        inp_image_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_ce0,
        inp_image_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_we0,
        inp_image_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_d0,
        inp_image_1_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_address0,
        inp_image_1_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_ce0,
        inp_image_1_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_we0,
        inp_image_1_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_d0,
        inp_image_2_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_address0,
        inp_image_2_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_ce0,
        inp_image_2_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_we0,
        inp_image_2_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_d0,
        inp_image_3_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_address0,
        inp_image_3_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_ce0,
        inp_image_3_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_we0,
        inp_image_3_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_d0,
        inp_image_4_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_address0,
        inp_image_4_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_ce0,
        inp_image_4_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_we0,
        inp_image_4_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_d0,
        inp_image_5_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_address0,
        inp_image_5_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_ce0,
        inp_image_5_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_we0,
        inp_image_5_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_d0,
        inp_image_6_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_address0,
        inp_image_6_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_ce0,
        inp_image_6_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_we0,
        inp_image_6_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_d0,
        inp_image_7_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_address0,
        inp_image_7_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_ce0,
        inp_image_7_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_we0,
        inp_image_7_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_d0,
        inp_image_8_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_address0,
        inp_image_8_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_ce0,
        inp_image_8_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_we0,
        inp_image_8_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_d0,
        inp_image_9_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_address0,
        inp_image_9_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_ce0,
        inp_image_9_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_we0,
        inp_image_9_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_d0,
        inp_image_10_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_address0,
        inp_image_10_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_ce0,
        inp_image_10_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_we0,
        inp_image_10_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_d0,
        inp_image_11_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_address0,
        inp_image_11_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_ce0,
        inp_image_11_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_we0,
        inp_image_11_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_d0,
        inp_image_12_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_address0,
        inp_image_12_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_ce0,
        inp_image_12_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_we0,
        inp_image_12_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_d0,
        inp_image_13_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_address0,
        inp_image_13_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_ce0,
        inp_image_13_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_we0,
        inp_image_13_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_d0,
        inp_image_14_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_address0,
        inp_image_14_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_ce0,
        inp_image_14_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_we0,
        inp_image_14_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_d0,
        inp_image_15_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_address0,
        inp_image_15_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_ce0,
        inp_image_15_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_we0,
        inp_image_15_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_d0,
        inp_image_16_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_address0,
        inp_image_16_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_ce0,
        inp_image_16_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_we0,
        inp_image_16_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_d0,
        inp_image_17_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_address0,
        inp_image_17_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_ce0,
        inp_image_17_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_we0,
        inp_image_17_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_d0,
        inp_image_18_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_address0,
        inp_image_18_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_ce0,
        inp_image_18_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_we0,
        inp_image_18_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_d0,
        inp_image_19_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_address0,
        inp_image_19_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_ce0,
        inp_image_19_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_we0,
        inp_image_19_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_d0,
        inp_image_20_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_address0,
        inp_image_20_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_ce0,
        inp_image_20_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_we0,
        inp_image_20_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_d0,
        inp_image_21_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_address0,
        inp_image_21_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_ce0,
        inp_image_21_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_we0,
        inp_image_21_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_d0,
        inp_image_22_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_address0,
        inp_image_22_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_ce0,
        inp_image_22_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_we0,
        inp_image_22_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_d0,
        inp_image_23_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_address0,
        inp_image_23_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_ce0,
        inp_image_23_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_we0,
        inp_image_23_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_d0,
        inp_image_24_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_address0,
        inp_image_24_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_ce0,
        inp_image_24_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_we0,
        inp_image_24_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_d0,
        inp_image_25_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_address0,
        inp_image_25_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_ce0,
        inp_image_25_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_we0,
        inp_image_25_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_d0,
        inp_image_26_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_address0,
        inp_image_26_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_ce0,
        inp_image_26_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_we0,
        inp_image_26_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_d0,
        inp_image_27_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_address0,
        inp_image_27_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_ce0,
        inp_image_27_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_we0,
        inp_image_27_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_d0,
        inp_image_28_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_address0,
        inp_image_28_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_ce0,
        inp_image_28_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_we0,
        inp_image_28_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_d0,
        inp_image_29_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_address0,
        inp_image_29_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_ce0,
        inp_image_29_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_we0,
        inp_image_29_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_d0,
        inp_image_30_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_address0,
        inp_image_30_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_ce0,
        inp_image_30_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_we0,
        inp_image_30_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_d0,
        inp_image_31_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_address0,
        inp_image_31_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_ce0,
        inp_image_31_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_we0,
        inp_image_31_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_d0,
        inp_image_32_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_address0,
        inp_image_32_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_ce0,
        inp_image_32_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_we0,
        inp_image_32_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_d0,
        inp_image_33_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_address0,
        inp_image_33_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_ce0,
        inp_image_33_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_we0,
        inp_image_33_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_d0,
        inp_image_34_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_address0,
        inp_image_34_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_ce0,
        inp_image_34_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_we0,
        inp_image_34_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_d0,
        inp_image_35_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_address0,
        inp_image_35_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_ce0,
        inp_image_35_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_we0,
        inp_image_35_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_d0,
        inp_image_36_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_address0,
        inp_image_36_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_ce0,
        inp_image_36_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_we0,
        inp_image_36_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_d0,
        inp_image_37_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_address0,
        inp_image_37_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_ce0,
        inp_image_37_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_we0,
        inp_image_37_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_d0,
        inp_image_38_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_address0,
        inp_image_38_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_ce0,
        inp_image_38_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_we0,
        inp_image_38_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_d0,
        inp_image_39_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_address0,
        inp_image_39_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_ce0,
        inp_image_39_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_we0,
        inp_image_39_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_d0,
        inp_image_40_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_address0,
        inp_image_40_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_ce0,
        inp_image_40_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_we0,
        inp_image_40_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_d0,
        inp_image_41_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_address0,
        inp_image_41_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_ce0,
        inp_image_41_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_we0,
        inp_image_41_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_d0,
        inp_image_42_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_address0,
        inp_image_42_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_ce0,
        inp_image_42_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_we0,
        inp_image_42_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_d0,
        inp_image_43_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_address0,
        inp_image_43_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_ce0,
        inp_image_43_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_we0,
        inp_image_43_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_d0,
        inp_image_44_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_address0,
        inp_image_44_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_ce0,
        inp_image_44_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_we0,
        inp_image_44_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_d0,
        inp_image_45_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_address0,
        inp_image_45_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_ce0,
        inp_image_45_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_we0,
        inp_image_45_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_d0,
        inp_image_46_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_address0,
        inp_image_46_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_ce0,
        inp_image_46_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_we0,
        inp_image_46_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_d0,
        inp_image_47_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_address0,
        inp_image_47_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_ce0,
        inp_image_47_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_we0,
        inp_image_47_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_d0,
        inp_image_48_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_address0,
        inp_image_48_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_ce0,
        inp_image_48_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_we0,
        inp_image_48_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_d0,
        inp_image_49_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_address0,
        inp_image_49_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_ce0,
        inp_image_49_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_we0,
        inp_image_49_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_d0,
        inp_image_50_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_address0,
        inp_image_50_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_ce0,
        inp_image_50_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_we0,
        inp_image_50_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_d0,
        inp_image_51_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_address0,
        inp_image_51_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_ce0,
        inp_image_51_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_we0,
        inp_image_51_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_d0,
        inp_image_52_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_address0,
        inp_image_52_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_ce0,
        inp_image_52_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_we0,
        inp_image_52_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_d0,
        inp_image_53_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_address0,
        inp_image_53_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_ce0,
        inp_image_53_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_we0,
        inp_image_53_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_d0,
        inp_image_54_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_address0,
        inp_image_54_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_ce0,
        inp_image_54_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_we0,
        inp_image_54_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_d0,
        inp_image_55_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_address0,
        inp_image_55_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_ce0,
        inp_image_55_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_we0,
        inp_image_55_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_d0,
        inp_image_56_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_address0,
        inp_image_56_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_ce0,
        inp_image_56_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_we0,
        inp_image_56_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_d0,
        inp_image_57_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_address0,
        inp_image_57_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_ce0,
        inp_image_57_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_we0,
        inp_image_57_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_d0,
        inp_image_58_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_address0,
        inp_image_58_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_ce0,
        inp_image_58_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_we0,
        inp_image_58_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_d0,
        inp_image_59_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_address0,
        inp_image_59_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_ce0,
        inp_image_59_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_we0,
        inp_image_59_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_d0,
        inp_image_60_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_address0,
        inp_image_60_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_ce0,
        inp_image_60_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_we0,
        inp_image_60_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_d0,
        inp_image_61_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_address0,
        inp_image_61_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_ce0,
        inp_image_61_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_we0,
        inp_image_61_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_d0,
        inp_image_62_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_address0,
        inp_image_62_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_ce0,
        inp_image_62_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_we0,
        inp_image_62_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_d0,
        inp_image_63_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_address0,
        inp_image_63_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_ce0,
        inp_image_63_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_we0,
        inp_image_63_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_d0,
        inp_image_64_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_address0,
        inp_image_64_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_ce0,
        inp_image_64_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_we0,
        inp_image_64_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_d0,
        inp_image_65_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_address0,
        inp_image_65_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_ce0,
        inp_image_65_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_we0,
        inp_image_65_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_d0,
        inp_image_66_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_address0,
        inp_image_66_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_ce0,
        inp_image_66_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_we0,
        inp_image_66_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_d0,
        inp_image_67_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_address0,
        inp_image_67_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_ce0,
        inp_image_67_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_we0,
        inp_image_67_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_d0,
        inp_image_68_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_address0,
        inp_image_68_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_ce0,
        inp_image_68_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_we0,
        inp_image_68_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_d0,
        inp_image_69_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_address0,
        inp_image_69_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_ce0,
        inp_image_69_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_we0,
        inp_image_69_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_d0,
        inp_image_70_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_address0,
        inp_image_70_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_ce0,
        inp_image_70_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_we0,
        inp_image_70_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_d0,
        inp_image_71_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_address0,
        inp_image_71_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_ce0,
        inp_image_71_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_we0,
        inp_image_71_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_d0,
        inp_image_72_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_address0,
        inp_image_72_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_ce0,
        inp_image_72_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_we0,
        inp_image_72_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_d0,
        inp_image_73_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_address0,
        inp_image_73_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_ce0,
        inp_image_73_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_we0,
        inp_image_73_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_d0,
        inp_image_74_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_address0,
        inp_image_74_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_ce0,
        inp_image_74_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_we0,
        inp_image_74_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_d0,
        inp_image_75_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_address0,
        inp_image_75_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_ce0,
        inp_image_75_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_we0,
        inp_image_75_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_d0,
        inp_image_76_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_address0,
        inp_image_76_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_ce0,
        inp_image_76_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_we0,
        inp_image_76_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_d0,
        inp_image_77_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_address0,
        inp_image_77_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_ce0,
        inp_image_77_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_we0,
        inp_image_77_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_d0,
        inp_image_78_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_address0,
        inp_image_78_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_ce0,
        inp_image_78_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_we0,
        inp_image_78_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_d0,
        inp_image_79_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_address0,
        inp_image_79_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_ce0,
        inp_image_79_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_we0,
        inp_image_79_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_d0,
        inp_image_80_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_address0,
        inp_image_80_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_ce0,
        inp_image_80_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_we0,
        inp_image_80_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_d0,
        inp_image_81_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_address0,
        inp_image_81_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_ce0,
        inp_image_81_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_we0,
        inp_image_81_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_d0,
        inp_image_82_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_address0,
        inp_image_82_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_ce0,
        inp_image_82_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_we0,
        inp_image_82_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_d0,
        inp_image_83_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_address0,
        inp_image_83_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_ce0,
        inp_image_83_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_we0,
        inp_image_83_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_d0,
        inp_image_84_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_address0,
        inp_image_84_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_ce0,
        inp_image_84_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_we0,
        inp_image_84_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_d0,
        inp_image_85_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_address0,
        inp_image_85_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_ce0,
        inp_image_85_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_we0,
        inp_image_85_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_d0,
        inp_image_86_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_address0,
        inp_image_86_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_ce0,
        inp_image_86_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_we0,
        inp_image_86_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_d0,
        inp_image_87_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_address0,
        inp_image_87_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_ce0,
        inp_image_87_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_we0,
        inp_image_87_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_d0,
        inp_image_88_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_address0,
        inp_image_88_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_ce0,
        inp_image_88_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_we0,
        inp_image_88_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_d0,
        inp_image_89_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_address0,
        inp_image_89_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_ce0,
        inp_image_89_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_we0,
        inp_image_89_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_d0,
        inp_image_90_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_address0,
        inp_image_90_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_ce0,
        inp_image_90_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_we0,
        inp_image_90_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_d0,
        inp_image_91_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_address0,
        inp_image_91_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_ce0,
        inp_image_91_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_we0,
        inp_image_91_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_d0,
        inp_image_92_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_address0,
        inp_image_92_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_ce0,
        inp_image_92_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_we0,
        inp_image_92_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_d0,
        inp_image_93_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_address0,
        inp_image_93_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_ce0,
        inp_image_93_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_we0,
        inp_image_93_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_d0,
        inp_image_94_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_address0,
        inp_image_94_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_ce0,
        inp_image_94_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_we0,
        inp_image_94_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_d0,
        inp_image_95_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_address0,
        inp_image_95_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_ce0,
        inp_image_95_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_we0,
        inp_image_95_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_d0,
        inp_img_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_img_address0,
        inp_img_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_img_ce0,
        inp_img_q0 => inp_img_q0);

    grp_norm1_Pipeline_L2_L3_fu_614 : component NN_norm1_Pipeline_L2_L3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_norm1_Pipeline_L2_L3_fu_614_ap_start,
        ap_done => grp_norm1_Pipeline_L2_L3_fu_614_ap_done,
        ap_idle => grp_norm1_Pipeline_L2_L3_fu_614_ap_idle,
        ap_ready => grp_norm1_Pipeline_L2_L3_fu_614_ap_ready,
        inp_image_address0 => grp_norm1_Pipeline_L2_L3_fu_614_inp_image_address0,
        inp_image_ce0 => grp_norm1_Pipeline_L2_L3_fu_614_inp_image_ce0,
        inp_image_q0 => inp_image_q0,
        inp_image_1_address0 => grp_norm1_Pipeline_L2_L3_fu_614_inp_image_1_address0,
        inp_image_1_ce0 => grp_norm1_Pipeline_L2_L3_fu_614_inp_image_1_ce0,
        inp_image_1_q0 => inp_image_1_q0,
        inp_image_2_address0 => grp_norm1_Pipeline_L2_L3_fu_614_inp_image_2_address0,
        inp_image_2_ce0 => grp_norm1_Pipeline_L2_L3_fu_614_inp_image_2_ce0,
        inp_image_2_q0 => inp_image_2_q0,
        out_img_address0 => grp_norm1_Pipeline_L2_L3_fu_614_out_img_address0,
        out_img_ce0 => grp_norm1_Pipeline_L2_L3_fu_614_out_img_ce0,
        out_img_we0 => grp_norm1_Pipeline_L2_L3_fu_614_out_img_we0,
        out_img_d0 => grp_norm1_Pipeline_L2_L3_fu_614_out_img_d0,
        grp_fu_824_p_din0 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_din0,
        grp_fu_824_p_din1 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_din1,
        grp_fu_824_p_opcode => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_opcode,
        grp_fu_824_p_dout0 => grp_fu_1003_p_dout0,
        grp_fu_824_p_ce => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_ce,
        grp_fu_828_p_din0 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_din0,
        grp_fu_828_p_din1 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_din1,
        grp_fu_828_p_opcode => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_opcode,
        grp_fu_828_p_dout0 => grp_fu_1007_p_dout0,
        grp_fu_828_p_ce => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_ce,
        grp_fu_832_p_din0 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_din0,
        grp_fu_832_p_din1 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_din1,
        grp_fu_832_p_opcode => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_opcode,
        grp_fu_832_p_dout0 => grp_fu_1011_p_dout0,
        grp_fu_832_p_ce => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_ce,
        grp_fu_836_p_din0 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_din0,
        grp_fu_836_p_din1 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_din1,
        grp_fu_836_p_dout0 => grp_fu_3647_p_dout0,
        grp_fu_836_p_ce => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_ce,
        grp_fu_840_p_din0 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_840_p_din0,
        grp_fu_840_p_dout0 => grp_fu_3651_p_dout0,
        grp_fu_840_p_ce => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_840_p_ce,
        grp_fu_843_p_din0 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_843_p_din0,
        grp_fu_843_p_dout0 => grp_fu_3654_p_dout0,
        grp_fu_843_p_ce => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_843_p_ce,
        grp_fu_846_p_din0 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_din0,
        grp_fu_846_p_din1 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_din1,
        grp_fu_846_p_opcode => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_opcode,
        grp_fu_846_p_dout0 => grp_fu_3657_p_dout0,
        grp_fu_846_p_ce => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_ce,
        grp_fu_850_p_din0 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_din0,
        grp_fu_850_p_din1 => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_din1,
        grp_fu_850_p_dout0 => grp_fu_3661_p_dout0,
        grp_fu_850_p_ce => grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_ce,
        grp_pow_generic_float_s_fu_854_p_din1 => grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_854_p_din1,
        grp_pow_generic_float_s_fu_854_p_din2 => grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_854_p_din2,
        grp_pow_generic_float_s_fu_854_p_dout0 => grp_pow_generic_float_s_fu_3665_p_dout0,
        grp_pow_generic_float_s_fu_866_p_din1 => grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_866_p_din1,
        grp_pow_generic_float_s_fu_866_p_din2 => grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_866_p_din2,
        grp_pow_generic_float_s_fu_866_p_dout0 => grp_pow_generic_float_s_fu_3677_p_dout0,
        grp_pow_generic_float_s_fu_878_p_din1 => grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_878_p_din1,
        grp_pow_generic_float_s_fu_878_p_din2 => grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_878_p_din2,
        grp_pow_generic_float_s_fu_878_p_dout0 => grp_pow_generic_float_s_fu_3689_p_dout0,
        grp_pow_generic_float_s_fu_890_p_din1 => grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_890_p_din1,
        grp_pow_generic_float_s_fu_890_p_din2 => grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_890_p_din2,
        grp_pow_generic_float_s_fu_890_p_dout0 => grp_pow_generic_float_s_fu_3701_p_dout0);

    grp_norm1_Pipeline_L5_L6_fu_637 : component NN_norm1_Pipeline_L5_L6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_norm1_Pipeline_L5_L6_fu_637_ap_start,
        ap_done => grp_norm1_Pipeline_L5_L6_fu_637_ap_done,
        ap_idle => grp_norm1_Pipeline_L5_L6_fu_637_ap_idle,
        ap_ready => grp_norm1_Pipeline_L5_L6_fu_637_ap_ready,
        inp_image_address0 => grp_norm1_Pipeline_L5_L6_fu_637_inp_image_address0,
        inp_image_ce0 => grp_norm1_Pipeline_L5_L6_fu_637_inp_image_ce0,
        inp_image_q0 => inp_image_q0,
        inp_image_1_address0 => grp_norm1_Pipeline_L5_L6_fu_637_inp_image_1_address0,
        inp_image_1_ce0 => grp_norm1_Pipeline_L5_L6_fu_637_inp_image_1_ce0,
        inp_image_1_q0 => inp_image_1_q0,
        inp_image_2_address0 => grp_norm1_Pipeline_L5_L6_fu_637_inp_image_2_address0,
        inp_image_2_ce0 => grp_norm1_Pipeline_L5_L6_fu_637_inp_image_2_ce0,
        inp_image_2_q0 => inp_image_2_q0,
        inp_image_3_address0 => grp_norm1_Pipeline_L5_L6_fu_637_inp_image_3_address0,
        inp_image_3_ce0 => grp_norm1_Pipeline_L5_L6_fu_637_inp_image_3_ce0,
        inp_image_3_q0 => inp_image_3_q0,
        out_img_address0 => grp_norm1_Pipeline_L5_L6_fu_637_out_img_address0,
        out_img_ce0 => grp_norm1_Pipeline_L5_L6_fu_637_out_img_ce0,
        out_img_we0 => grp_norm1_Pipeline_L5_L6_fu_637_out_img_we0,
        out_img_d0 => grp_norm1_Pipeline_L5_L6_fu_637_out_img_d0,
        grp_fu_824_p_din0 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_din0,
        grp_fu_824_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_din1,
        grp_fu_824_p_opcode => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_opcode,
        grp_fu_824_p_dout0 => grp_fu_1003_p_dout0,
        grp_fu_824_p_ce => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_ce,
        grp_fu_828_p_din0 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_din0,
        grp_fu_828_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_din1,
        grp_fu_828_p_opcode => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_opcode,
        grp_fu_828_p_dout0 => grp_fu_1007_p_dout0,
        grp_fu_828_p_ce => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_ce,
        grp_fu_832_p_din0 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_din0,
        grp_fu_832_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_din1,
        grp_fu_832_p_opcode => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_opcode,
        grp_fu_832_p_dout0 => grp_fu_1011_p_dout0,
        grp_fu_832_p_ce => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_ce,
        grp_fu_902_p_din0 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_din0,
        grp_fu_902_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_din1,
        grp_fu_902_p_opcode => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_opcode,
        grp_fu_902_p_dout0 => grp_fu_1015_p_dout0,
        grp_fu_902_p_ce => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_ce,
        grp_fu_836_p_din0 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_din0,
        grp_fu_836_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_din1,
        grp_fu_836_p_dout0 => grp_fu_3647_p_dout0,
        grp_fu_836_p_ce => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_ce,
        grp_fu_840_p_din0 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_840_p_din0,
        grp_fu_840_p_dout0 => grp_fu_3651_p_dout0,
        grp_fu_840_p_ce => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_840_p_ce,
        grp_fu_843_p_din0 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_843_p_din0,
        grp_fu_843_p_dout0 => grp_fu_3654_p_dout0,
        grp_fu_843_p_ce => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_843_p_ce,
        grp_fu_846_p_din0 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_din0,
        grp_fu_846_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_din1,
        grp_fu_846_p_opcode => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_opcode,
        grp_fu_846_p_dout0 => grp_fu_3657_p_dout0,
        grp_fu_846_p_ce => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_ce,
        grp_fu_850_p_din0 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_din0,
        grp_fu_850_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_din1,
        grp_fu_850_p_dout0 => grp_fu_3661_p_dout0,
        grp_fu_850_p_ce => grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_ce,
        grp_pow_generic_float_s_fu_854_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_854_p_din1,
        grp_pow_generic_float_s_fu_854_p_din2 => grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_854_p_din2,
        grp_pow_generic_float_s_fu_854_p_dout0 => grp_pow_generic_float_s_fu_3665_p_dout0,
        grp_pow_generic_float_s_fu_866_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_866_p_din1,
        grp_pow_generic_float_s_fu_866_p_din2 => grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_866_p_din2,
        grp_pow_generic_float_s_fu_866_p_dout0 => grp_pow_generic_float_s_fu_3677_p_dout0,
        grp_pow_generic_float_s_fu_878_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_878_p_din1,
        grp_pow_generic_float_s_fu_878_p_din2 => grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_878_p_din2,
        grp_pow_generic_float_s_fu_878_p_dout0 => grp_pow_generic_float_s_fu_3689_p_dout0,
        grp_pow_generic_float_s_fu_890_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_890_p_din1,
        grp_pow_generic_float_s_fu_890_p_din2 => grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_890_p_din2,
        grp_pow_generic_float_s_fu_890_p_dout0 => grp_pow_generic_float_s_fu_3701_p_dout0,
        grp_pow_generic_float_s_fu_906_p_din1 => grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_906_p_din1,
        grp_pow_generic_float_s_fu_906_p_din2 => grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_906_p_din2,
        grp_pow_generic_float_s_fu_906_p_dout0 => grp_pow_generic_float_s_fu_3713_p_dout0);

    grp_norm1_Pipeline_L8_L9_L10_fu_661 : component NN_norm1_Pipeline_L8_L9_L10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_start,
        ap_done => grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_done,
        ap_idle => grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_idle,
        ap_ready => grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_ready,
        inp_image_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_address0,
        inp_image_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_ce0,
        inp_image_q0 => inp_image_q0,
        inp_image_1_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_1_address0,
        inp_image_1_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_1_ce0,
        inp_image_1_q0 => inp_image_1_q0,
        inp_image_2_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_2_address0,
        inp_image_2_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_2_ce0,
        inp_image_2_q0 => inp_image_2_q0,
        inp_image_3_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_3_address0,
        inp_image_3_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_3_ce0,
        inp_image_3_q0 => inp_image_3_q0,
        inp_image_4_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_4_address0,
        inp_image_4_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_4_ce0,
        inp_image_4_q0 => inp_image_4_q0,
        inp_image_5_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_5_address0,
        inp_image_5_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_5_ce0,
        inp_image_5_q0 => inp_image_5_q0,
        inp_image_6_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_6_address0,
        inp_image_6_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_6_ce0,
        inp_image_6_q0 => inp_image_6_q0,
        inp_image_7_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_7_address0,
        inp_image_7_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_7_ce0,
        inp_image_7_q0 => inp_image_7_q0,
        inp_image_8_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_8_address0,
        inp_image_8_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_8_ce0,
        inp_image_8_q0 => inp_image_8_q0,
        inp_image_9_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_9_address0,
        inp_image_9_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_9_ce0,
        inp_image_9_q0 => inp_image_9_q0,
        inp_image_10_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_10_address0,
        inp_image_10_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_10_ce0,
        inp_image_10_q0 => inp_image_10_q0,
        inp_image_11_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_11_address0,
        inp_image_11_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_11_ce0,
        inp_image_11_q0 => inp_image_11_q0,
        inp_image_12_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_12_address0,
        inp_image_12_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_12_ce0,
        inp_image_12_q0 => inp_image_12_q0,
        inp_image_13_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_13_address0,
        inp_image_13_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_13_ce0,
        inp_image_13_q0 => inp_image_13_q0,
        inp_image_14_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_14_address0,
        inp_image_14_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_14_ce0,
        inp_image_14_q0 => inp_image_14_q0,
        inp_image_15_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_15_address0,
        inp_image_15_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_15_ce0,
        inp_image_15_q0 => inp_image_15_q0,
        inp_image_16_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_16_address0,
        inp_image_16_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_16_ce0,
        inp_image_16_q0 => inp_image_16_q0,
        inp_image_17_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_17_address0,
        inp_image_17_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_17_ce0,
        inp_image_17_q0 => inp_image_17_q0,
        inp_image_18_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_18_address0,
        inp_image_18_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_18_ce0,
        inp_image_18_q0 => inp_image_18_q0,
        inp_image_19_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_19_address0,
        inp_image_19_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_19_ce0,
        inp_image_19_q0 => inp_image_19_q0,
        inp_image_20_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_20_address0,
        inp_image_20_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_20_ce0,
        inp_image_20_q0 => inp_image_20_q0,
        inp_image_21_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_21_address0,
        inp_image_21_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_21_ce0,
        inp_image_21_q0 => inp_image_21_q0,
        inp_image_22_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_22_address0,
        inp_image_22_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_22_ce0,
        inp_image_22_q0 => inp_image_22_q0,
        inp_image_23_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_23_address0,
        inp_image_23_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_23_ce0,
        inp_image_23_q0 => inp_image_23_q0,
        inp_image_24_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_24_address0,
        inp_image_24_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_24_ce0,
        inp_image_24_q0 => inp_image_24_q0,
        inp_image_25_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_25_address0,
        inp_image_25_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_25_ce0,
        inp_image_25_q0 => inp_image_25_q0,
        inp_image_26_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_26_address0,
        inp_image_26_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_26_ce0,
        inp_image_26_q0 => inp_image_26_q0,
        inp_image_27_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_27_address0,
        inp_image_27_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_27_ce0,
        inp_image_27_q0 => inp_image_27_q0,
        inp_image_28_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_28_address0,
        inp_image_28_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_28_ce0,
        inp_image_28_q0 => inp_image_28_q0,
        inp_image_29_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_29_address0,
        inp_image_29_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_29_ce0,
        inp_image_29_q0 => inp_image_29_q0,
        inp_image_30_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_30_address0,
        inp_image_30_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_30_ce0,
        inp_image_30_q0 => inp_image_30_q0,
        inp_image_31_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_31_address0,
        inp_image_31_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_31_ce0,
        inp_image_31_q0 => inp_image_31_q0,
        inp_image_32_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_32_address0,
        inp_image_32_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_32_ce0,
        inp_image_32_q0 => inp_image_32_q0,
        inp_image_33_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_33_address0,
        inp_image_33_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_33_ce0,
        inp_image_33_q0 => inp_image_33_q0,
        inp_image_34_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_34_address0,
        inp_image_34_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_34_ce0,
        inp_image_34_q0 => inp_image_34_q0,
        inp_image_35_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_35_address0,
        inp_image_35_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_35_ce0,
        inp_image_35_q0 => inp_image_35_q0,
        inp_image_36_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_36_address0,
        inp_image_36_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_36_ce0,
        inp_image_36_q0 => inp_image_36_q0,
        inp_image_37_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_37_address0,
        inp_image_37_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_37_ce0,
        inp_image_37_q0 => inp_image_37_q0,
        inp_image_38_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_38_address0,
        inp_image_38_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_38_ce0,
        inp_image_38_q0 => inp_image_38_q0,
        inp_image_39_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_39_address0,
        inp_image_39_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_39_ce0,
        inp_image_39_q0 => inp_image_39_q0,
        inp_image_40_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_40_address0,
        inp_image_40_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_40_ce0,
        inp_image_40_q0 => inp_image_40_q0,
        inp_image_41_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_41_address0,
        inp_image_41_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_41_ce0,
        inp_image_41_q0 => inp_image_41_q0,
        inp_image_42_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_42_address0,
        inp_image_42_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_42_ce0,
        inp_image_42_q0 => inp_image_42_q0,
        inp_image_43_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_43_address0,
        inp_image_43_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_43_ce0,
        inp_image_43_q0 => inp_image_43_q0,
        inp_image_44_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_44_address0,
        inp_image_44_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_44_ce0,
        inp_image_44_q0 => inp_image_44_q0,
        inp_image_45_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_45_address0,
        inp_image_45_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_45_ce0,
        inp_image_45_q0 => inp_image_45_q0,
        inp_image_46_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_46_address0,
        inp_image_46_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_46_ce0,
        inp_image_46_q0 => inp_image_46_q0,
        inp_image_47_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_47_address0,
        inp_image_47_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_47_ce0,
        inp_image_47_q0 => inp_image_47_q0,
        inp_image_48_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_48_address0,
        inp_image_48_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_48_ce0,
        inp_image_48_q0 => inp_image_48_q0,
        inp_image_49_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_49_address0,
        inp_image_49_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_49_ce0,
        inp_image_49_q0 => inp_image_49_q0,
        inp_image_50_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_50_address0,
        inp_image_50_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_50_ce0,
        inp_image_50_q0 => inp_image_50_q0,
        inp_image_51_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_51_address0,
        inp_image_51_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_51_ce0,
        inp_image_51_q0 => inp_image_51_q0,
        inp_image_52_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_52_address0,
        inp_image_52_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_52_ce0,
        inp_image_52_q0 => inp_image_52_q0,
        inp_image_53_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_53_address0,
        inp_image_53_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_53_ce0,
        inp_image_53_q0 => inp_image_53_q0,
        inp_image_54_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_54_address0,
        inp_image_54_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_54_ce0,
        inp_image_54_q0 => inp_image_54_q0,
        inp_image_55_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_55_address0,
        inp_image_55_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_55_ce0,
        inp_image_55_q0 => inp_image_55_q0,
        inp_image_56_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_56_address0,
        inp_image_56_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_56_ce0,
        inp_image_56_q0 => inp_image_56_q0,
        inp_image_57_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_57_address0,
        inp_image_57_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_57_ce0,
        inp_image_57_q0 => inp_image_57_q0,
        inp_image_58_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_58_address0,
        inp_image_58_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_58_ce0,
        inp_image_58_q0 => inp_image_58_q0,
        inp_image_59_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_59_address0,
        inp_image_59_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_59_ce0,
        inp_image_59_q0 => inp_image_59_q0,
        inp_image_60_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_60_address0,
        inp_image_60_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_60_ce0,
        inp_image_60_q0 => inp_image_60_q0,
        inp_image_61_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_61_address0,
        inp_image_61_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_61_ce0,
        inp_image_61_q0 => inp_image_61_q0,
        inp_image_62_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_62_address0,
        inp_image_62_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_62_ce0,
        inp_image_62_q0 => inp_image_62_q0,
        inp_image_63_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_63_address0,
        inp_image_63_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_63_ce0,
        inp_image_63_q0 => inp_image_63_q0,
        inp_image_64_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_64_address0,
        inp_image_64_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_64_ce0,
        inp_image_64_q0 => inp_image_64_q0,
        inp_image_65_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_65_address0,
        inp_image_65_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_65_ce0,
        inp_image_65_q0 => inp_image_65_q0,
        inp_image_66_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_66_address0,
        inp_image_66_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_66_ce0,
        inp_image_66_q0 => inp_image_66_q0,
        inp_image_67_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_67_address0,
        inp_image_67_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_67_ce0,
        inp_image_67_q0 => inp_image_67_q0,
        inp_image_68_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_68_address0,
        inp_image_68_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_68_ce0,
        inp_image_68_q0 => inp_image_68_q0,
        inp_image_69_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_69_address0,
        inp_image_69_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_69_ce0,
        inp_image_69_q0 => inp_image_69_q0,
        inp_image_70_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_70_address0,
        inp_image_70_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_70_ce0,
        inp_image_70_q0 => inp_image_70_q0,
        inp_image_71_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_71_address0,
        inp_image_71_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_71_ce0,
        inp_image_71_q0 => inp_image_71_q0,
        inp_image_72_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_72_address0,
        inp_image_72_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_72_ce0,
        inp_image_72_q0 => inp_image_72_q0,
        inp_image_73_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_73_address0,
        inp_image_73_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_73_ce0,
        inp_image_73_q0 => inp_image_73_q0,
        inp_image_74_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_74_address0,
        inp_image_74_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_74_ce0,
        inp_image_74_q0 => inp_image_74_q0,
        inp_image_75_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_75_address0,
        inp_image_75_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_75_ce0,
        inp_image_75_q0 => inp_image_75_q0,
        inp_image_76_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_76_address0,
        inp_image_76_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_76_ce0,
        inp_image_76_q0 => inp_image_76_q0,
        inp_image_77_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_77_address0,
        inp_image_77_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_77_ce0,
        inp_image_77_q0 => inp_image_77_q0,
        inp_image_78_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_78_address0,
        inp_image_78_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_78_ce0,
        inp_image_78_q0 => inp_image_78_q0,
        inp_image_79_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_79_address0,
        inp_image_79_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_79_ce0,
        inp_image_79_q0 => inp_image_79_q0,
        inp_image_80_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_80_address0,
        inp_image_80_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_80_ce0,
        inp_image_80_q0 => inp_image_80_q0,
        inp_image_81_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_81_address0,
        inp_image_81_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_81_ce0,
        inp_image_81_q0 => inp_image_81_q0,
        inp_image_82_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_82_address0,
        inp_image_82_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_82_ce0,
        inp_image_82_q0 => inp_image_82_q0,
        inp_image_83_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_83_address0,
        inp_image_83_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_83_ce0,
        inp_image_83_q0 => inp_image_83_q0,
        inp_image_84_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_84_address0,
        inp_image_84_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_84_ce0,
        inp_image_84_q0 => inp_image_84_q0,
        inp_image_85_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_85_address0,
        inp_image_85_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_85_ce0,
        inp_image_85_q0 => inp_image_85_q0,
        inp_image_86_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_86_address0,
        inp_image_86_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_86_ce0,
        inp_image_86_q0 => inp_image_86_q0,
        inp_image_87_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_87_address0,
        inp_image_87_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_87_ce0,
        inp_image_87_q0 => inp_image_87_q0,
        inp_image_88_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_88_address0,
        inp_image_88_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_88_ce0,
        inp_image_88_q0 => inp_image_88_q0,
        inp_image_89_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_89_address0,
        inp_image_89_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_89_ce0,
        inp_image_89_q0 => inp_image_89_q0,
        inp_image_90_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_90_address0,
        inp_image_90_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_90_ce0,
        inp_image_90_q0 => inp_image_90_q0,
        inp_image_91_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_91_address0,
        inp_image_91_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_91_ce0,
        inp_image_91_q0 => inp_image_91_q0,
        inp_image_92_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_92_address0,
        inp_image_92_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_92_ce0,
        inp_image_92_q0 => inp_image_92_q0,
        inp_image_93_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_93_address0,
        inp_image_93_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_93_ce0,
        inp_image_93_q0 => inp_image_93_q0,
        inp_image_94_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_94_address0,
        inp_image_94_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_94_ce0,
        inp_image_94_q0 => inp_image_94_q0,
        inp_image_95_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_95_address0,
        inp_image_95_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_95_ce0,
        inp_image_95_q0 => inp_image_95_q0,
        out_img_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_address0,
        out_img_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_ce0,
        out_img_we0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_we0,
        out_img_d0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_d0,
        grp_fu_824_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_din0,
        grp_fu_824_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_din1,
        grp_fu_824_p_opcode => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_opcode,
        grp_fu_824_p_dout0 => grp_fu_1003_p_dout0,
        grp_fu_824_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_ce,
        grp_fu_828_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_din0,
        grp_fu_828_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_din1,
        grp_fu_828_p_opcode => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_opcode,
        grp_fu_828_p_dout0 => grp_fu_1007_p_dout0,
        grp_fu_828_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_ce,
        grp_fu_832_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_din0,
        grp_fu_832_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_din1,
        grp_fu_832_p_opcode => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_opcode,
        grp_fu_832_p_dout0 => grp_fu_1011_p_dout0,
        grp_fu_832_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_ce,
        grp_fu_902_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_din0,
        grp_fu_902_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_din1,
        grp_fu_902_p_opcode => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_opcode,
        grp_fu_902_p_dout0 => grp_fu_1015_p_dout0,
        grp_fu_902_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_ce,
        grp_fu_918_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_din0,
        grp_fu_918_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_din1,
        grp_fu_918_p_opcode => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_opcode,
        grp_fu_918_p_dout0 => grp_fu_1019_p_dout0,
        grp_fu_918_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_ce,
        grp_fu_836_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_din0,
        grp_fu_836_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_din1,
        grp_fu_836_p_dout0 => grp_fu_3647_p_dout0,
        grp_fu_836_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_ce,
        grp_fu_840_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_840_p_din0,
        grp_fu_840_p_dout0 => grp_fu_3651_p_dout0,
        grp_fu_840_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_840_p_ce,
        grp_fu_843_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_843_p_din0,
        grp_fu_843_p_dout0 => grp_fu_3654_p_dout0,
        grp_fu_843_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_843_p_ce,
        grp_fu_846_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_din0,
        grp_fu_846_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_din1,
        grp_fu_846_p_opcode => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_opcode,
        grp_fu_846_p_dout0 => grp_fu_3657_p_dout0,
        grp_fu_846_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_ce,
        grp_fu_850_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_din0,
        grp_fu_850_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_din1,
        grp_fu_850_p_dout0 => grp_fu_3661_p_dout0,
        grp_fu_850_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_ce,
        grp_pow_generic_float_s_fu_854_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_854_p_din1,
        grp_pow_generic_float_s_fu_854_p_din2 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_854_p_din2,
        grp_pow_generic_float_s_fu_854_p_dout0 => grp_pow_generic_float_s_fu_3665_p_dout0,
        grp_pow_generic_float_s_fu_866_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_866_p_din1,
        grp_pow_generic_float_s_fu_866_p_din2 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_866_p_din2,
        grp_pow_generic_float_s_fu_866_p_dout0 => grp_pow_generic_float_s_fu_3677_p_dout0,
        grp_pow_generic_float_s_fu_878_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_878_p_din1,
        grp_pow_generic_float_s_fu_878_p_din2 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_878_p_din2,
        grp_pow_generic_float_s_fu_878_p_dout0 => grp_pow_generic_float_s_fu_3689_p_dout0,
        grp_pow_generic_float_s_fu_890_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_890_p_din1,
        grp_pow_generic_float_s_fu_890_p_din2 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_890_p_din2,
        grp_pow_generic_float_s_fu_890_p_dout0 => grp_pow_generic_float_s_fu_3701_p_dout0,
        grp_pow_generic_float_s_fu_906_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_906_p_din1,
        grp_pow_generic_float_s_fu_906_p_din2 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_906_p_din2,
        grp_pow_generic_float_s_fu_906_p_dout0 => grp_pow_generic_float_s_fu_3713_p_dout0,
        grp_pow_generic_float_s_fu_922_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_922_p_din1,
        grp_pow_generic_float_s_fu_922_p_din2 => grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_922_p_din2,
        grp_pow_generic_float_s_fu_922_p_dout0 => grp_pow_generic_float_s_fu_3725_p_dout0);

    grp_norm1_Pipeline_L12_L13_fu_777 : component NN_norm1_Pipeline_L12_L13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_norm1_Pipeline_L12_L13_fu_777_ap_start,
        ap_done => grp_norm1_Pipeline_L12_L13_fu_777_ap_done,
        ap_idle => grp_norm1_Pipeline_L12_L13_fu_777_ap_idle,
        ap_ready => grp_norm1_Pipeline_L12_L13_fu_777_ap_ready,
        inp_image_92_address0 => grp_norm1_Pipeline_L12_L13_fu_777_inp_image_92_address0,
        inp_image_92_ce0 => grp_norm1_Pipeline_L12_L13_fu_777_inp_image_92_ce0,
        inp_image_92_q0 => inp_image_92_q0,
        inp_image_93_address0 => grp_norm1_Pipeline_L12_L13_fu_777_inp_image_93_address0,
        inp_image_93_ce0 => grp_norm1_Pipeline_L12_L13_fu_777_inp_image_93_ce0,
        inp_image_93_q0 => inp_image_93_q0,
        inp_image_94_address0 => grp_norm1_Pipeline_L12_L13_fu_777_inp_image_94_address0,
        inp_image_94_ce0 => grp_norm1_Pipeline_L12_L13_fu_777_inp_image_94_ce0,
        inp_image_94_q0 => inp_image_94_q0,
        inp_image_95_address0 => grp_norm1_Pipeline_L12_L13_fu_777_inp_image_95_address0,
        inp_image_95_ce0 => grp_norm1_Pipeline_L12_L13_fu_777_inp_image_95_ce0,
        inp_image_95_q0 => inp_image_95_q0,
        out_img_address0 => grp_norm1_Pipeline_L12_L13_fu_777_out_img_address0,
        out_img_ce0 => grp_norm1_Pipeline_L12_L13_fu_777_out_img_ce0,
        out_img_we0 => grp_norm1_Pipeline_L12_L13_fu_777_out_img_we0,
        out_img_d0 => grp_norm1_Pipeline_L12_L13_fu_777_out_img_d0,
        grp_fu_824_p_din0 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_din0,
        grp_fu_824_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_din1,
        grp_fu_824_p_opcode => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_opcode,
        grp_fu_824_p_dout0 => grp_fu_1003_p_dout0,
        grp_fu_824_p_ce => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_ce,
        grp_fu_828_p_din0 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_din0,
        grp_fu_828_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_din1,
        grp_fu_828_p_opcode => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_opcode,
        grp_fu_828_p_dout0 => grp_fu_1007_p_dout0,
        grp_fu_828_p_ce => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_ce,
        grp_fu_832_p_din0 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_din0,
        grp_fu_832_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_din1,
        grp_fu_832_p_opcode => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_opcode,
        grp_fu_832_p_dout0 => grp_fu_1011_p_dout0,
        grp_fu_832_p_ce => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_ce,
        grp_fu_902_p_din0 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_din0,
        grp_fu_902_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_din1,
        grp_fu_902_p_opcode => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_opcode,
        grp_fu_902_p_dout0 => grp_fu_1015_p_dout0,
        grp_fu_902_p_ce => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_ce,
        grp_fu_836_p_din0 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_din0,
        grp_fu_836_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_din1,
        grp_fu_836_p_dout0 => grp_fu_3647_p_dout0,
        grp_fu_836_p_ce => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_ce,
        grp_fu_840_p_din0 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_840_p_din0,
        grp_fu_840_p_dout0 => grp_fu_3651_p_dout0,
        grp_fu_840_p_ce => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_840_p_ce,
        grp_fu_843_p_din0 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_843_p_din0,
        grp_fu_843_p_dout0 => grp_fu_3654_p_dout0,
        grp_fu_843_p_ce => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_843_p_ce,
        grp_fu_846_p_din0 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_din0,
        grp_fu_846_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_din1,
        grp_fu_846_p_opcode => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_opcode,
        grp_fu_846_p_dout0 => grp_fu_3657_p_dout0,
        grp_fu_846_p_ce => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_ce,
        grp_fu_850_p_din0 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_din0,
        grp_fu_850_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_din1,
        grp_fu_850_p_dout0 => grp_fu_3661_p_dout0,
        grp_fu_850_p_ce => grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_ce,
        grp_pow_generic_float_s_fu_854_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_854_p_din1,
        grp_pow_generic_float_s_fu_854_p_din2 => grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_854_p_din2,
        grp_pow_generic_float_s_fu_854_p_dout0 => grp_pow_generic_float_s_fu_3665_p_dout0,
        grp_pow_generic_float_s_fu_866_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_866_p_din1,
        grp_pow_generic_float_s_fu_866_p_din2 => grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_866_p_din2,
        grp_pow_generic_float_s_fu_866_p_dout0 => grp_pow_generic_float_s_fu_3677_p_dout0,
        grp_pow_generic_float_s_fu_878_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_878_p_din1,
        grp_pow_generic_float_s_fu_878_p_din2 => grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_878_p_din2,
        grp_pow_generic_float_s_fu_878_p_dout0 => grp_pow_generic_float_s_fu_3689_p_dout0,
        grp_pow_generic_float_s_fu_890_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_890_p_din1,
        grp_pow_generic_float_s_fu_890_p_din2 => grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_890_p_din2,
        grp_pow_generic_float_s_fu_890_p_dout0 => grp_pow_generic_float_s_fu_3701_p_dout0,
        grp_pow_generic_float_s_fu_906_p_din1 => grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_906_p_din1,
        grp_pow_generic_float_s_fu_906_p_din2 => grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_906_p_din2,
        grp_pow_generic_float_s_fu_906_p_dout0 => grp_pow_generic_float_s_fu_3713_p_dout0);

    grp_norm1_Pipeline_L15_L16_fu_801 : component NN_norm1_Pipeline_L15_L16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_norm1_Pipeline_L15_L16_fu_801_ap_start,
        ap_done => grp_norm1_Pipeline_L15_L16_fu_801_ap_done,
        ap_idle => grp_norm1_Pipeline_L15_L16_fu_801_ap_idle,
        ap_ready => grp_norm1_Pipeline_L15_L16_fu_801_ap_ready,
        inp_image_93_address0 => grp_norm1_Pipeline_L15_L16_fu_801_inp_image_93_address0,
        inp_image_93_ce0 => grp_norm1_Pipeline_L15_L16_fu_801_inp_image_93_ce0,
        inp_image_93_q0 => inp_image_93_q0,
        inp_image_94_address0 => grp_norm1_Pipeline_L15_L16_fu_801_inp_image_94_address0,
        inp_image_94_ce0 => grp_norm1_Pipeline_L15_L16_fu_801_inp_image_94_ce0,
        inp_image_94_q0 => inp_image_94_q0,
        inp_image_95_address0 => grp_norm1_Pipeline_L15_L16_fu_801_inp_image_95_address0,
        inp_image_95_ce0 => grp_norm1_Pipeline_L15_L16_fu_801_inp_image_95_ce0,
        inp_image_95_q0 => inp_image_95_q0,
        out_img_address0 => grp_norm1_Pipeline_L15_L16_fu_801_out_img_address0,
        out_img_ce0 => grp_norm1_Pipeline_L15_L16_fu_801_out_img_ce0,
        out_img_we0 => grp_norm1_Pipeline_L15_L16_fu_801_out_img_we0,
        out_img_d0 => grp_norm1_Pipeline_L15_L16_fu_801_out_img_d0,
        grp_fu_824_p_din0 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_din0,
        grp_fu_824_p_din1 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_din1,
        grp_fu_824_p_opcode => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_opcode,
        grp_fu_824_p_dout0 => grp_fu_1003_p_dout0,
        grp_fu_824_p_ce => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_ce,
        grp_fu_828_p_din0 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_din0,
        grp_fu_828_p_din1 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_din1,
        grp_fu_828_p_opcode => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_opcode,
        grp_fu_828_p_dout0 => grp_fu_1007_p_dout0,
        grp_fu_828_p_ce => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_ce,
        grp_fu_832_p_din0 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_din0,
        grp_fu_832_p_din1 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_din1,
        grp_fu_832_p_opcode => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_opcode,
        grp_fu_832_p_dout0 => grp_fu_1011_p_dout0,
        grp_fu_832_p_ce => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_ce,
        grp_fu_836_p_din0 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_din0,
        grp_fu_836_p_din1 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_din1,
        grp_fu_836_p_dout0 => grp_fu_3647_p_dout0,
        grp_fu_836_p_ce => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_ce,
        grp_fu_840_p_din0 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_840_p_din0,
        grp_fu_840_p_dout0 => grp_fu_3651_p_dout0,
        grp_fu_840_p_ce => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_840_p_ce,
        grp_fu_843_p_din0 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_843_p_din0,
        grp_fu_843_p_dout0 => grp_fu_3654_p_dout0,
        grp_fu_843_p_ce => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_843_p_ce,
        grp_fu_846_p_din0 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_din0,
        grp_fu_846_p_din1 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_din1,
        grp_fu_846_p_opcode => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_opcode,
        grp_fu_846_p_dout0 => grp_fu_3657_p_dout0,
        grp_fu_846_p_ce => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_ce,
        grp_fu_850_p_din0 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_din0,
        grp_fu_850_p_din1 => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_din1,
        grp_fu_850_p_dout0 => grp_fu_3661_p_dout0,
        grp_fu_850_p_ce => grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_ce,
        grp_pow_generic_float_s_fu_854_p_din1 => grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_854_p_din1,
        grp_pow_generic_float_s_fu_854_p_din2 => grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_854_p_din2,
        grp_pow_generic_float_s_fu_854_p_dout0 => grp_pow_generic_float_s_fu_3665_p_dout0,
        grp_pow_generic_float_s_fu_866_p_din1 => grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_866_p_din1,
        grp_pow_generic_float_s_fu_866_p_din2 => grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_866_p_din2,
        grp_pow_generic_float_s_fu_866_p_dout0 => grp_pow_generic_float_s_fu_3677_p_dout0,
        grp_pow_generic_float_s_fu_878_p_din1 => grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_878_p_din1,
        grp_pow_generic_float_s_fu_878_p_din2 => grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_878_p_din2,
        grp_pow_generic_float_s_fu_878_p_dout0 => grp_pow_generic_float_s_fu_3689_p_dout0,
        grp_pow_generic_float_s_fu_890_p_din1 => grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_890_p_din1,
        grp_pow_generic_float_s_fu_890_p_din2 => grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_890_p_din2,
        grp_pow_generic_float_s_fu_890_p_dout0 => grp_pow_generic_float_s_fu_3701_p_dout0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L12_L13_fu_777_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_norm1_Pipeline_L12_L13_fu_777_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_norm1_Pipeline_L12_L13_fu_777_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L12_L13_fu_777_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L12_L13_fu_777_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L15_L16_fu_801_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_norm1_Pipeline_L15_L16_fu_801_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_norm1_Pipeline_L15_L16_fu_801_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L15_L16_fu_801_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L15_L16_fu_801_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L2_L3_fu_614_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_norm1_Pipeline_L2_L3_fu_614_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_norm1_Pipeline_L2_L3_fu_614_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L2_L3_fu_614_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L2_L3_fu_614_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L5_L6_fu_637_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_norm1_Pipeline_L5_L6_fu_637_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_norm1_Pipeline_L5_L6_fu_637_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L5_L6_fu_637_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L5_L6_fu_637_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state7) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_done, grp_norm1_Pipeline_L2_L3_fu_614_ap_done, grp_norm1_Pipeline_L5_L6_fu_637_ap_done, grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_done, grp_norm1_Pipeline_L12_L13_fu_777_ap_done, grp_norm1_Pipeline_L15_L16_fu_801_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_norm1_Pipeline_L2_L3_fu_614_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_norm1_Pipeline_L5_L6_fu_637_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_norm1_Pipeline_L12_L13_fu_777_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_norm1_Pipeline_L15_L16_fu_801_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state7 <= ap_NS_fsm(6);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_norm1_Pipeline_L12_L13_fu_777_ap_done)
    begin
        if ((grp_norm1_Pipeline_L12_L13_fu_777_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_norm1_Pipeline_L15_L16_fu_801_ap_done)
    begin
        if ((grp_norm1_Pipeline_L15_L16_fu_801_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_done)
    begin
        if ((grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_ap_done)
    begin
        if ((grp_norm1_Pipeline_L2_L3_fu_614_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_637_ap_done)
    begin
        if ((grp_norm1_Pipeline_L5_L6_fu_637_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_done)
    begin
        if ((grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_norm1_Pipeline_L15_L16_fu_801_ap_done, ap_CS_fsm_state12)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_norm1_Pipeline_L15_L16_fu_801_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_norm1_Pipeline_L15_L16_fu_801_ap_done, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_norm1_Pipeline_L15_L16_fu_801_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1003_p_ce <= grp_fu_824_ce;
    grp_fu_1003_p_din0 <= grp_fu_824_p0;
    grp_fu_1003_p_din1 <= grp_fu_824_p1;
    grp_fu_1003_p_opcode <= ap_const_lv2_0;
    grp_fu_1007_p_ce <= grp_fu_828_ce;
    grp_fu_1007_p_din0 <= grp_fu_828_p0;
    grp_fu_1007_p_din1 <= grp_fu_828_p1;
    grp_fu_1007_p_opcode <= ap_const_lv2_0;
    grp_fu_1011_p_ce <= grp_fu_832_ce;
    grp_fu_1011_p_din0 <= grp_fu_832_p0;
    grp_fu_1011_p_din1 <= grp_fu_832_p1;
    grp_fu_1011_p_opcode <= ap_const_lv2_0;
    grp_fu_1015_p_ce <= grp_fu_902_ce;
    grp_fu_1015_p_din0 <= grp_fu_902_p0;
    grp_fu_1015_p_din1 <= grp_fu_902_p1;
    grp_fu_1015_p_opcode <= ap_const_lv2_0;
    grp_fu_1019_p_ce <= grp_fu_918_ce;
    grp_fu_1019_p_din0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_din0;
    grp_fu_1019_p_din1 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_din1;
    grp_fu_1019_p_opcode <= ap_const_lv2_0;
    grp_fu_3647_p_ce <= grp_fu_836_ce;
    grp_fu_3647_p_din0 <= grp_fu_836_p0;
    grp_fu_3647_p_din1 <= grp_fu_836_p1;
    grp_fu_3651_p_ce <= grp_fu_840_ce;
    grp_fu_3651_p_din0 <= grp_fu_840_p0;
    grp_fu_3654_p_ce <= grp_fu_843_ce;
    grp_fu_3654_p_din0 <= grp_fu_843_p0;
    grp_fu_3657_p_ce <= grp_fu_846_ce;
    grp_fu_3657_p_din0 <= grp_fu_846_p0;
    grp_fu_3657_p_din1 <= grp_fu_846_p1;
    grp_fu_3657_p_opcode <= ap_const_lv2_0;
    grp_fu_3661_p_ce <= grp_fu_850_ce;
    grp_fu_3661_p_din0 <= grp_fu_850_p0;
    grp_fu_3661_p_din1 <= grp_fu_850_p1;

    grp_fu_824_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_ce, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_ce, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_ce, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_824_ce <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_824_ce <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_824_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_824_ce <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_824_ce <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_ce;
        else 
            grp_fu_824_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_824_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_din0, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_din0, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_din0, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_824_p0 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_824_p0 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_824_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_824_p0 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_824_p0 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_din0;
        else 
            grp_fu_824_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_824_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_din1, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_din1, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_824_p1 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_824_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_824_p1 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_824_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_824_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_824_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_824_p1 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_824_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_824_p1 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_824_p_din1;
        else 
            grp_fu_824_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_828_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_ce, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_ce, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_ce, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_828_ce <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_828_ce <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_828_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_828_ce <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_828_ce <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_ce;
        else 
            grp_fu_828_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_828_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_din0, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_din0, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_din0, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_828_p0 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_828_p0 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_828_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_828_p0 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_828_p0 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_din0;
        else 
            grp_fu_828_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_828_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_din1, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_din1, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_828_p1 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_828_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_828_p1 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_828_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_828_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_828_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_828_p1 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_828_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_828_p1 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_828_p_din1;
        else 
            grp_fu_828_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_832_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_ce, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_ce, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_ce, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_832_ce <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_832_ce <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_832_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_832_ce <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_832_ce <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_ce;
        else 
            grp_fu_832_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_832_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_din0, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_din0, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_din0, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_832_p0 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_832_p0 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_832_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_832_p0 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_832_p0 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_din0;
        else 
            grp_fu_832_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_832_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_din1, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_din1, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_832_p1 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_832_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_832_p1 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_832_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_832_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_832_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_832_p1 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_832_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_832_p1 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_832_p_din1;
        else 
            grp_fu_832_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_836_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_ce, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_ce, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_ce, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_836_ce <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_836_ce <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_836_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_836_ce <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_836_ce <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_ce;
        else 
            grp_fu_836_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_836_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_din0, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_din0, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_din0, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_836_p0 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_836_p0 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_836_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_836_p0 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_836_p0 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_din0;
        else 
            grp_fu_836_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_836_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_din1, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_din1, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_836_p1 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_836_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_836_p1 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_836_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_836_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_836_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_836_p1 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_836_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_836_p1 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_836_p_din1;
        else 
            grp_fu_836_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_840_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_840_p_ce, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_840_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_840_p_ce, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_840_p_ce, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_840_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_840_ce <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_840_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_840_ce <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_840_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_840_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_840_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_840_ce <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_840_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_840_ce <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_840_p_ce;
        else 
            grp_fu_840_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_840_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_840_p_din0, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_840_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_840_p_din0, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_840_p_din0, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_840_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_840_p0 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_840_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_840_p0 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_840_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_840_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_840_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_840_p0 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_840_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_840_p0 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_840_p_din0;
        else 
            grp_fu_840_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_843_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_843_p_ce, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_843_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_843_p_ce, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_843_p_ce, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_843_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_843_ce <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_843_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_843_ce <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_843_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_843_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_843_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_843_ce <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_843_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_843_ce <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_843_p_ce;
        else 
            grp_fu_843_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_843_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_843_p_din0, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_843_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_843_p_din0, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_843_p_din0, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_843_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_843_p0 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_843_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_843_p0 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_843_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_843_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_843_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_843_p0 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_843_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_843_p0 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_843_p_din0;
        else 
            grp_fu_843_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_846_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_ce, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_ce, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_ce, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_846_ce <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_846_ce <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_846_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_846_ce <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_846_ce <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_ce;
        else 
            grp_fu_846_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_846_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_din0, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_din0, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_din0, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_846_p0 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_846_p0 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_846_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_846_p0 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_846_p0 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_din0;
        else 
            grp_fu_846_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_846_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_din1, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_din1, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_846_p1 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_846_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_846_p1 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_846_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_846_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_846_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_846_p1 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_846_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_846_p1 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_846_p_din1;
        else 
            grp_fu_846_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_850_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_ce, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_ce, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_ce, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_850_ce <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_850_ce <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_850_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_850_ce <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_850_ce <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_ce;
        else 
            grp_fu_850_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_850_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_din0, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_din0, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_din0, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_850_p0 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_850_p0 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_850_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_850_p0 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_850_p0 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_din0;
        else 
            grp_fu_850_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_850_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_din1, grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_din1, grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_850_p1 <= grp_norm1_Pipeline_L15_L16_fu_801_grp_fu_850_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_850_p1 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_850_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_850_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_850_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_850_p1 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_850_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_850_p1 <= grp_norm1_Pipeline_L2_L3_fu_614_grp_fu_850_p_din1;
        else 
            grp_fu_850_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_902_ce_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_ce, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_902_ce <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_902_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_902_ce <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_ce;
        else 
            grp_fu_902_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_902_p0_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_din0, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_902_p0 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_902_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_902_p0 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_din0;
        else 
            grp_fu_902_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_902_p1_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_902_p1 <= grp_norm1_Pipeline_L12_L13_fu_777_grp_fu_902_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_902_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_902_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_902_p1 <= grp_norm1_Pipeline_L5_L6_fu_637_grp_fu_902_p_din1;
        else 
            grp_fu_902_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_918_ce_assign_proc : process(grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_ce, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_918_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_fu_918_p_ce;
        else 
            grp_fu_918_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_norm1_Pipeline_L12_L13_fu_777_ap_start <= grp_norm1_Pipeline_L12_L13_fu_777_ap_start_reg;
    grp_norm1_Pipeline_L15_L16_fu_801_ap_start <= grp_norm1_Pipeline_L15_L16_fu_801_ap_start_reg;
    grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_start <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_ap_start_reg;
    grp_norm1_Pipeline_L2_L3_fu_614_ap_start <= grp_norm1_Pipeline_L2_L3_fu_614_ap_start_reg;
    grp_norm1_Pipeline_L5_L6_fu_637_ap_start <= grp_norm1_Pipeline_L5_L6_fu_637_ap_start_reg;
    grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_start <= grp_norm1_Pipeline_L8_L9_L10_fu_661_ap_start_reg;
    grp_pow_generic_float_s_fu_3665_p_din1 <= grp_pow_generic_float_s_fu_854_base_r;
    grp_pow_generic_float_s_fu_3665_p_din2 <= grp_pow_generic_float_s_fu_854_exp;
    grp_pow_generic_float_s_fu_3677_p_din1 <= grp_pow_generic_float_s_fu_866_base_r;
    grp_pow_generic_float_s_fu_3677_p_din2 <= grp_pow_generic_float_s_fu_866_exp;
    grp_pow_generic_float_s_fu_3689_p_din1 <= grp_pow_generic_float_s_fu_878_base_r;
    grp_pow_generic_float_s_fu_3689_p_din2 <= grp_pow_generic_float_s_fu_878_exp;
    grp_pow_generic_float_s_fu_3701_p_din1 <= grp_pow_generic_float_s_fu_890_base_r;
    grp_pow_generic_float_s_fu_3701_p_din2 <= grp_pow_generic_float_s_fu_890_exp;
    grp_pow_generic_float_s_fu_3713_p_din1 <= grp_pow_generic_float_s_fu_906_base_r;
    grp_pow_generic_float_s_fu_3713_p_din2 <= grp_pow_generic_float_s_fu_906_exp;
    grp_pow_generic_float_s_fu_3725_p_din1 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_922_p_din1;
    grp_pow_generic_float_s_fu_3725_p_din2 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_922_p_din2;

    grp_pow_generic_float_s_fu_854_base_r_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_854_p_din1, grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_854_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_854_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_854_p_din1, grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_854_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_pow_generic_float_s_fu_854_base_r <= grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_854_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_pow_generic_float_s_fu_854_base_r <= grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_854_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_pow_generic_float_s_fu_854_base_r <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_854_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_float_s_fu_854_base_r <= grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_854_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_pow_generic_float_s_fu_854_base_r <= grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_854_p_din1;
        else 
            grp_pow_generic_float_s_fu_854_base_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_854_exp_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_854_p_din2, grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_854_p_din2, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_854_p_din2, grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_854_p_din2, grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_854_p_din2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_pow_generic_float_s_fu_854_exp <= grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_854_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_pow_generic_float_s_fu_854_exp <= grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_854_p_din2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_pow_generic_float_s_fu_854_exp <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_854_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_float_s_fu_854_exp <= grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_854_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_pow_generic_float_s_fu_854_exp <= grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_854_p_din2;
        else 
            grp_pow_generic_float_s_fu_854_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_866_base_r_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_866_p_din1, grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_866_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_866_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_866_p_din1, grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_866_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_pow_generic_float_s_fu_866_base_r <= grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_866_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_pow_generic_float_s_fu_866_base_r <= grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_866_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_pow_generic_float_s_fu_866_base_r <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_866_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_float_s_fu_866_base_r <= grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_866_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_pow_generic_float_s_fu_866_base_r <= grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_866_p_din1;
        else 
            grp_pow_generic_float_s_fu_866_base_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_866_exp_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_866_p_din2, grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_866_p_din2, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_866_p_din2, grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_866_p_din2, grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_866_p_din2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_pow_generic_float_s_fu_866_exp <= grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_866_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_pow_generic_float_s_fu_866_exp <= grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_866_p_din2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_pow_generic_float_s_fu_866_exp <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_866_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_float_s_fu_866_exp <= grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_866_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_pow_generic_float_s_fu_866_exp <= grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_866_p_din2;
        else 
            grp_pow_generic_float_s_fu_866_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_878_base_r_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_878_p_din1, grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_878_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_878_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_878_p_din1, grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_878_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_pow_generic_float_s_fu_878_base_r <= grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_878_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_pow_generic_float_s_fu_878_base_r <= grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_878_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_pow_generic_float_s_fu_878_base_r <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_878_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_float_s_fu_878_base_r <= grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_878_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_pow_generic_float_s_fu_878_base_r <= grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_878_p_din1;
        else 
            grp_pow_generic_float_s_fu_878_base_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_878_exp_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_878_p_din2, grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_878_p_din2, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_878_p_din2, grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_878_p_din2, grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_878_p_din2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_pow_generic_float_s_fu_878_exp <= grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_878_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_pow_generic_float_s_fu_878_exp <= grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_878_p_din2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_pow_generic_float_s_fu_878_exp <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_878_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_float_s_fu_878_exp <= grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_878_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_pow_generic_float_s_fu_878_exp <= grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_878_p_din2;
        else 
            grp_pow_generic_float_s_fu_878_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_890_base_r_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_890_p_din1, grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_890_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_890_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_890_p_din1, grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_890_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_pow_generic_float_s_fu_890_base_r <= grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_890_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_pow_generic_float_s_fu_890_base_r <= grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_890_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_pow_generic_float_s_fu_890_base_r <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_890_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_float_s_fu_890_base_r <= grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_890_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_pow_generic_float_s_fu_890_base_r <= grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_890_p_din1;
        else 
            grp_pow_generic_float_s_fu_890_base_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_890_exp_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_890_p_din2, grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_890_p_din2, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_890_p_din2, grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_890_p_din2, grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_890_p_din2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_pow_generic_float_s_fu_890_exp <= grp_norm1_Pipeline_L15_L16_fu_801_grp_pow_generic_float_s_fu_890_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_pow_generic_float_s_fu_890_exp <= grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_890_p_din2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_pow_generic_float_s_fu_890_exp <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_890_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_float_s_fu_890_exp <= grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_890_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_pow_generic_float_s_fu_890_exp <= grp_norm1_Pipeline_L2_L3_fu_614_grp_pow_generic_float_s_fu_890_p_din2;
        else 
            grp_pow_generic_float_s_fu_890_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_906_base_r_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_906_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_906_p_din1, grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_906_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_pow_generic_float_s_fu_906_base_r <= grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_906_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_pow_generic_float_s_fu_906_base_r <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_906_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_float_s_fu_906_base_r <= grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_906_p_din1;
        else 
            grp_pow_generic_float_s_fu_906_base_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_906_exp_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_906_p_din2, grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_906_p_din2, grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_906_p_din2, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_pow_generic_float_s_fu_906_exp <= grp_norm1_Pipeline_L12_L13_fu_777_grp_pow_generic_float_s_fu_906_p_din2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_pow_generic_float_s_fu_906_exp <= grp_norm1_Pipeline_L8_L9_L10_fu_661_grp_pow_generic_float_s_fu_906_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_float_s_fu_906_exp <= grp_norm1_Pipeline_L5_L6_fu_637_grp_pow_generic_float_s_fu_906_p_din2;
        else 
            grp_pow_generic_float_s_fu_906_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inp_image_10_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_10_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_10_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_10_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_address0;
        else 
            inp_image_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_10_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_10_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_10_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_10_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_ce0;
        else 
            inp_image_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_10_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_10_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_10_we0;
        else 
            inp_image_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_11_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_11_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_11_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_11_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_address0;
        else 
            inp_image_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_11_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_11_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_11_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_11_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_ce0;
        else 
            inp_image_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_11_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_11_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_11_we0;
        else 
            inp_image_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_12_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_12_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_12_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_12_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_address0;
        else 
            inp_image_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_12_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_12_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_12_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_12_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_ce0;
        else 
            inp_image_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_12_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_12_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_12_we0;
        else 
            inp_image_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_13_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_13_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_13_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_13_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_address0;
        else 
            inp_image_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_13_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_13_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_13_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_13_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_ce0;
        else 
            inp_image_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_13_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_13_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_13_we0;
        else 
            inp_image_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_14_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_14_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_14_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_14_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_address0;
        else 
            inp_image_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_14_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_14_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_14_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_14_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_ce0;
        else 
            inp_image_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_14_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_14_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_14_we0;
        else 
            inp_image_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_15_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_15_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_15_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_15_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_address0;
        else 
            inp_image_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_15_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_15_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_15_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_15_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_ce0;
        else 
            inp_image_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_15_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_15_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_15_we0;
        else 
            inp_image_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_16_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_16_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_16_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_16_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_address0;
        else 
            inp_image_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_16_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_16_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_16_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_16_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_ce0;
        else 
            inp_image_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_16_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_16_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_16_we0;
        else 
            inp_image_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_17_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_17_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_17_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_17_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_address0;
        else 
            inp_image_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_17_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_17_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_17_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_17_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_ce0;
        else 
            inp_image_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_17_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_17_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_17_we0;
        else 
            inp_image_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_18_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_18_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_18_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_18_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_address0;
        else 
            inp_image_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_18_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_18_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_18_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_18_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_ce0;
        else 
            inp_image_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_18_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_18_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_18_we0;
        else 
            inp_image_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_19_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_19_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_19_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_19_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_address0;
        else 
            inp_image_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_19_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_19_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_19_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_19_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_ce0;
        else 
            inp_image_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_19_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_19_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_19_we0;
        else 
            inp_image_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_1_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_address0, grp_norm1_Pipeline_L2_L3_fu_614_inp_image_1_address0, grp_norm1_Pipeline_L5_L6_fu_637_inp_image_1_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_1_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_image_1_address0 <= grp_norm1_Pipeline_L5_L6_fu_637_inp_image_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            inp_image_1_address0 <= grp_norm1_Pipeline_L2_L3_fu_614_inp_image_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_1_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_address0;
        else 
            inp_image_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_1_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_ce0, grp_norm1_Pipeline_L2_L3_fu_614_inp_image_1_ce0, grp_norm1_Pipeline_L5_L6_fu_637_inp_image_1_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_1_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_image_1_ce0 <= grp_norm1_Pipeline_L5_L6_fu_637_inp_image_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            inp_image_1_ce0 <= grp_norm1_Pipeline_L2_L3_fu_614_inp_image_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_1_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_ce0;
        else 
            inp_image_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_1_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_1_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_1_we0;
        else 
            inp_image_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_20_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_20_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_20_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_20_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_address0;
        else 
            inp_image_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_20_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_20_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_20_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_20_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_ce0;
        else 
            inp_image_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_20_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_20_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_20_we0;
        else 
            inp_image_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_21_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_21_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_21_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_21_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_address0;
        else 
            inp_image_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_21_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_21_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_21_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_21_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_ce0;
        else 
            inp_image_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_21_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_21_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_21_we0;
        else 
            inp_image_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_22_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_22_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_22_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_22_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_address0;
        else 
            inp_image_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_22_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_22_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_22_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_22_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_ce0;
        else 
            inp_image_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_22_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_22_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_22_we0;
        else 
            inp_image_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_23_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_23_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_23_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_23_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_address0;
        else 
            inp_image_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_23_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_23_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_23_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_23_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_ce0;
        else 
            inp_image_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_23_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_23_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_23_we0;
        else 
            inp_image_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_24_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_24_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_24_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_24_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_address0;
        else 
            inp_image_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_24_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_24_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_24_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_24_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_ce0;
        else 
            inp_image_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_24_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_24_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_24_we0;
        else 
            inp_image_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_25_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_25_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_25_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_25_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_address0;
        else 
            inp_image_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_25_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_25_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_25_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_25_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_ce0;
        else 
            inp_image_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_25_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_25_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_25_we0;
        else 
            inp_image_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_26_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_26_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_26_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_26_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_address0;
        else 
            inp_image_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_26_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_26_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_26_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_26_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_ce0;
        else 
            inp_image_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_26_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_26_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_26_we0;
        else 
            inp_image_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_27_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_27_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_27_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_27_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_address0;
        else 
            inp_image_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_27_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_27_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_27_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_27_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_ce0;
        else 
            inp_image_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_27_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_27_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_27_we0;
        else 
            inp_image_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_28_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_28_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_28_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_28_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_address0;
        else 
            inp_image_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_28_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_28_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_28_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_28_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_ce0;
        else 
            inp_image_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_28_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_28_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_28_we0;
        else 
            inp_image_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_29_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_29_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_29_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_29_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_address0;
        else 
            inp_image_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_29_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_29_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_29_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_29_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_ce0;
        else 
            inp_image_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_29_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_29_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_29_we0;
        else 
            inp_image_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_2_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_address0, grp_norm1_Pipeline_L2_L3_fu_614_inp_image_2_address0, grp_norm1_Pipeline_L5_L6_fu_637_inp_image_2_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_2_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_image_2_address0 <= grp_norm1_Pipeline_L5_L6_fu_637_inp_image_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            inp_image_2_address0 <= grp_norm1_Pipeline_L2_L3_fu_614_inp_image_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_2_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_address0;
        else 
            inp_image_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_2_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_ce0, grp_norm1_Pipeline_L2_L3_fu_614_inp_image_2_ce0, grp_norm1_Pipeline_L5_L6_fu_637_inp_image_2_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_2_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_image_2_ce0 <= grp_norm1_Pipeline_L5_L6_fu_637_inp_image_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            inp_image_2_ce0 <= grp_norm1_Pipeline_L2_L3_fu_614_inp_image_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_2_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_ce0;
        else 
            inp_image_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_2_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_2_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_2_we0;
        else 
            inp_image_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_30_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_30_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_30_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_30_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_address0;
        else 
            inp_image_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_30_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_30_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_30_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_30_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_ce0;
        else 
            inp_image_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_30_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_30_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_30_we0;
        else 
            inp_image_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_31_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_31_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_31_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_31_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_address0;
        else 
            inp_image_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_31_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_31_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_31_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_31_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_ce0;
        else 
            inp_image_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_31_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_31_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_31_we0;
        else 
            inp_image_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_32_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_32_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_32_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_32_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_address0;
        else 
            inp_image_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_32_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_32_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_32_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_32_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_ce0;
        else 
            inp_image_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_32_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_32_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_32_we0;
        else 
            inp_image_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_33_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_33_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_33_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_33_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_address0;
        else 
            inp_image_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_33_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_33_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_33_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_33_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_ce0;
        else 
            inp_image_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_33_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_33_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_33_we0;
        else 
            inp_image_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_34_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_34_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_34_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_34_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_address0;
        else 
            inp_image_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_34_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_34_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_34_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_34_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_ce0;
        else 
            inp_image_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_34_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_34_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_34_we0;
        else 
            inp_image_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_35_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_35_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_35_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_35_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_address0;
        else 
            inp_image_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_35_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_35_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_35_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_35_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_ce0;
        else 
            inp_image_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_35_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_35_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_35_we0;
        else 
            inp_image_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_36_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_36_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_36_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_36_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_address0;
        else 
            inp_image_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_36_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_36_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_36_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_36_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_ce0;
        else 
            inp_image_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_36_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_36_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_36_we0;
        else 
            inp_image_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_37_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_37_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_37_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_37_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_address0;
        else 
            inp_image_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_37_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_37_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_37_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_37_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_ce0;
        else 
            inp_image_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_37_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_37_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_37_we0;
        else 
            inp_image_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_38_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_38_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_38_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_38_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_address0;
        else 
            inp_image_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_38_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_38_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_38_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_38_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_ce0;
        else 
            inp_image_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_38_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_38_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_38_we0;
        else 
            inp_image_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_39_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_39_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_39_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_39_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_address0;
        else 
            inp_image_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_39_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_39_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_39_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_39_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_ce0;
        else 
            inp_image_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_39_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_39_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_39_we0;
        else 
            inp_image_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_3_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_address0, grp_norm1_Pipeline_L5_L6_fu_637_inp_image_3_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_3_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_image_3_address0 <= grp_norm1_Pipeline_L5_L6_fu_637_inp_image_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_3_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_address0;
        else 
            inp_image_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_3_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_ce0, grp_norm1_Pipeline_L5_L6_fu_637_inp_image_3_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_3_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_image_3_ce0 <= grp_norm1_Pipeline_L5_L6_fu_637_inp_image_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_3_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_ce0;
        else 
            inp_image_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_3_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_3_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_3_we0;
        else 
            inp_image_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_40_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_40_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_40_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_40_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_address0;
        else 
            inp_image_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_40_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_40_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_40_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_40_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_ce0;
        else 
            inp_image_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_40_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_40_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_40_we0;
        else 
            inp_image_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_41_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_41_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_41_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_41_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_address0;
        else 
            inp_image_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_41_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_41_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_41_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_41_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_ce0;
        else 
            inp_image_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_41_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_41_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_41_we0;
        else 
            inp_image_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_42_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_42_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_42_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_42_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_address0;
        else 
            inp_image_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_42_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_42_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_42_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_42_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_ce0;
        else 
            inp_image_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_42_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_42_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_42_we0;
        else 
            inp_image_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_43_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_43_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_43_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_43_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_address0;
        else 
            inp_image_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_43_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_43_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_43_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_43_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_ce0;
        else 
            inp_image_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_43_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_43_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_43_we0;
        else 
            inp_image_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_44_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_44_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_44_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_44_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_address0;
        else 
            inp_image_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_44_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_44_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_44_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_44_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_ce0;
        else 
            inp_image_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_44_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_44_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_44_we0;
        else 
            inp_image_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_45_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_45_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_45_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_45_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_address0;
        else 
            inp_image_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_45_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_45_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_45_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_45_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_ce0;
        else 
            inp_image_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_45_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_45_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_45_we0;
        else 
            inp_image_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_46_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_46_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_46_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_46_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_address0;
        else 
            inp_image_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_46_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_46_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_46_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_46_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_ce0;
        else 
            inp_image_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_46_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_46_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_46_we0;
        else 
            inp_image_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_47_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_47_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_47_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_47_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_address0;
        else 
            inp_image_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_47_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_47_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_47_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_47_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_ce0;
        else 
            inp_image_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_47_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_47_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_47_we0;
        else 
            inp_image_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_48_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_48_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_48_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_48_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_address0;
        else 
            inp_image_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_48_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_48_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_48_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_48_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_ce0;
        else 
            inp_image_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_48_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_48_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_48_we0;
        else 
            inp_image_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_49_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_49_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_49_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_49_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_address0;
        else 
            inp_image_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_49_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_49_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_49_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_49_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_ce0;
        else 
            inp_image_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_49_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_49_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_49_we0;
        else 
            inp_image_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_4_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_4_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_4_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_address0;
        else 
            inp_image_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_4_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_4_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_4_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_ce0;
        else 
            inp_image_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_4_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_4_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_4_we0;
        else 
            inp_image_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_50_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_50_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_50_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_50_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_address0;
        else 
            inp_image_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_50_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_50_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_50_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_50_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_ce0;
        else 
            inp_image_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_50_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_50_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_50_we0;
        else 
            inp_image_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_51_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_51_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_51_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_51_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_address0;
        else 
            inp_image_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_51_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_51_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_51_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_51_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_ce0;
        else 
            inp_image_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_51_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_51_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_51_we0;
        else 
            inp_image_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_52_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_52_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_52_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_52_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_address0;
        else 
            inp_image_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_52_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_52_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_52_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_52_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_ce0;
        else 
            inp_image_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_52_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_52_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_52_we0;
        else 
            inp_image_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_53_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_53_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_53_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_53_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_address0;
        else 
            inp_image_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_53_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_53_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_53_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_53_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_ce0;
        else 
            inp_image_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_53_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_53_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_53_we0;
        else 
            inp_image_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_54_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_54_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_54_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_54_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_address0;
        else 
            inp_image_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_54_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_54_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_54_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_54_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_ce0;
        else 
            inp_image_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_54_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_54_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_54_we0;
        else 
            inp_image_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_55_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_55_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_55_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_55_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_address0;
        else 
            inp_image_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_55_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_55_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_55_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_55_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_ce0;
        else 
            inp_image_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_55_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_55_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_55_we0;
        else 
            inp_image_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_56_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_56_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_56_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_56_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_address0;
        else 
            inp_image_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_56_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_56_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_56_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_56_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_ce0;
        else 
            inp_image_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_56_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_56_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_56_we0;
        else 
            inp_image_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_57_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_57_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_57_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_57_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_address0;
        else 
            inp_image_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_57_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_57_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_57_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_57_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_ce0;
        else 
            inp_image_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_57_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_57_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_57_we0;
        else 
            inp_image_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_58_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_58_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_58_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_58_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_address0;
        else 
            inp_image_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_58_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_58_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_58_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_58_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_ce0;
        else 
            inp_image_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_58_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_58_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_58_we0;
        else 
            inp_image_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_59_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_59_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_59_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_59_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_address0;
        else 
            inp_image_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_59_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_59_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_59_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_59_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_ce0;
        else 
            inp_image_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_59_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_59_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_59_we0;
        else 
            inp_image_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_5_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_5_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_5_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_address0;
        else 
            inp_image_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_5_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_5_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_5_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_ce0;
        else 
            inp_image_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_5_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_5_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_5_we0;
        else 
            inp_image_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_60_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_60_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_60_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_60_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_address0;
        else 
            inp_image_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_60_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_60_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_60_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_60_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_ce0;
        else 
            inp_image_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_60_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_60_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_60_we0;
        else 
            inp_image_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_61_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_61_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_61_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_61_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_address0;
        else 
            inp_image_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_61_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_61_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_61_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_61_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_ce0;
        else 
            inp_image_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_61_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_61_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_61_we0;
        else 
            inp_image_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_62_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_62_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_62_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_62_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_address0;
        else 
            inp_image_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_62_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_62_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_62_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_62_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_ce0;
        else 
            inp_image_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_62_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_62_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_62_we0;
        else 
            inp_image_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_63_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_63_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_63_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_63_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_address0;
        else 
            inp_image_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_63_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_63_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_63_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_63_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_ce0;
        else 
            inp_image_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_63_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_63_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_63_we0;
        else 
            inp_image_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_64_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_64_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_64_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_64_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_address0;
        else 
            inp_image_64_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_64_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_64_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_64_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_64_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_ce0;
        else 
            inp_image_64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_64_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_64_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_64_we0;
        else 
            inp_image_64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_65_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_65_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_65_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_65_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_65_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_address0;
        else 
            inp_image_65_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_65_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_65_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_65_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_65_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_65_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_ce0;
        else 
            inp_image_65_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_65_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_65_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_65_we0;
        else 
            inp_image_65_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_66_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_66_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_66_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_66_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_66_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_address0;
        else 
            inp_image_66_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_66_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_66_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_66_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_66_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_66_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_ce0;
        else 
            inp_image_66_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_66_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_66_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_66_we0;
        else 
            inp_image_66_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_67_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_67_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_67_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_67_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_67_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_address0;
        else 
            inp_image_67_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_67_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_67_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_67_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_67_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_67_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_ce0;
        else 
            inp_image_67_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_67_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_67_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_67_we0;
        else 
            inp_image_67_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_68_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_68_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_68_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_68_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_68_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_address0;
        else 
            inp_image_68_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_68_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_68_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_68_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_68_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_68_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_ce0;
        else 
            inp_image_68_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_68_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_68_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_68_we0;
        else 
            inp_image_68_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_69_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_69_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_69_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_69_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_69_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_address0;
        else 
            inp_image_69_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_69_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_69_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_69_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_69_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_69_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_ce0;
        else 
            inp_image_69_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_69_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_69_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_69_we0;
        else 
            inp_image_69_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_6_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_6_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_6_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_address0;
        else 
            inp_image_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_6_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_6_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_6_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_ce0;
        else 
            inp_image_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_6_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_6_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_6_we0;
        else 
            inp_image_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_70_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_70_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_70_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_70_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_70_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_address0;
        else 
            inp_image_70_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_70_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_70_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_70_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_70_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_70_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_ce0;
        else 
            inp_image_70_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_70_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_70_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_70_we0;
        else 
            inp_image_70_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_71_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_71_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_71_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_71_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_71_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_address0;
        else 
            inp_image_71_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_71_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_71_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_71_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_71_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_71_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_ce0;
        else 
            inp_image_71_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_71_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_71_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_71_we0;
        else 
            inp_image_71_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_72_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_72_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_72_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_72_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_72_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_address0;
        else 
            inp_image_72_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_72_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_72_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_72_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_72_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_72_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_ce0;
        else 
            inp_image_72_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_72_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_72_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_72_we0;
        else 
            inp_image_72_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_73_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_73_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_73_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_73_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_73_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_address0;
        else 
            inp_image_73_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_73_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_73_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_73_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_73_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_73_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_ce0;
        else 
            inp_image_73_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_73_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_73_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_73_we0;
        else 
            inp_image_73_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_74_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_74_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_74_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_74_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_74_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_address0;
        else 
            inp_image_74_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_74_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_74_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_74_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_74_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_74_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_ce0;
        else 
            inp_image_74_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_74_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_74_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_74_we0;
        else 
            inp_image_74_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_75_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_75_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_75_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_75_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_75_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_address0;
        else 
            inp_image_75_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_75_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_75_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_75_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_75_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_75_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_ce0;
        else 
            inp_image_75_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_75_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_75_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_75_we0;
        else 
            inp_image_75_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_76_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_76_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_76_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_76_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_76_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_address0;
        else 
            inp_image_76_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_76_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_76_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_76_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_76_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_76_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_ce0;
        else 
            inp_image_76_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_76_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_76_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_76_we0;
        else 
            inp_image_76_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_77_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_77_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_77_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_77_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_77_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_address0;
        else 
            inp_image_77_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_77_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_77_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_77_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_77_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_77_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_ce0;
        else 
            inp_image_77_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_77_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_77_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_77_we0;
        else 
            inp_image_77_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_78_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_78_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_78_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_78_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_78_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_address0;
        else 
            inp_image_78_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_78_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_78_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_78_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_78_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_78_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_ce0;
        else 
            inp_image_78_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_78_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_78_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_78_we0;
        else 
            inp_image_78_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_79_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_79_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_79_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_79_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_79_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_address0;
        else 
            inp_image_79_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_79_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_79_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_79_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_79_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_79_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_ce0;
        else 
            inp_image_79_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_79_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_79_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_79_we0;
        else 
            inp_image_79_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_7_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_7_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_7_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_address0;
        else 
            inp_image_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_7_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_7_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_7_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_ce0;
        else 
            inp_image_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_7_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_7_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_7_we0;
        else 
            inp_image_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_80_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_80_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_80_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_80_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_80_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_address0;
        else 
            inp_image_80_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_80_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_80_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_80_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_80_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_80_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_ce0;
        else 
            inp_image_80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_80_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_80_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_80_we0;
        else 
            inp_image_80_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_81_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_81_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_81_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_81_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_81_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_address0;
        else 
            inp_image_81_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_81_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_81_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_81_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_81_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_81_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_ce0;
        else 
            inp_image_81_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_81_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_81_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_81_we0;
        else 
            inp_image_81_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_82_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_82_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_82_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_82_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_82_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_address0;
        else 
            inp_image_82_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_82_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_82_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_82_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_82_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_82_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_ce0;
        else 
            inp_image_82_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_82_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_82_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_82_we0;
        else 
            inp_image_82_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_83_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_83_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_83_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_83_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_83_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_address0;
        else 
            inp_image_83_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_83_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_83_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_83_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_83_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_83_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_ce0;
        else 
            inp_image_83_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_83_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_83_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_83_we0;
        else 
            inp_image_83_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_84_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_84_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_84_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_84_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_84_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_address0;
        else 
            inp_image_84_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_84_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_84_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_84_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_84_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_84_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_ce0;
        else 
            inp_image_84_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_84_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_84_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_84_we0;
        else 
            inp_image_84_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_85_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_85_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_85_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_85_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_85_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_address0;
        else 
            inp_image_85_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_85_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_85_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_85_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_85_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_85_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_ce0;
        else 
            inp_image_85_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_85_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_85_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_85_we0;
        else 
            inp_image_85_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_86_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_86_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_86_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_86_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_86_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_address0;
        else 
            inp_image_86_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_86_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_86_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_86_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_86_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_86_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_ce0;
        else 
            inp_image_86_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_86_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_86_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_86_we0;
        else 
            inp_image_86_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_87_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_87_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_87_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_87_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_87_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_address0;
        else 
            inp_image_87_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_87_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_87_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_87_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_87_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_87_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_ce0;
        else 
            inp_image_87_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_87_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_87_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_87_we0;
        else 
            inp_image_87_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_88_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_88_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_88_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_88_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_88_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_address0;
        else 
            inp_image_88_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_88_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_88_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_88_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_88_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_88_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_ce0;
        else 
            inp_image_88_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_88_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_88_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_88_we0;
        else 
            inp_image_88_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_89_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_89_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_89_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_89_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_89_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_address0;
        else 
            inp_image_89_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_89_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_89_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_89_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_89_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_89_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_ce0;
        else 
            inp_image_89_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_89_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_89_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_89_we0;
        else 
            inp_image_89_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_8_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_8_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_8_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_8_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_address0;
        else 
            inp_image_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_8_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_8_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_8_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_8_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_ce0;
        else 
            inp_image_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_8_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_8_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_8_we0;
        else 
            inp_image_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_90_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_90_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_90_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_90_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_90_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_address0;
        else 
            inp_image_90_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_90_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_90_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_90_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_90_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_90_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_ce0;
        else 
            inp_image_90_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_90_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_90_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_90_we0;
        else 
            inp_image_90_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_91_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_91_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_91_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_91_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_91_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_address0;
        else 
            inp_image_91_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_91_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_91_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_91_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_91_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_91_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_ce0;
        else 
            inp_image_91_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_91_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_91_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_91_we0;
        else 
            inp_image_91_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_92_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_92_address0, grp_norm1_Pipeline_L12_L13_fu_777_inp_image_92_address0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            inp_image_92_address0 <= grp_norm1_Pipeline_L12_L13_fu_777_inp_image_92_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_92_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_92_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_92_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_address0;
        else 
            inp_image_92_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_92_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_92_ce0, grp_norm1_Pipeline_L12_L13_fu_777_inp_image_92_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            inp_image_92_ce0 <= grp_norm1_Pipeline_L12_L13_fu_777_inp_image_92_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_92_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_92_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_92_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_ce0;
        else 
            inp_image_92_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_92_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_92_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_92_we0;
        else 
            inp_image_92_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_93_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_93_address0, grp_norm1_Pipeline_L12_L13_fu_777_inp_image_93_address0, grp_norm1_Pipeline_L15_L16_fu_801_inp_image_93_address0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            inp_image_93_address0 <= grp_norm1_Pipeline_L15_L16_fu_801_inp_image_93_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            inp_image_93_address0 <= grp_norm1_Pipeline_L12_L13_fu_777_inp_image_93_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_93_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_93_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_93_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_address0;
        else 
            inp_image_93_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_93_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_93_ce0, grp_norm1_Pipeline_L12_L13_fu_777_inp_image_93_ce0, grp_norm1_Pipeline_L15_L16_fu_801_inp_image_93_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            inp_image_93_ce0 <= grp_norm1_Pipeline_L15_L16_fu_801_inp_image_93_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            inp_image_93_ce0 <= grp_norm1_Pipeline_L12_L13_fu_777_inp_image_93_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_93_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_93_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_93_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_ce0;
        else 
            inp_image_93_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_93_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_93_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_93_we0;
        else 
            inp_image_93_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_94_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_94_address0, grp_norm1_Pipeline_L12_L13_fu_777_inp_image_94_address0, grp_norm1_Pipeline_L15_L16_fu_801_inp_image_94_address0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            inp_image_94_address0 <= grp_norm1_Pipeline_L15_L16_fu_801_inp_image_94_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            inp_image_94_address0 <= grp_norm1_Pipeline_L12_L13_fu_777_inp_image_94_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_94_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_94_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_94_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_address0;
        else 
            inp_image_94_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_94_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_94_ce0, grp_norm1_Pipeline_L12_L13_fu_777_inp_image_94_ce0, grp_norm1_Pipeline_L15_L16_fu_801_inp_image_94_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            inp_image_94_ce0 <= grp_norm1_Pipeline_L15_L16_fu_801_inp_image_94_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            inp_image_94_ce0 <= grp_norm1_Pipeline_L12_L13_fu_777_inp_image_94_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_94_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_94_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_94_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_ce0;
        else 
            inp_image_94_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_94_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_94_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_94_we0;
        else 
            inp_image_94_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_95_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_95_address0, grp_norm1_Pipeline_L12_L13_fu_777_inp_image_95_address0, grp_norm1_Pipeline_L15_L16_fu_801_inp_image_95_address0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            inp_image_95_address0 <= grp_norm1_Pipeline_L15_L16_fu_801_inp_image_95_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            inp_image_95_address0 <= grp_norm1_Pipeline_L12_L13_fu_777_inp_image_95_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_95_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_95_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_95_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_address0;
        else 
            inp_image_95_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_95_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_95_ce0, grp_norm1_Pipeline_L12_L13_fu_777_inp_image_95_ce0, grp_norm1_Pipeline_L15_L16_fu_801_inp_image_95_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            inp_image_95_ce0 <= grp_norm1_Pipeline_L15_L16_fu_801_inp_image_95_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            inp_image_95_ce0 <= grp_norm1_Pipeline_L12_L13_fu_777_inp_image_95_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_95_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_95_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_95_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_ce0;
        else 
            inp_image_95_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_95_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_95_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_95_we0;
        else 
            inp_image_95_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_9_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_9_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_9_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_9_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_address0;
        else 
            inp_image_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_9_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_9_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_9_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_9_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_ce0;
        else 
            inp_image_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_9_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_9_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_9_we0;
        else 
            inp_image_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_address0, grp_norm1_Pipeline_L2_L3_fu_614_inp_image_address0, grp_norm1_Pipeline_L5_L6_fu_637_inp_image_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_image_address0 <= grp_norm1_Pipeline_L5_L6_fu_637_inp_image_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            inp_image_address0 <= grp_norm1_Pipeline_L2_L3_fu_614_inp_image_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_address0;
        else 
            inp_image_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_ce0, grp_norm1_Pipeline_L2_L3_fu_614_inp_image_ce0, grp_norm1_Pipeline_L5_L6_fu_637_inp_image_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            inp_image_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_inp_image_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_image_ce0 <= grp_norm1_Pipeline_L5_L6_fu_637_inp_image_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            inp_image_ce0 <= grp_norm1_Pipeline_L2_L3_fu_614_inp_image_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_ce0;
        else 
            inp_image_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_image_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_image_we0;
        else 
            inp_image_we0 <= ap_const_logic_0;
        end if; 
    end process;

    inp_img_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_img_address0;
    inp_img_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416_inp_img_ce0;

    out_img_address0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_out_img_address0, grp_norm1_Pipeline_L5_L6_fu_637_out_img_address0, grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_address0, grp_norm1_Pipeline_L12_L13_fu_777_out_img_address0, grp_norm1_Pipeline_L15_L16_fu_801_out_img_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            out_img_address0 <= grp_norm1_Pipeline_L15_L16_fu_801_out_img_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            out_img_address0 <= grp_norm1_Pipeline_L12_L13_fu_777_out_img_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            out_img_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_img_address0 <= grp_norm1_Pipeline_L5_L6_fu_637_out_img_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_img_address0 <= grp_norm1_Pipeline_L2_L3_fu_614_out_img_address0;
        else 
            out_img_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_img_ce0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_out_img_ce0, grp_norm1_Pipeline_L5_L6_fu_637_out_img_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_ce0, grp_norm1_Pipeline_L12_L13_fu_777_out_img_ce0, grp_norm1_Pipeline_L15_L16_fu_801_out_img_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            out_img_ce0 <= grp_norm1_Pipeline_L15_L16_fu_801_out_img_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            out_img_ce0 <= grp_norm1_Pipeline_L12_L13_fu_777_out_img_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            out_img_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_img_ce0 <= grp_norm1_Pipeline_L5_L6_fu_637_out_img_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_img_ce0 <= grp_norm1_Pipeline_L2_L3_fu_614_out_img_ce0;
        else 
            out_img_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_img_d0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_out_img_d0, grp_norm1_Pipeline_L5_L6_fu_637_out_img_d0, grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_d0, grp_norm1_Pipeline_L12_L13_fu_777_out_img_d0, grp_norm1_Pipeline_L15_L16_fu_801_out_img_d0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            out_img_d0 <= grp_norm1_Pipeline_L15_L16_fu_801_out_img_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            out_img_d0 <= grp_norm1_Pipeline_L12_L13_fu_777_out_img_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            out_img_d0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_img_d0 <= grp_norm1_Pipeline_L5_L6_fu_637_out_img_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_img_d0 <= grp_norm1_Pipeline_L2_L3_fu_614_out_img_d0;
        else 
            out_img_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_img_we0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_614_out_img_we0, grp_norm1_Pipeline_L5_L6_fu_637_out_img_we0, grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_we0, grp_norm1_Pipeline_L12_L13_fu_777_out_img_we0, grp_norm1_Pipeline_L15_L16_fu_801_out_img_we0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            out_img_we0 <= grp_norm1_Pipeline_L15_L16_fu_801_out_img_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            out_img_we0 <= grp_norm1_Pipeline_L12_L13_fu_777_out_img_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            out_img_we0 <= grp_norm1_Pipeline_L8_L9_L10_fu_661_out_img_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_img_we0 <= grp_norm1_Pipeline_L5_L6_fu_637_out_img_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_img_we0 <= grp_norm1_Pipeline_L2_L3_fu_614_out_img_we0;
        else 
            out_img_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
