Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/tb_uart_isim_beh.exe -prj C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/tb_uart_beh.prj work.tb_uart work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/../lab9_uart_rx/ipcore_dir/fifo_rx.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/../lab8_uart_tx/ipcore_dir/fifo.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/../lab8_uart_tx/baudgen.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/../lab9_uart_rx/uart_rx.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/../lab8_uart_tx/uart_tx.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/uart.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/uart.v" Line 49: Redeclaration of ansi port txout is not allowed
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/tb_uart.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/tb_uart.v" Line 38: Target <tx> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:97 - "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/../lab9_uart_rx/uart_rx.v" Line 28: dout was previously declared with a different range
WARNING:HDLCompiler:189 - "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/uart.v" Line 61: Size mismatch in connection of port <din>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/uart.v" Line 62: Size mismatch in connection of port <dout>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/uart.v" Line 73: Size mismatch in connection of port <dout>. Formal port size is 8-bit while actual signal size is 2-bit.
Completed static elaboration
Compiling module baudgen(PERIOD=8'b011010)
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module fifo_generator_v9_3_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module fifo_rx
Compiling module uart_rx
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module fifo_generator_v9_3_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module fifo
Compiling module uart_tx
Compiling module uart
Compiling module tb_uart
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/newuart/tb_uart_isim_beh.exe
Fuse Memory Usage: 31716 KB
Fuse CPU Usage: 812 ms
