// Seed: 385667402
module module_0;
  id_1 :
  assert property (@(negedge 1'd0) id_1)
  else begin : LABEL_0
    id_1 <= id_1;
  end
  always @(posedge id_1) id_1 = 1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_7 = 1'b0;
  assign id_7 = {1, id_6};
endmodule
