Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/tb_rgb2hsv_isim_beh.exe" -prj "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/tb_rgb2hsv_beh.prj" "work.tb_rgb2hsv" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/ipcore_dir/divider_255.v" into library work
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/ipcore_dir/subtracter.v" into library work
WARNING:HDLCompiler:687 - "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/ipcore_dir/subtracter.v" Line 569: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/ipcore_dir/div_01.v" into library work
WARNING:HDLCompiler:687 - "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/ipcore_dir/div_01.v" Line 11921: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/ipcore_dir/mult_60.v" into library work
WARNING:HDLCompiler:687 - "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/ipcore_dir/mult_60.v" Line 467: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/ipcore_dir/mult_255.v" into library work
WARNING:HDLCompiler:687 - "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/ipcore_dir/mult_255.v" Line 482: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/ipcore_dir/div_360.v" into library work
WARNING:HDLCompiler:687 - "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/ipcore_dir/div_360.v" Line 22769: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/delay.v" into library work
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/sub_RGB.v" into library work
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/min.v" into library work
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/max.v" into library work
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/delayx.v" into library work
WARNING:HDLCompiler:248 - "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/delayx.v" Line 36: Block identifier is required on this block
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/add_to_H.v" into library work
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/rgb2hsv.v" into library work
Analyzing Verilog file "/home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/../neuro_skin/tb_rgb2hsv.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
WARNING:HDLCompiler:687 - "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 108116 KB
Fuse CPU Usage: 2550 ms
Compiling module VCC
Compiling module GND
Compiling module INV
Compiling module LUT2(INIT=4'b1001)
Compiling module LUT3(INIT=8'b01101001)
Compiling module LUT1(INIT=2'b01)
Compiling module FD
Compiling module MUXCY
Compiling module XORCY
Compiling module divider_255
Compiling module max
Compiling module min
Compiling module FDE
Compiling module SRLC16E
Compiling module subtracter
Compiling module delay(N=10)
Compiling module delayx(N=10,DELAY=2)
Compiling module SRLC32E
Compiling module LUT4(INIT=16'b1001011010101010)
Compiling module LUT5(INIT=32'b100101101001011010...
Compiling module LUT6(INIT=64'b100101101001011010...
Compiling module div_01
Compiling module delay(N=30)
Compiling module delayx(N=30,DELAY=1)
Compiling module sub_RGB
Compiling module delayx(N=10,DELAY=1)
Compiling module mult_60
Compiling module delay(N=2)
Compiling module delayx(N=2,DELAY=27)
Compiling module add_to_H
Compiling module div_360
Compiling module delayx(N=10,DELAY=56)
Compiling module delayx(N=10,DELAY=58)
Compiling module delayx(N=10,DELAY=32)
Compiling module mult_255
Compiling module delay(N=3)
Compiling module delayx(N=3,DELAY=76)
Compiling module rgb2hsv
Compiling module tb_rgb2hsv
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 73 Verilog Units
Built simulation executable /home/kyhu/Workspace/WSW/wsw-neuro/ISE/test_neuro/tb_rgb2hsv_isim_beh.exe
Fuse Memory Usage: 408236 KB
Fuse CPU Usage: 3090 ms
GCC CPU Usage: 400 ms
