$date
	Wed Sep  3 18:42:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fulladder_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! S $end
$var wire 1 # X1 $end
$var wire 1 $ X2 $end
$var wire 1 & a3 $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
z&
0%
0$
0#
x"
0!
$end
#5
1!
1%
#10
1'
0%
1$
#15
1)
0!
1%
#20
0)
1!
0%
0$
1#
#25
1)
0!
1%
#30
1"
0)
0'
1(
0%
1$
#35
1!
1%
#40
