{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701708229016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701708229016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 13:43:48 2023 " "Processing started: Mon Dec 04 13:43:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701708229016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701708229016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701708229016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701708229583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701708229583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-beh " "Found design unit 1: sign_extend-beh" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/sign_extend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240603 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/sign_extend.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-beh " "Found design unit 1: shifter-beh" {  } { { "shifter.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240603 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/registers.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240603 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/registers.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-beh " "Found design unit 1: pc-beh" {  } { { "pc.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/pc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240621 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/pc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240621 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1701708240621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-beh " "Found design unit 1: mux-beh" {  } { { "mux.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240621 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "memory.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240630 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-behavioral " "Found design unit 1: instruction_memory-behavioral" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/instruction_memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240630 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/instruction_memory.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-beh " "Found design unit 1: control-beh" {  } { { "control.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240635 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/control.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-beh " "Found design unit 1: alu_control-beh" {  } { { "alu_control.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240635 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240635 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-beh " "Found design unit 1: adder-beh" {  } { { "adder.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240635 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-beh " "Found design unit 1: main-beh" {  } { { "main.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240651 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701708240651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701708240651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701708240682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shampt main.vhd(24) " "Verilog HDL or VHDL warning at main.vhd(24): object \"shampt\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701708240714 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v0_data main.vhd(28) " "Verilog HDL or VHDL warning at main.vhd(28): object \"v0_data\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701708240714 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s main.vhd(137) " "VHDL Process Statement warning at main.vhd(137): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701708240714 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:Prog_Count " "Elaborating entity \"pc\" for hierarchy \"pc:Prog_Count\"" {  } { { "main.vhd" "Prog_Count" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240721 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address pc.vhd(27) " "VHDL Process Statement warning at pc.vhd(27): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/pc.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701708240723 "|main|pc:Prog_Count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:IM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:IM\"" {  } { { "main.vhd" "IM" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CONTROL1 " "Elaborating entity \"control\" for hierarchy \"control:CONTROL1\"" {  } { { "main.vhd" "CONTROL1" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUX1 " "Elaborating entity \"mux\" for hierarchy \"mux:MUX1\"" {  } { { "main.vhd" "MUX1" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:REG " "Elaborating entity \"registers\" for hierarchy \"registers:REG\"" {  } { { "main.vhd" "REG" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240749 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_write registers.vhd(65) " "VHDL Process Statement warning at registers.vhd(65): signal \"reg_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/registers.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701708240749 "|main|registers:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:ALU_CONTRL " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:ALU_CONTRL\"" {  } { { "main.vhd" "ALU_CONTRL" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240762 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "and_op alu_control.vhd(23) " "VHDL Signal Declaration warning at alu_control.vhd(23): used explicit default value for signal \"and_op\" because signal was never assigned a value" {  } { { "alu_control.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240762 "|main|alu_control:ALU_CONTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "or_op alu_control.vhd(24) " "VHDL Signal Declaration warning at alu_control.vhd(24): used explicit default value for signal \"or_op\" because signal was never assigned a value" {  } { { "alu_control.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240762 "|main|alu_control:ALU_CONTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "add alu_control.vhd(25) " "VHDL Signal Declaration warning at alu_control.vhd(25): used explicit default value for signal \"add\" because signal was never assigned a value" {  } { { "alu_control.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240762 "|main|alu_control:ALU_CONTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "subtract_not_equal alu_control.vhd(26) " "VHDL Signal Declaration warning at alu_control.vhd(26): used explicit default value for signal \"subtract_not_equal\" because signal was never assigned a value" {  } { { "alu_control.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240762 "|main|alu_control:ALU_CONTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "subtract alu_control.vhd(27) " "VHDL Signal Declaration warning at alu_control.vhd(27): used explicit default value for signal \"subtract\" because signal was never assigned a value" {  } { { "alu_control.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240762 "|main|alu_control:ALU_CONTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "set_on_less_than alu_control.vhd(28) " "VHDL Signal Declaration warning at alu_control.vhd(28): used explicit default value for signal \"set_on_less_than\" because signal was never assigned a value" {  } { { "alu_control.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240762 "|main|alu_control:ALU_CONTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:SGN_EXT " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:SGN_EXT\"" {  } { { "main.vhd" "SGN_EXT" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUX2 " "Elaborating entity \"mux\" for hierarchy \"mux:MUX2\"" {  } { { "main.vhd" "MUX2" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU1\"" {  } { { "main.vhd" "ALU1" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240769 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "and_op alu.vhd(22) " "VHDL Signal Declaration warning at alu.vhd(22): used explicit default value for signal \"and_op\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "or_op alu.vhd(23) " "VHDL Signal Declaration warning at alu.vhd(23): used explicit default value for signal \"or_op\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "add alu.vhd(24) " "VHDL Signal Declaration warning at alu.vhd(24): used explicit default value for signal \"add\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "subtract_not_equal alu.vhd(25) " "VHDL Signal Declaration warning at alu.vhd(25): used explicit default value for signal \"subtract_not_equal\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "subtract alu.vhd(26) " "VHDL Signal Declaration warning at alu.vhd(26): used explicit default value for signal \"subtract\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "set_on_less_than alu.vhd(27) " "VHDL Signal Declaration warning at alu.vhd(27): used explicit default value for signal \"set_on_less_than\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[0\] alu.vhd(31) " "Inferred latch for \"alu_result\[0\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[1\] alu.vhd(31) " "Inferred latch for \"alu_result\[1\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[2\] alu.vhd(31) " "Inferred latch for \"alu_result\[2\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[3\] alu.vhd(31) " "Inferred latch for \"alu_result\[3\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[4\] alu.vhd(31) " "Inferred latch for \"alu_result\[4\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[5\] alu.vhd(31) " "Inferred latch for \"alu_result\[5\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[6\] alu.vhd(31) " "Inferred latch for \"alu_result\[6\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[7\] alu.vhd(31) " "Inferred latch for \"alu_result\[7\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[8\] alu.vhd(31) " "Inferred latch for \"alu_result\[8\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[9\] alu.vhd(31) " "Inferred latch for \"alu_result\[9\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[10\] alu.vhd(31) " "Inferred latch for \"alu_result\[10\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[11\] alu.vhd(31) " "Inferred latch for \"alu_result\[11\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[12\] alu.vhd(31) " "Inferred latch for \"alu_result\[12\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[13\] alu.vhd(31) " "Inferred latch for \"alu_result\[13\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[14\] alu.vhd(31) " "Inferred latch for \"alu_result\[14\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[15\] alu.vhd(31) " "Inferred latch for \"alu_result\[15\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[16\] alu.vhd(31) " "Inferred latch for \"alu_result\[16\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[17\] alu.vhd(31) " "Inferred latch for \"alu_result\[17\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[18\] alu.vhd(31) " "Inferred latch for \"alu_result\[18\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[19\] alu.vhd(31) " "Inferred latch for \"alu_result\[19\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[20\] alu.vhd(31) " "Inferred latch for \"alu_result\[20\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[21\] alu.vhd(31) " "Inferred latch for \"alu_result\[21\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[22\] alu.vhd(31) " "Inferred latch for \"alu_result\[22\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[23\] alu.vhd(31) " "Inferred latch for \"alu_result\[23\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[24\] alu.vhd(31) " "Inferred latch for \"alu_result\[24\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[25\] alu.vhd(31) " "Inferred latch for \"alu_result\[25\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[26\] alu.vhd(31) " "Inferred latch for \"alu_result\[26\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[27\] alu.vhd(31) " "Inferred latch for \"alu_result\[27\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[28\] alu.vhd(31) " "Inferred latch for \"alu_result\[28\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[29\] alu.vhd(31) " "Inferred latch for \"alu_result\[29\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240770 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[30\] alu.vhd(31) " "Inferred latch for \"alu_result\[30\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240772 "|main|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[31\] alu.vhd(31) " "Inferred latch for \"alu_result\[31\]\" at alu.vhd(31)" {  } { { "alu.vhd" "" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701708240772 "|main|alu:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:SHIFT1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:SHIFT1\"" {  } { { "main.vhd" "SHIFT1" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:ADD1 " "Elaborating entity \"adder\" for hierarchy \"adder:ADD1\"" {  } { { "main.vhd" "ADD1" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:SHIFT2 " "Elaborating entity \"shifter\" for hierarchy \"shifter:SHIFT2\"" {  } { { "main.vhd" "SHIFT2" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:MEM " "Elaborating entity \"memory\" for hierarchy \"memory:MEM\"" {  } { { "main.vhd" "MEM" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701708240779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701708240982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 13:44:00 2023 " "Processing ended: Mon Dec 04 13:44:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701708240982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701708240982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701708240982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701708240982 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 19 s " "Quartus Prime Flow was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701708241663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701708242178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701708242178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 13:44:01 2023 " "Processing started: Mon Dec 04 13:44:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701708242178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1701708242178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim projeto_final projeto_final " "Command: quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim projeto_final projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1701708242178 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim projeto_final projeto_final " "Quartus(args): --rtl_sim projeto_final projeto_final" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1701708242178 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1701708242446 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1701708242573 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1701708242573 ""}
{ "Warning" "0" "" "Warning: File projeto_final_run_msim_rtl_vhdl.do already exists - backing up current file as projeto_final_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File projeto_final_run_msim_rtl_vhdl.do already exists - backing up current file as projeto_final_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1701708242667 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/simulation/modelsim/projeto_final_run_msim_rtl_vhdl.do" {  } { { "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/simulation/modelsim/projeto_final_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/simulation/modelsim/projeto_final_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/simulation/modelsim/projeto_final_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1701708242714 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1701708242714 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1701708242733 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1701708242733 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/projeto_final_nativelink_simulation.rpt" {  } { { "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/projeto_final_nativelink_simulation.rpt" "0" { Text "C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/projeto_final_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/projeto_final_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1701708242733 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1701708242733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701708242733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 13:44:02 2023 " "Processing ended: Mon Dec 04 13:44:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701708242733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701708242733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701708242733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1701708242733 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 20 s " "Quartus Prime Flow was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1701708650275 ""}
