0.6
2017.2
Jun 15 2017
18:41:53
/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v,1504998428,verilog,,,,REG,,,,,,,,
/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg_tb.v,1504999754,verilog,,,,reg_tb,,,,,,,,
