// Seed: 1277057718
module module_0 (
    output uwire id_0,
    output tri id_1,
    input supply1 id_2,
    output wire id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wand id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    output wand id_14,
    input tri id_15,
    output uwire id_16,
    output uwire id_17
);
  wire id_19, id_20;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output logic id_7,
    input tri0 id_8,
    input wand id_9,
    input tri id_10
);
  always @(*) id_7 <= 1;
  module_0(
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_10,
      id_3,
      id_0,
      id_3,
      id_3,
      id_8,
      id_6,
      id_0,
      id_3,
      id_9,
      id_3,
      id_3
  );
endmodule
