arch                         	circuit                      	script_params                	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.16                 	     	0.00           	4896        	1        	0.00          	-1          	-1          	29080      	-1      	-1         	1      	2     	-1          	-1      	0c93d6a     	success   	9476       	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.01     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.16                 	     	0.00           	4760        	1        	0.00          	-1          	-1          	29068      	-1      	-1         	1      	2     	-1          	-1      	0c93d6a     	success   	9472       	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.01     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	10            	22               	6                                     	53894                 	53894                	3054.24                          	339.360                             	0.00                     	6                          	1                                	0.763546           	-0.949958	-0.763546	-0.301588	-0.301588	3674.13                     	408.237                        	0.00                	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	2.50                 	     	0.23           	56056       	31       	0.20          	-1          	-1          	51792      	-1      	-1         	155    	5     	-1          	-1      	0c93d6a     	success   	40856      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.06     	117                  	0.24      	1.10064       	-11.43              	-1.10064            	8             	46               	15                                    	9.10809e+06           	8.35357e+06          	130230.                          	578.801                             	0.25                     	44                         	11                               	1.10241            	-13.1687 	-1.10241 	0        	0        	158426.                     	704.117                        	0.07                	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route	2.56                 	     	0.25           	56068       	31       	0.21          	-1          	-1          	51888      	-1      	-1         	155    	5     	-1          	-1      	0c93d6a     	success   	41504      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.06     	136                  	0.27      	1.12493       	-11.8226            	-1.12493            	10            	76               	17                                    	9.10809e+06           	8.35357e+06          	165917.                          	737.409                             	0.29                     	93                         	13                               	1.63394            	-15.4041 	-1.63394 	-4.74114 	-0.554437	226658.                     	1007.37                        	0.05                	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.21                 	     	0.00           	5280        	1        	0.00          	-1          	-1          	29072      	-1      	-1         	1      	2     	0           	0       	0c93d6a     	success   	13772      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.01     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.21                 	     	0.00           	5316        	1        	0.00          	-1          	-1          	29100      	-1      	-1         	1      	2     	0           	0       	0c93d6a     	success   	13748      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.01     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	10            	22               	6                                     	53894                 	53894                	3054.24                          	339.360                             	0.00                     	6                          	1                                	0.763546           	-0.949958	-0.763546	-0.301588	-0.301588	3674.13                     	408.237                        	0.00                	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	14.24                	     	0.10           	18352       	31       	0.02          	-1          	-1          	32728      	-1      	-1         	32     	311   	15          	0       	0c93d6a     	success   	122740     	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.59     	20884                	2.11      	4.09939       	-4364.5             	-4.09939            	40            	14032            	48                                    	4.25198e+07           	9.94461e+06          	2.03169e+06                      	2591.44                             	9.42                     	12865                      	14                               	4.55357            	-4763.43 	-4.55357 	-24.3333 	-0.360359	2.55406e+06                 	3257.73                        	1.23                	15             	938            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route	28.62                	     	0.10           	18328       	31       	0.02          	-1          	-1          	32712      	-1      	-1         	32     	311   	15          	0       	0c93d6a     	success   	124372     	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.60     	20971                	2.01      	4.7528        	-3318.1             	-4.7528             	38            	14678            	23                                    	4.25198e+07           	9.94461e+06          	1.99954e+06                      	2550.44                             	23.27                    	13187                      	18                               	5.78352            	-4052.95 	-5.78352 	-1385.06 	-3.34069 	2.52076e+06                 	3215.25                        	1.86                	14             	939            
