<stg><name>relu<array<ap_fixed,12u>,array<ap_ufixed<15,0,4,0,0>,12u>,relu_config9></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="180" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i180 %layer9_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %layer8_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry_ifconv:2 %layer8_out_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %layer8_out

]]></Node>
<StgValue><ssdm name="layer8_out_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="192">
<![CDATA[
entry_ifconv:3 %in_data = trunc i192 %layer8_out_read

]]></Node>
<StgValue><ssdm name="in_data"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4 %trunc_ln44_s = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer8_out_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5 %trunc_ln44_2 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer8_out_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln44_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6 %in_data_4 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer8_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="in_data_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:7 %in_data_5 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer8_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="in_data_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:8 %in_data_6 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer8_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="in_data_6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:9 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer8_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:10 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer8_out_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:11 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer8_out_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:12 %tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer8_out_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:13 %tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer8_out_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:14 %tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer8_out_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:15 %icmp_ln51 = icmp_sgt  i16 %in_data, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="192">
<![CDATA[
entry_ifconv:16 %trunc_ln52 = trunc i192 %layer8_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:17 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %trunc_ln52, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_47 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:19 %icmp_ln52 = icmp_ne  i6 %tmp_47, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:20 %select_ln52 = select i1 %icmp_ln52, i15 32767, i15 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:21 %select_ln51 = select i1 %icmp_ln51, i15 %select_ln52, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:22 %icmp_ln51_24 = icmp_sgt  i16 %in_data_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_24"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_24" val="0"/>
<literal name="icmp_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:23 %tmp_64 = partselect i10 @_ssdm_op_PartSelect.i10.i192.i32.i32, i192 %layer8_out_read, i32 16, i32 25

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_24" val="0"/>
<literal name="icmp_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:24 %shl_ln52_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_64, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln52_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:25 %tmp_48 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:26 %icmp_ln52_24 = icmp_ne  i6 %tmp_48, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_24"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:27 %select_ln52_24 = select i1 %icmp_ln52_24, i15 32767, i15 %shl_ln52_s

]]></Node>
<StgValue><ssdm name="select_ln52_24"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:28 %select_ln51_24 = select i1 %icmp_ln51_24, i15 %select_ln52_24, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_24"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:29 %icmp_ln51_25 = icmp_sgt  i16 %in_data_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_25" val="0"/>
<literal name="icmp_ln51_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:30 %tmp_65 = partselect i10 @_ssdm_op_PartSelect.i10.i192.i32.i32, i192 %layer8_out_read, i32 32, i32 41

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_25" val="0"/>
<literal name="icmp_ln51_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:31 %shl_ln52_23 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_65, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln52_23"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:32 %tmp_49 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:33 %icmp_ln52_25 = icmp_ne  i6 %tmp_49, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_25"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:34 %select_ln52_25 = select i1 %icmp_ln52_25, i15 32767, i15 %shl_ln52_23

]]></Node>
<StgValue><ssdm name="select_ln52_25"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:35 %select_ln51_25 = select i1 %icmp_ln51_25, i15 %select_ln52_25, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_25"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:36 %icmp_ln51_26 = icmp_sgt  i16 %in_data_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_26"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_26" val="0"/>
<literal name="icmp_ln51_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:37 %tmp_66 = partselect i10 @_ssdm_op_PartSelect.i10.i192.i32.i32, i192 %layer8_out_read, i32 48, i32 57

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_26" val="0"/>
<literal name="icmp_ln51_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:38 %shl_ln52_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_66, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln52_24"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:39 %tmp_50 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 58, i32 63

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:40 %icmp_ln52_26 = icmp_ne  i6 %tmp_50, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_26"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:41 %select_ln52_26 = select i1 %icmp_ln52_26, i15 32767, i15 %shl_ln52_24

]]></Node>
<StgValue><ssdm name="select_ln52_26"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:42 %select_ln51_26 = select i1 %icmp_ln51_26, i15 %select_ln52_26, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_26"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:43 %icmp_ln51_27 = icmp_sgt  i16 %tmp, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_27"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_27" val="0"/>
<literal name="icmp_ln51_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:44 %tmp_67 = partselect i10 @_ssdm_op_PartSelect.i10.i192.i32.i32, i192 %layer8_out_read, i32 64, i32 73

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_27" val="0"/>
<literal name="icmp_ln51_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:45 %shl_ln52_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_67, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln52_25"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:46 %tmp_51 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 74, i32 79

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:47 %icmp_ln52_27 = icmp_ne  i6 %tmp_51, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_27"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:48 %select_ln52_27 = select i1 %icmp_ln52_27, i15 32767, i15 %shl_ln52_25

]]></Node>
<StgValue><ssdm name="select_ln52_27"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:49 %select_ln51_27 = select i1 %icmp_ln51_27, i15 %select_ln52_27, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_27"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:50 %icmp_ln51_28 = icmp_sgt  i16 %tmp_s, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_28"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_28" val="0"/>
<literal name="icmp_ln51_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:51 %tmp_68 = partselect i10 @_ssdm_op_PartSelect.i10.i192.i32.i32, i192 %layer8_out_read, i32 80, i32 89

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_28" val="0"/>
<literal name="icmp_ln51_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:52 %shl_ln52_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_68, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln52_26"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:53 %tmp_52 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 90, i32 95

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:54 %icmp_ln52_28 = icmp_ne  i6 %tmp_52, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_28"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:55 %select_ln52_28 = select i1 %icmp_ln52_28, i15 32767, i15 %shl_ln52_26

]]></Node>
<StgValue><ssdm name="select_ln52_28"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:56 %select_ln51_28 = select i1 %icmp_ln51_28, i15 %select_ln52_28, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_28"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:57 %icmp_ln51_29 = icmp_sgt  i16 %tmp_43, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_29"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_29" val="0"/>
<literal name="icmp_ln51_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:58 %tmp_69 = partselect i10 @_ssdm_op_PartSelect.i10.i192.i32.i32, i192 %layer8_out_read, i32 96, i32 105

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_29" val="0"/>
<literal name="icmp_ln51_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:59 %shl_ln52_27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_69, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln52_27"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:60 %tmp_53 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 106, i32 111

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:61 %icmp_ln52_29 = icmp_ne  i6 %tmp_53, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_29"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:62 %select_ln52_29 = select i1 %icmp_ln52_29, i15 32767, i15 %shl_ln52_27

]]></Node>
<StgValue><ssdm name="select_ln52_29"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:63 %select_ln51_29 = select i1 %icmp_ln51_29, i15 %select_ln52_29, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_29"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:64 %icmp_ln51_30 = icmp_sgt  i16 %tmp_44, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_30"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_30" val="0"/>
<literal name="icmp_ln51_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:65 %tmp_70 = partselect i10 @_ssdm_op_PartSelect.i10.i192.i32.i32, i192 %layer8_out_read, i32 112, i32 121

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_30" val="0"/>
<literal name="icmp_ln51_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:66 %shl_ln52_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_70, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln52_28"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:67 %tmp_54 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 122, i32 127

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:68 %icmp_ln52_30 = icmp_ne  i6 %tmp_54, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_30"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:69 %select_ln52_30 = select i1 %icmp_ln52_30, i15 32767, i15 %shl_ln52_28

]]></Node>
<StgValue><ssdm name="select_ln52_30"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:70 %select_ln51_30 = select i1 %icmp_ln51_30, i15 %select_ln52_30, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_30"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:71 %icmp_ln51_31 = icmp_sgt  i16 %tmp_45, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_31"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_31" val="0"/>
<literal name="icmp_ln51_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:72 %tmp_71 = partselect i10 @_ssdm_op_PartSelect.i10.i192.i32.i32, i192 %layer8_out_read, i32 128, i32 137

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_31" val="0"/>
<literal name="icmp_ln51_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:73 %shl_ln52_29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_71, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln52_29"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:74 %tmp_55 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 138, i32 143

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:75 %icmp_ln52_31 = icmp_ne  i6 %tmp_55, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_31"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:76 %select_ln52_31 = select i1 %icmp_ln52_31, i15 32767, i15 %shl_ln52_29

]]></Node>
<StgValue><ssdm name="select_ln52_31"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:77 %select_ln51_31 = select i1 %icmp_ln51_31, i15 %select_ln52_31, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_31"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:78 %icmp_ln51_32 = icmp_sgt  i16 %tmp_46, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_32"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_32" val="0"/>
<literal name="icmp_ln51_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:79 %tmp_72 = partselect i10 @_ssdm_op_PartSelect.i10.i192.i32.i32, i192 %layer8_out_read, i32 144, i32 153

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_32" val="0"/>
<literal name="icmp_ln51_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:80 %shl_ln52_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_72, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln52_30"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:81 %tmp_56 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 154, i32 159

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:82 %icmp_ln52_32 = icmp_ne  i6 %tmp_56, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_32"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:83 %select_ln52_32 = select i1 %icmp_ln52_32, i15 32767, i15 %shl_ln52_30

]]></Node>
<StgValue><ssdm name="select_ln52_32"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:84 %select_ln51_32 = select i1 %icmp_ln51_32, i15 %select_ln52_32, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_32"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:85 %icmp_ln51_33 = icmp_sgt  i16 %trunc_ln44_s, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_33"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_33" val="0"/>
<literal name="icmp_ln51_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:86 %tmp_73 = partselect i10 @_ssdm_op_PartSelect.i10.i192.i32.i32, i192 %layer8_out_read, i32 160, i32 169

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_33" val="0"/>
<literal name="icmp_ln51_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:87 %shl_ln52_31 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_73, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln52_31"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:88 %tmp_57 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 170, i32 175

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:89 %icmp_ln52_33 = icmp_ne  i6 %tmp_57, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_33"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:90 %select_ln52_33 = select i1 %icmp_ln52_33, i15 32767, i15 %shl_ln52_31

]]></Node>
<StgValue><ssdm name="select_ln52_33"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:91 %select_ln51_33 = select i1 %icmp_ln51_33, i15 %select_ln52_33, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_33"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:92 %icmp_ln51_34 = icmp_sgt  i16 %trunc_ln44_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_34"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_34" val="0"/>
<literal name="icmp_ln51_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:93 %tmp_74 = partselect i10 @_ssdm_op_PartSelect.i10.i192.i32.i32, i192 %layer8_out_read, i32 176, i32 185

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_34" val="0"/>
<literal name="icmp_ln51_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry_ifconv:94 %shl_ln52_32 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_74, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln52_32"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:95 %tmp_58 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %layer8_out_read, i32 186, i32 191

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:96 %icmp_ln52_34 = icmp_ne  i6 %tmp_58, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_34"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:97 %select_ln52_34 = select i1 %icmp_ln52_34, i15 32767, i15 %shl_ln52_32

]]></Node>
<StgValue><ssdm name="select_ln52_34"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:98 %select_ln51_34 = select i1 %icmp_ln51_34, i15 %select_ln52_34, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_34"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="180" op_0_bw="180" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15">
<![CDATA[
entry_ifconv:99 %p_s = bitconcatenate i180 @_ssdm_op_BitConcatenate.i180.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15, i15 %select_ln51_34, i15 %select_ln51_33, i15 %select_ln51_32, i15 %select_ln51_31, i15 %select_ln51_30, i15 %select_ln51_29, i15 %select_ln51_28, i15 %select_ln51_27, i15 %select_ln51_26, i15 %select_ln51_25, i15 %select_ln51_24, i15 %select_ln51

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="180" op_2_bw="180">
<![CDATA[
entry_ifconv:100 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i180P0A, i180 %layer9_out, i180 %p_s

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
entry_ifconv:101 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
