
# clk_divider Demo
Verilog Clock Divider Circuit

![Simulation](./sim.png?raw=true)
