INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Documents/GitHub/Verilog/A_5_1_6_b/A_5_1_6_b.srcs/sources_1/new/fff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Para
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Documents/GitHub/Verilog/A_5_1_6_b/A_5_1_6_b.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
