<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v</a>
defines: 
time_elapsed: 1.324s
ram usage: 41676 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_ocdmm3p/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp_ocdmm3p/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp_ocdmm3p/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp_ocdmm3p/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:5
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:6
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (result), line:6
           |vpiName:result
           |vpiFullName:work@top.result
         |vpiRhs:
         \_part_select: , line:6, parent:test
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (test)
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiStmt:
       \_if_else: , line:7
         |vpiCondition:
         \_operation: , line:7
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (result), line:7
             |vpiName:result
             |vpiFullName:work@top.result
           |vpiOperand:
           \_constant: , line:7
             |vpiConstType:5
             |vpiDecompile:32&#39;h0ff
             |vpiSize:32
             |HEX:32&#39;h0ff
         |vpiStmt:
         \_begin: , line:7
           |vpiFullName:work@top
           |vpiStmt:
           \_sys_func_call: ($display), line:8
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:8
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED part selects are unsigned, got %h, expected 32&#39;h0ff&#34;
               |vpiSize:60
               |STRING:&#34;FAILED part selects are unsigned, got %h, expected 32&#39;h0ff&#34;
             |vpiArgument:
             \_ref_obj: (result), line:8
               |vpiName:result
         |vpiElseStmt:
         \_sys_func_call: ($display), line:9
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:9
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (test), line:2
     |vpiName:test
     |vpiFullName:work@top.test
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (result), line:3
     |vpiName:result
     |vpiFullName:work@top.result
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (test), line:2, parent:work@top
     |vpiName:test
     |vpiFullName:work@top.test
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (result), line:3, parent:work@top
     |vpiName:result
     |vpiFullName:work@top.result
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \test of type 36
Object: \result of type 36
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \result of type 608
Object:  of type 42
Object: \test of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object: \result of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \result of type 608
Object: \$display of type 56
Object:  of type 7
Object: \test of type 36
Object: \result of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33407f0] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:2</a>.0-2.0&gt; [0x3340a30] str=&#39;\test&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:3</a>.0-3.0&gt; [0x3340d00] str=&#39;\result&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3340fc0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:5</a>.0-5.0&gt; [0x33411a0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:6</a>.0-6.0&gt; [0x333be80]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:6</a>.0-6.0&gt; [0x333c2b0] str=&#39;\result&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:6</a>.0-6.0&gt; [0x333c610] str=&#39;\test&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:6</a>.0-6.0&gt; [0x333c890]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:6</a>.0-6.0&gt; [0x333cd30] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:6</a>.0-6.0&gt; [0x333d010] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:7</a>.0-7.0&gt; [0x333cef0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x333d1d0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:7</a>.0-7.0&gt; [0x333d2f0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x333d470]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x333d590]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:7</a>.0-7.0&gt; [0x333d6f0] str=&#39;\result&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:7</a>.0-7.0&gt; [0x333da50] bits=&#39;00000000000000000000000011111111&#39;(32) range=[31:0] int=255
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x333d8f0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x333dc10] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x333e8c0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:7</a>.0-7.0&gt; [0x333dd30]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:8</a>.0-8.0&gt; [0x333de70] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:8</a>.0-8.0&gt; [0x333e560] str=&#39;&#34;FAILED part selects are unsigned, got %h, expected 32&#39;h0ff&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001110000011000010111001001110100001000000111001101100101011011000110010101100011011101000111001100100000011000010111001001100101001000000111010101101110011100110110100101100111011011100110010101100100001011000010000001100111011011110111010000100000001001010110100000101100001000000110010101111000011100000110010101100011011101000110010101100100001000000011001100110010001001110110100000110000011001100110011000100010&#39;(480) range=[479:0] int=812017186
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:8</a>.0-8.0&gt; [0x333e1a0] str=&#39;\result&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x333e9e0]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x333eb00]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x333ed40]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:9</a>.0-9.0&gt; [0x333ec20] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:9</a>.0-9.0&gt; [0x333eee0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
Warning: wire &#39;\result&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:6</a>.0-6.0.
<a href="../../../../third_party/tests/ivtest/ivltests/pr1990164.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1990164.v:8</a>: ERROR: System task `$display&#39; called with invalid/unsupported format specifier.

</pre>
</body>