{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511228286267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511228286275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 20:38:05 2017 " "Processing started: Mon Nov 20 20:38:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511228286275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228286275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGADEMO -c VGADEMO " "Command: quartus_sta VGADEMO -c VGADEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228286276 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511228286476 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511228287522 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228287522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228287711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228287711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228287756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228287756 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228288463 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGADEMO.sdc " "Synopsys Design Constraints File file not found: 'VGADEMO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228288672 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228288672 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511228288694 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511228288694 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511228288694 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228288694 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228288694 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511228288699 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IF_ID_pipe:inst6\|instr_out\[26\] IF_ID_pipe:inst6\|instr_out\[26\] " "create_clock -period 1.000 -name IF_ID_pipe:inst6\|instr_out\[26\] IF_ID_pipe:inst6\|instr_out\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511228288699 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ID_EX_PIPE:inst14\|instr_out\[0\] ID_EX_PIPE:inst14\|instr_out\[0\] " "create_clock -period 1.000 -name ID_EX_PIPE:inst14\|instr_out\[0\] ID_EX_PIPE:inst14\|instr_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511228288699 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228288699 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~26  from: datac  to: combout " "Cell: inst16\|result\[31\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228288733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|op2_src\[1\]~0  from: dataa  to: combout " "Cell: inst2\|op2_src\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228288733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228288733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228288733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228288733 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228288733 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228288757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228288757 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511228288760 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511228288778 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511228289216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228289216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.928 " "Worst-case setup slack is -26.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.928            -550.812 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -26.928            -550.812 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.545           -9449.950 KEY\[0\]  " "  -17.545           -9449.950 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.828            -132.129 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -15.828            -132.129 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.498            -705.004 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -13.498            -705.004 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228289222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.214 " "Worst-case hold slack is -6.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.214             -42.768 KEY\[0\]  " "   -6.214             -42.768 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719              -0.941 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.719              -0.941 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.272               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.310               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    1.310               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228289286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -20.998 " "Worst-case recovery slack is -20.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.998            -393.254 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -20.998            -393.254 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.618            -100.769 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -15.618            -100.769 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228289293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.195 " "Worst-case removal slack is -0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.195 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.195              -0.195 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    1.009               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228289302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2031.314 KEY\[0\]  " "   -2.636           -2031.314 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735             -13.813 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -0.735             -13.813 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    0.029               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 CLOCK_50  " "    9.949               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.490               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.490               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228289308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228289308 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511228289413 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228289413 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511228289421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228289479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228297288 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~26  from: datac  to: combout " "Cell: inst16\|result\[31\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228297719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|op2_src\[1\]~0  from: dataa  to: combout " "Cell: inst2\|op2_src\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228297719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228297719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228297719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228297719 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228297719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228297720 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511228297883 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228297883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.259 " "Worst-case setup slack is -26.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.259            -548.158 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -26.259            -548.158 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.949           -9015.786 KEY\[0\]  " "  -16.949           -9015.786 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.481            -130.821 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -15.481            -130.821 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.272            -693.969 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -13.272            -693.969 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228297889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.051 " "Worst-case hold slack is -6.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.051             -42.408 KEY\[0\]  " "   -6.051             -42.408 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -0.722 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.670              -0.722 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.257               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    1.405               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228297954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -20.579 " "Worst-case recovery slack is -20.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.579            -394.107 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -20.579            -394.107 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.326             -98.938 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -15.326             -98.938 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228297963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.257 " "Worst-case removal slack is -0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -0.257 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.257              -0.257 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.772               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228297974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -1891.432 KEY\[0\]  " "   -2.636           -1891.432 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834             -17.527 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -0.834             -17.527 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    0.074               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 CLOCK_50  " "    9.980               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.455               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.455               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228297984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228297984 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511228298084 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228298084 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511228298091 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228298343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228306416 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~26  from: datac  to: combout " "Cell: inst16\|result\[31\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228306851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|op2_src\[1\]~0  from: dataa  to: combout " "Cell: inst2\|op2_src\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228306851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228306851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228306851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228306851 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228306851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228306852 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511228306911 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228306911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.764 " "Worst-case setup slack is -14.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.764            -265.367 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -14.764            -265.367 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.367           -4682.028 KEY\[0\]  " "   -9.367           -4682.028 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.262             -63.980 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -8.262             -63.980 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.245            -366.093 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.245            -366.093 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228306918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.953 " "Worst-case hold slack is -2.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.953             -17.803 KEY\[0\]  " "   -2.953             -17.803 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684              -1.173 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.684              -1.173 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.135               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.588               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228306997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228306997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -11.331 " "Worst-case recovery slack is -11.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.331            -176.265 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -11.331            -176.265 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.093             -51.623 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -8.093             -51.623 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.416 " "Worst-case removal slack is -0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416              -0.688 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.416              -0.688 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.457               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1017.450 KEY\[0\]  " "   -2.174           -1017.450 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.052 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -0.250              -2.052 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    0.016               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 CLOCK_50  " "    9.643               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.784               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.784               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307024 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511228307120 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307120 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511228307129 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~26  from: datac  to: combout " "Cell: inst16\|result\[31\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228307626 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|op2_src\[1\]~0  from: dataa  to: combout " "Cell: inst2\|op2_src\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228307626 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228307626 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228307626 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511228307626 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307627 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511228307693 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.254 " "Worst-case setup slack is -13.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.254            -245.737 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -13.254            -245.737 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.220           -3870.969 KEY\[0\]  " "   -8.220           -3870.969 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.514             -59.432 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -7.514             -59.432 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.729            -345.050 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.729            -345.050 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.875 " "Worst-case hold slack is -2.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.875             -17.707 KEY\[0\]  " "   -2.875             -17.707 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.558              -0.870 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.558              -0.870 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.078               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.660               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.230 " "Worst-case recovery slack is -10.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.230            -166.849 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -10.230            -166.849 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.408             -47.433 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -7.408             -47.433 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.355 " "Worst-case removal slack is -0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.355              -0.564 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.355              -0.564 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.419               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -936.781 KEY\[0\]  " "   -2.174            -936.781 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -1.139 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -0.172              -1.139 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    0.113               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 CLOCK_50  " "    9.632               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.787               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.787               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511228307791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307791 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511228307888 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228307888 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228309696 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228309701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511228309832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 20:38:29 2017 " "Processing ended: Mon Nov 20 20:38:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511228309832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511228309832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511228309832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511228309832 ""}
