m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project
Eimage_tb
Z1 w1638106020
Z2 DPx4 work 13 img_proc_pack 0 22 C`JAK=V9zg6K?hn>;U>ln3
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 44
R0
Z7 8C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/image_tb.vhd
Z8 FC:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/image_tb.vhd
l0
L9 1
VjP;I8`WcCe?F4zEf?nc]E1
!s100 7>Y<o?iWf53zPEKG<o<Me3
Z9 OV;C;2020.1;71
32
Z10 !s110 1638108289
!i10b 1
Z11 !s108 1638108289.000000
Z12 !s90 -reportprogress|300|-work|work|C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/image_tb.vhd|
Z13 !s107 C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/image_tb.vhd|
!i113 1
Z14 o-work work
Z15 tExplicit 1 CvgOpt 0
Aarc_image_tb
Z16 DEx4 work 6 m_of_m 0 22 ;j?T?GzL=0?3^HHghbXdW0
Z17 DEx4 work 11 median_comp 0 22 ]560ZVbL6[5=@TJ2DP?Yj1
R2
R3
R4
R5
R6
DEx4 work 8 image_tb 0 22 jP;I8`WcCe?F4zEf?nc]E1
!i122 44
l43
L12 70
Ve<WYR>J;HaQ7jMh6<gdjN2
!s100 z<Z8RLA<WzEkSl;67bKJb0
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Pimg_proc_pack
R5
R6
!i122 45
Z18 w1638104643
R0
Z19 8C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/img_proc_pack.vhd
Z20 FC:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/img_proc_pack.vhd
l0
L4 1
VC`JAK=V9zg6K?hn>;U>ln3
!s100 MTPj8JX29aSGceD^2=Nd^3
R9
32
b1
R10
!i10b 1
R11
Z21 !s90 -reportprogress|300|-work|work|C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/img_proc_pack.vhd|
Z22 !s107 C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/img_proc_pack.vhd|
!i113 1
R14
R15
Bbody
R2
R5
R6
!i122 45
l0
L23 1
VAS<TVL<n1cDL63;Wk_3S<0
!s100 =[MVe3ZWZZ[BlK6o7o@oa0
R9
32
R10
!i10b 1
R11
R21
R22
!i113 1
R14
R15
Em_of_m
Z23 w1638105826
R2
R3
R4
R5
R6
!i122 46
R0
Z24 8C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/m_of_m.vhd
Z25 FC:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/m_of_m.vhd
l0
L9 1
V;j?T?GzL=0?3^HHghbXdW0
!s100 AdgbFXdB9kG:8??VI10mk3
R9
32
Z26 !s110 1638108290
!i10b 1
R11
Z27 !s90 -reportprogress|300|-work|work|C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/m_of_m.vhd|
Z28 !s107 C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/m_of_m.vhd|
!i113 1
R14
R15
Aarc_m_of_m
R2
R3
R4
R5
R6
R16
!i122 46
l18
L16 7
Vkh__V:kfQKJZBb1OzMIVl1
!s100 MVaL@m^Uh?:EIM1U1i8nV1
R9
32
R26
!i10b 1
R11
R27
R28
!i113 1
R14
R15
Emedian_comp
Z29 w1638105695
R2
R3
R4
R5
R6
!i122 47
R0
Z30 8C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/median_comp.vhd
Z31 FC:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/median_comp.vhd
l0
L9 1
V]560ZVbL6[5=@TJ2DP?Yj1
!s100 lm;P5KcZY33QJ@J=OlXHA1
R9
32
R26
!i10b 1
Z32 !s108 1638108290.000000
Z33 !s90 -reportprogress|300|-work|work|C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/median_comp.vhd|
Z34 !s107 C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/median_comp.vhd|
!i113 1
R14
R15
Aarc_median_comp
R2
R3
R4
R5
R6
R17
!i122 47
l18
L16 8
V:J>d[QD4g39YJzzhef^TD1
!s100 `iL1]:USSObHPP5?[zWd00
R9
32
R26
!i10b 1
R32
R33
R34
!i113 1
R14
R15
Eraw2mif
Z35 w1638108283
Z36 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R3
R4
R5
R6
!i122 48
R0
Z37 8C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/raw2mif.vhd
Z38 FC:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/raw2mif.vhd
l0
L8 1
VUR0oQ5a4`EGN;3jTf:j411
!s100 CD4Efo3BZD;PGJPEP:kR[3
R9
32
R26
!i10b 1
R32
Z39 !s90 -reportprogress|300|-work|work|C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/raw2mif.vhd|
Z40 !s107 C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/raw2mif.vhd|
!i113 1
R14
R15
Aarc_raw2mif
R36
R3
R4
R5
R6
DEx4 work 7 raw2mif 0 22 UR0oQ5a4`EGN;3jTf:j411
!i122 48
l60
L22 155
VE5DR;h80dI:5^>1B53BB91
!s100 6UL6mG:1U=TG07AHWS>=d3
R9
32
R26
!i10b 1
R32
R39
R40
!i113 1
R14
R15
Erom_r_1280_256
Z41 w1638107669
Z42 DPx9 altera_mf 20 altera_mf_components 0 22 BN6nPmY:UEbXa[^5b@FTW1
R5
R6
!i122 49
R0
Z43 8C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/ROM_R_1280_256.vhd
Z44 FC:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/ROM_R_1280_256.vhd
l0
L43 1
Vb@^i;1]oBE;IYI3H0;;FP2
!s100 IRjU2nlfZ<f6;?o_1C0Gm0
R9
32
R26
!i10b 1
R32
Z45 !s90 -reportprogress|300|-work|work|C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/ROM_R_1280_256.vhd|
Z46 !s107 C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/project/ROM_R_1280_256.vhd|
!i113 1
R14
R15
Asyn
R42
R5
R6
Z47 DEx4 work 14 rom_r_1280_256 0 22 b@^i;1]oBE;IYI3H0;;FP2
!i122 49
l58
Z48 L54 33
Z49 VGjkX@bc]S4CLMeL_>hTiX3
Z50 !s100 <S`l9`FoW9PzG8@;jm;6@0
R9
32
R26
!i10b 1
R32
R45
R46
!i113 1
R14
R15
