Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /softwares/Linux/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 9c174caf2e454f1da3adae1457316c9f --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot up_counter_tb_behav xil_defaultlib.up_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.Threebit_counter
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.up_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot up_counter_tb_behav
