

================================================================
== Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Tue May 20 21:00:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      328|      328|  3.280 us|  3.280 us|  327|  327|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      326|      326|        39|         32|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 32, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 42 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln45_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln45_1"   --->   Operation 43 'read' 'sext_ln45_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%hidden_pos_load_29_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_29_cast"   --->   Operation 44 'read' 'hidden_pos_load_29_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%hidden_pos_load_28_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_28_cast"   --->   Operation 45 'read' 'hidden_pos_load_28_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%hidden_pos_load_27_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_27_cast"   --->   Operation 46 'read' 'hidden_pos_load_27_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%hidden_pos_load_26_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_26_cast"   --->   Operation 47 'read' 'hidden_pos_load_26_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%hidden_pos_load_25_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_25_cast"   --->   Operation 48 'read' 'hidden_pos_load_25_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%hidden_pos_load_24_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_24_cast"   --->   Operation 49 'read' 'hidden_pos_load_24_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%hidden_pos_load_23_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_23_cast"   --->   Operation 50 'read' 'hidden_pos_load_23_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%hidden_pos_load_22_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_22_cast"   --->   Operation 51 'read' 'hidden_pos_load_22_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%hidden_pos_load_21_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_21_cast"   --->   Operation 52 'read' 'hidden_pos_load_21_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%hidden_pos_load_20_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_20_cast"   --->   Operation 53 'read' 'hidden_pos_load_20_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%hidden_pos_load_19_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_19_cast"   --->   Operation 54 'read' 'hidden_pos_load_19_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%hidden_pos_load_18_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_18_cast"   --->   Operation 55 'read' 'hidden_pos_load_18_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%hidden_pos_load_17_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_17_cast"   --->   Operation 56 'read' 'hidden_pos_load_17_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%hidden_pos_load_16_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_16_cast"   --->   Operation 57 'read' 'hidden_pos_load_16_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%hidden_pos_load_15_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_15_cast"   --->   Operation 58 'read' 'hidden_pos_load_15_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%hidden_pos_load_14_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_14_cast"   --->   Operation 59 'read' 'hidden_pos_load_14_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%hidden_pos_load_13_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_13_cast"   --->   Operation 60 'read' 'hidden_pos_load_13_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%hidden_pos_load_12_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_12_cast"   --->   Operation 61 'read' 'hidden_pos_load_12_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%hidden_pos_load_11_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_11_cast"   --->   Operation 62 'read' 'hidden_pos_load_11_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%hidden_pos_load_10_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_10_cast"   --->   Operation 63 'read' 'hidden_pos_load_10_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%hidden_pos_load_9_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_9_cast"   --->   Operation 64 'read' 'hidden_pos_load_9_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%hidden_pos_load_8_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_8_cast"   --->   Operation 65 'read' 'hidden_pos_load_8_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%hidden_pos_load_7_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_7_cast"   --->   Operation 66 'read' 'hidden_pos_load_7_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%hidden_pos_load_6_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_6_cast"   --->   Operation 67 'read' 'hidden_pos_load_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%hidden_pos_load_5_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_5_cast"   --->   Operation 68 'read' 'hidden_pos_load_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%hidden_pos_load_4_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_4_cast"   --->   Operation 69 'read' 'hidden_pos_load_4_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%hidden_pos_load_3_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_3_cast"   --->   Operation 70 'read' 'hidden_pos_load_3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%hidden_pos_load_2_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_2_cast"   --->   Operation 71 'read' 'hidden_pos_load_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%hidden_pos_load_1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_1_cast"   --->   Operation 72 'read' 'hidden_pos_load_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%hidden_pos_load_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_cast"   --->   Operation 73 'read' 'hidden_pos_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%hidden_load_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_load_cast"   --->   Operation 74 'read' 'hidden_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%W2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W2"   --->   Operation 75 'read' 'W2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln45_1_cast = sext i2 %sext_ln45_1_read"   --->   Operation 76 'sext' 'sext_ln45_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%hidden_pos_load_29_cast_cast = sext i2 %hidden_pos_load_29_cast_read"   --->   Operation 77 'sext' 'hidden_pos_load_29_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%hidden_pos_load_28_cast_cast = sext i2 %hidden_pos_load_28_cast_read"   --->   Operation 78 'sext' 'hidden_pos_load_28_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%hidden_pos_load_27_cast_cast = sext i2 %hidden_pos_load_27_cast_read"   --->   Operation 79 'sext' 'hidden_pos_load_27_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%hidden_pos_load_26_cast_cast = sext i2 %hidden_pos_load_26_cast_read"   --->   Operation 80 'sext' 'hidden_pos_load_26_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%hidden_pos_load_25_cast_cast = sext i2 %hidden_pos_load_25_cast_read"   --->   Operation 81 'sext' 'hidden_pos_load_25_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%hidden_pos_load_24_cast_cast = sext i2 %hidden_pos_load_24_cast_read"   --->   Operation 82 'sext' 'hidden_pos_load_24_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%hidden_pos_load_23_cast_cast = sext i2 %hidden_pos_load_23_cast_read"   --->   Operation 83 'sext' 'hidden_pos_load_23_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%hidden_pos_load_22_cast_cast = sext i2 %hidden_pos_load_22_cast_read"   --->   Operation 84 'sext' 'hidden_pos_load_22_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%hidden_pos_load_21_cast_cast = sext i2 %hidden_pos_load_21_cast_read"   --->   Operation 85 'sext' 'hidden_pos_load_21_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%hidden_pos_load_20_cast_cast = sext i2 %hidden_pos_load_20_cast_read"   --->   Operation 86 'sext' 'hidden_pos_load_20_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%hidden_pos_load_19_cast_cast = sext i2 %hidden_pos_load_19_cast_read"   --->   Operation 87 'sext' 'hidden_pos_load_19_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%hidden_pos_load_18_cast_cast = sext i2 %hidden_pos_load_18_cast_read"   --->   Operation 88 'sext' 'hidden_pos_load_18_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%hidden_pos_load_17_cast_cast = sext i2 %hidden_pos_load_17_cast_read"   --->   Operation 89 'sext' 'hidden_pos_load_17_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%hidden_pos_load_16_cast_cast = sext i2 %hidden_pos_load_16_cast_read"   --->   Operation 90 'sext' 'hidden_pos_load_16_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%hidden_pos_load_15_cast_cast = sext i2 %hidden_pos_load_15_cast_read"   --->   Operation 91 'sext' 'hidden_pos_load_15_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%hidden_pos_load_14_cast_cast = sext i2 %hidden_pos_load_14_cast_read"   --->   Operation 92 'sext' 'hidden_pos_load_14_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%hidden_pos_load_13_cast_cast = sext i2 %hidden_pos_load_13_cast_read"   --->   Operation 93 'sext' 'hidden_pos_load_13_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%hidden_pos_load_12_cast_cast = sext i2 %hidden_pos_load_12_cast_read"   --->   Operation 94 'sext' 'hidden_pos_load_12_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%hidden_pos_load_11_cast_cast = sext i2 %hidden_pos_load_11_cast_read"   --->   Operation 95 'sext' 'hidden_pos_load_11_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%hidden_pos_load_10_cast_cast = sext i2 %hidden_pos_load_10_cast_read"   --->   Operation 96 'sext' 'hidden_pos_load_10_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%hidden_pos_load_9_cast_cast = sext i2 %hidden_pos_load_9_cast_read"   --->   Operation 97 'sext' 'hidden_pos_load_9_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%hidden_pos_load_8_cast_cast = sext i2 %hidden_pos_load_8_cast_read"   --->   Operation 98 'sext' 'hidden_pos_load_8_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%hidden_pos_load_7_cast_cast = sext i2 %hidden_pos_load_7_cast_read"   --->   Operation 99 'sext' 'hidden_pos_load_7_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%hidden_pos_load_6_cast_cast = sext i2 %hidden_pos_load_6_cast_read"   --->   Operation 100 'sext' 'hidden_pos_load_6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%hidden_pos_load_5_cast_cast = sext i2 %hidden_pos_load_5_cast_read"   --->   Operation 101 'sext' 'hidden_pos_load_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%hidden_pos_load_4_cast_cast = sext i2 %hidden_pos_load_4_cast_read"   --->   Operation 102 'sext' 'hidden_pos_load_4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%hidden_pos_load_3_cast_cast = sext i2 %hidden_pos_load_3_cast_read"   --->   Operation 103 'sext' 'hidden_pos_load_3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%hidden_pos_load_2_cast_cast = sext i2 %hidden_pos_load_2_cast_read"   --->   Operation 104 'sext' 'hidden_pos_load_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%hidden_pos_load_1_cast_cast = sext i2 %hidden_pos_load_1_cast_read"   --->   Operation 105 'sext' 'hidden_pos_load_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%hidden_pos_load_cast_cast = sext i2 %hidden_pos_load_cast_read"   --->   Operation 106 'sext' 'hidden_pos_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%hidden_load_cast_cast = sext i2 %hidden_load_cast_read"   --->   Operation 107 'sext' 'hidden_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.61ns)   --->   "%store_ln45 = store i4 0, i4 %k" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 109 'store' 'store_ln45' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i76"   --->   Operation 110 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%k_2 = load i4 %k" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 111 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %WEIGHTS"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.77ns)   --->   "%icmp_ln45 = icmp_eq  i4 %k_2, i4 10" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 113 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (1.77ns)   --->   "%add_ln45 = add i4 %k_2, i4 1" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 114 'add' 'add_ln45' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.body.i76.split, void %_Z13forwardOutputPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_PA32_S2_.exit.exitStub" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 115 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %W2_read" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 116 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.61ns)   --->   "%store_ln45 = store i4 %add_ln45, i4 %k" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 117 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 118 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 118 'read' 'WEIGHTS_addr_read' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i8 %WEIGHTS_addr_read" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 119 'sext' 'sext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 120 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_1)   --->   "%sum = mul i10 %sext_ln48, i10 %hidden_load_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 120 'mul' 'sum' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_32 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 121 'read' 'WEIGHTS_addr_read_32' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 122 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_1)   --->   "%sum = mul i10 %sext_ln48, i10 %hidden_load_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 122 'mul' 'sum' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i8 %WEIGHTS_addr_read_32" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 123 'sext' 'sext_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (4.37ns)   --->   "%mul_ln48 = mul i10 %sext_ln48_1, i10 %hidden_pos_load_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 124 'mul' 'mul_ln48' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_33 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 125 'read' 'WEIGHTS_addr_read_33' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_1)   --->   "%sum = mul i10 %sext_ln48, i10 %hidden_load_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 126 'mul' 'sum' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln48_2 = sext i8 %WEIGHTS_addr_read_33" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 127 'sext' 'sext_ln48_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (4.37ns)   --->   "%mul_ln48_1 = mul i10 %sext_ln48_2, i10 %hidden_pos_load_1_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 128 'mul' 'mul_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_34 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 129 'read' 'WEIGHTS_addr_read_34' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 130 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_1 = add i10 %mul_ln48, i10 %sum" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 130 'add' 'add_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln48_3 = sext i8 %WEIGHTS_addr_read_34" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 131 'sext' 'sext_ln48_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_6 : Operation 132 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_2)   --->   "%mul_ln48_2 = mul i10 %sext_ln48_3, i10 %hidden_pos_load_2_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 132 'mul' 'mul_ln48_2' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_35 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 133 'read' 'WEIGHTS_addr_read_35' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 134 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_1 = add i10 %mul_ln48, i10 %sum" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 134 'add' 'add_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 135 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_2)   --->   "%mul_ln48_2 = mul i10 %sext_ln48_3, i10 %hidden_pos_load_2_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 135 'mul' 'mul_ln48_2' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln48_4 = sext i8 %WEIGHTS_addr_read_35" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 136 'sext' 'sext_ln48_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (4.37ns)   --->   "%mul_ln48_3 = mul i10 %sext_ln48_4, i10 %hidden_pos_load_3_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 137 'mul' 'mul_ln48_3' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_36 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 138 'read' 'WEIGHTS_addr_read_36' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 326 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 326 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 1.61>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_2)   --->   "%mul_ln48_2 = mul i10 %sext_ln48_3, i10 %hidden_pos_load_2_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 139 'mul' 'mul_ln48_2' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln48_5 = sext i8 %WEIGHTS_addr_read_36" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 140 'sext' 'sext_ln48_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 141 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_4)   --->   "%mul_ln48_4 = mul i10 %sext_ln48_5, i10 %hidden_pos_load_4_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 141 'mul' 'mul_ln48_4' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 142 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_37 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 142 'read' 'WEIGHTS_addr_read_37' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 143 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_2 = add i10 %mul_ln48_1, i10 %mul_ln48_2" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 143 'add' 'add_ln48_2' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 144 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_4)   --->   "%mul_ln48_4 = mul i10 %sext_ln48_5, i10 %hidden_pos_load_4_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 144 'mul' 'mul_ln48_4' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln48_6 = sext i8 %WEIGHTS_addr_read_37" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 145 'sext' 'sext_ln48_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (4.37ns)   --->   "%mul_ln48_5 = mul i10 %sext_ln48_6, i10 %hidden_pos_load_5_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 146 'mul' 'mul_ln48_5' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_38 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 147 'read' 'WEIGHTS_addr_read_38' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln48_32 = sext i10 %add_ln48_1" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 148 'sext' 'sext_ln48_32' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 149 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_2 = add i10 %mul_ln48_1, i10 %mul_ln48_2" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 149 'add' 'add_ln48_2' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln48_33 = sext i10 %add_ln48_2" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 150 'sext' 'sext_ln48_33' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (2.12ns)   --->   "%add_ln48_3 = add i11 %sext_ln48_33, i11 %sext_ln48_32" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 151 'add' 'add_ln48_3' <Predicate = (!icmp_ln45)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 152 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_4)   --->   "%mul_ln48_4 = mul i10 %sext_ln48_5, i10 %hidden_pos_load_4_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 152 'mul' 'mul_ln48_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln48_7 = sext i8 %WEIGHTS_addr_read_38" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 153 'sext' 'sext_ln48_7' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 154 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_5)   --->   "%mul_ln48_6 = mul i10 %sext_ln48_7, i10 %hidden_pos_load_6_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 154 'mul' 'mul_ln48_6' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 155 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_39 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 155 'read' 'WEIGHTS_addr_read_39' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 156 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_4 = add i10 %mul_ln48_3, i10 %mul_ln48_4" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 156 'add' 'add_ln48_4' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 157 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_5)   --->   "%mul_ln48_6 = mul i10 %sext_ln48_7, i10 %hidden_pos_load_6_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 157 'mul' 'mul_ln48_6' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln48_8 = sext i8 %WEIGHTS_addr_read_39" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 158 'sext' 'sext_ln48_8' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (4.37ns)   --->   "%mul_ln48_7 = mul i10 %sext_ln48_8, i10 %hidden_pos_load_7_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 159 'mul' 'mul_ln48_7' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_40 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 160 'read' 'WEIGHTS_addr_read_40' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 161 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_4 = add i10 %mul_ln48_3, i10 %mul_ln48_4" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 161 'add' 'add_ln48_4' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 162 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_5)   --->   "%mul_ln48_6 = mul i10 %sext_ln48_7, i10 %hidden_pos_load_6_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 162 'mul' 'mul_ln48_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln48_9 = sext i8 %WEIGHTS_addr_read_40" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 163 'sext' 'sext_ln48_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_12 : Operation 164 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_8)   --->   "%mul_ln48_8 = mul i10 %sext_ln48_9, i10 %hidden_pos_load_8_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 164 'mul' 'mul_ln48_8' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 165 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_41 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 165 'read' 'WEIGHTS_addr_read_41' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 166 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_5 = add i10 %mul_ln48_5, i10 %mul_ln48_6" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 166 'add' 'add_ln48_5' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 167 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_8)   --->   "%mul_ln48_8 = mul i10 %sext_ln48_9, i10 %hidden_pos_load_8_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 167 'mul' 'mul_ln48_8' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln48_10 = sext i8 %WEIGHTS_addr_read_41" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 168 'sext' 'sext_ln48_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (4.37ns)   --->   "%mul_ln48_9 = mul i10 %sext_ln48_10, i10 %hidden_pos_load_9_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 169 'mul' 'mul_ln48_9' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_42 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 170 'read' 'WEIGHTS_addr_read_42' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln48_34 = sext i11 %add_ln48_3" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 171 'sext' 'sext_ln48_34' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln48_35 = sext i10 %add_ln48_4" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 172 'sext' 'sext_ln48_35' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_13 : Operation 173 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_5 = add i10 %mul_ln48_5, i10 %mul_ln48_6" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 173 'add' 'add_ln48_5' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln48_36 = sext i10 %add_ln48_5" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 174 'sext' 'sext_ln48_36' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (2.12ns)   --->   "%add_ln48_6 = add i11 %sext_ln48_36, i11 %sext_ln48_35" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 175 'add' 'add_ln48_6' <Predicate = (!icmp_ln45)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln48_37 = sext i11 %add_ln48_6" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 176 'sext' 'sext_ln48_37' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (2.12ns)   --->   "%add_ln48_7 = add i12 %sext_ln48_37, i12 %sext_ln48_34" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 177 'add' 'add_ln48_7' <Predicate = (!icmp_ln45)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_8)   --->   "%mul_ln48_8 = mul i10 %sext_ln48_9, i10 %hidden_pos_load_8_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 178 'mul' 'mul_ln48_8' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln48_11 = sext i8 %WEIGHTS_addr_read_42" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 179 'sext' 'sext_ln48_11' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 180 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_9)   --->   "%mul_ln48_10 = mul i10 %sext_ln48_11, i10 %hidden_pos_load_10_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 180 'mul' 'mul_ln48_10' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 181 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_43 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 181 'read' 'WEIGHTS_addr_read_43' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 182 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_8 = add i10 %mul_ln48_7, i10 %mul_ln48_8" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 182 'add' 'add_ln48_8' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 183 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_9)   --->   "%mul_ln48_10 = mul i10 %sext_ln48_11, i10 %hidden_pos_load_10_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 183 'mul' 'mul_ln48_10' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln48_12 = sext i8 %WEIGHTS_addr_read_43" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 184 'sext' 'sext_ln48_12' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (4.37ns)   --->   "%mul_ln48_11 = mul i10 %sext_ln48_12, i10 %hidden_pos_load_11_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 185 'mul' 'mul_ln48_11' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_44 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 186 'read' 'WEIGHTS_addr_read_44' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 187 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_8 = add i10 %mul_ln48_7, i10 %mul_ln48_8" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 187 'add' 'add_ln48_8' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 188 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_9)   --->   "%mul_ln48_10 = mul i10 %sext_ln48_11, i10 %hidden_pos_load_10_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 188 'mul' 'mul_ln48_10' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln48_13 = sext i8 %WEIGHTS_addr_read_44" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 189 'sext' 'sext_ln48_13' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 190 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_11)   --->   "%mul_ln48_12 = mul i10 %sext_ln48_13, i10 %hidden_pos_load_12_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 190 'mul' 'mul_ln48_12' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 191 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_45 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 191 'read' 'WEIGHTS_addr_read_45' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 192 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_9 = add i10 %mul_ln48_9, i10 %mul_ln48_10" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 192 'add' 'add_ln48_9' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 193 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_11)   --->   "%mul_ln48_12 = mul i10 %sext_ln48_13, i10 %hidden_pos_load_12_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 193 'mul' 'mul_ln48_12' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln48_14 = sext i8 %WEIGHTS_addr_read_45" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 194 'sext' 'sext_ln48_14' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (4.37ns)   --->   "%mul_ln48_13 = mul i10 %sext_ln48_14, i10 %hidden_pos_load_13_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 195 'mul' 'mul_ln48_13' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 196 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_46 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 196 'read' 'WEIGHTS_addr_read_46' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln48_38 = sext i10 %add_ln48_8" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 197 'sext' 'sext_ln48_38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 198 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_9 = add i10 %mul_ln48_9, i10 %mul_ln48_10" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 198 'add' 'add_ln48_9' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln48_39 = sext i10 %add_ln48_9" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 199 'sext' 'sext_ln48_39' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (2.12ns)   --->   "%add_ln48_10 = add i11 %sext_ln48_39, i11 %sext_ln48_38" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 200 'add' 'add_ln48_10' <Predicate = (!icmp_ln45)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_11)   --->   "%mul_ln48_12 = mul i10 %sext_ln48_13, i10 %hidden_pos_load_12_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 201 'mul' 'mul_ln48_12' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln48_15 = sext i8 %WEIGHTS_addr_read_46" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 202 'sext' 'sext_ln48_15' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_18 : Operation 203 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_12)   --->   "%mul_ln48_14 = mul i10 %sext_ln48_15, i10 %hidden_pos_load_14_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 203 'mul' 'mul_ln48_14' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 204 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_47 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 204 'read' 'WEIGHTS_addr_read_47' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 205 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_11 = add i10 %mul_ln48_11, i10 %mul_ln48_12" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 205 'add' 'add_ln48_11' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 206 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_12)   --->   "%mul_ln48_14 = mul i10 %sext_ln48_15, i10 %hidden_pos_load_14_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 206 'mul' 'mul_ln48_14' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln48_16 = sext i8 %WEIGHTS_addr_read_47" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 207 'sext' 'sext_ln48_16' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (4.37ns)   --->   "%mul_ln48_15 = mul i10 %sext_ln48_16, i10 %hidden_pos_load_15_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 208 'mul' 'mul_ln48_15' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_48 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 209 'read' 'WEIGHTS_addr_read_48' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 210 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_11 = add i10 %mul_ln48_11, i10 %mul_ln48_12" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 210 'add' 'add_ln48_11' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 211 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_12)   --->   "%mul_ln48_14 = mul i10 %sext_ln48_15, i10 %hidden_pos_load_14_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 211 'mul' 'mul_ln48_14' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln48_17 = sext i8 %WEIGHTS_addr_read_48" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 212 'sext' 'sext_ln48_17' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_20 : Operation 213 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_16)   --->   "%mul_ln48_16 = mul i10 %sext_ln48_17, i10 %hidden_pos_load_16_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 213 'mul' 'mul_ln48_16' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 214 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_49 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 214 'read' 'WEIGHTS_addr_read_49' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 215 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_12 = add i10 %mul_ln48_13, i10 %mul_ln48_14" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 215 'add' 'add_ln48_12' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 216 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_16)   --->   "%mul_ln48_16 = mul i10 %sext_ln48_17, i10 %hidden_pos_load_16_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 216 'mul' 'mul_ln48_16' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln48_18 = sext i8 %WEIGHTS_addr_read_49" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 217 'sext' 'sext_ln48_18' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (4.37ns)   --->   "%mul_ln48_17 = mul i10 %sext_ln48_18, i10 %hidden_pos_load_17_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 218 'mul' 'mul_ln48_17' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 219 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_50 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 219 'read' 'WEIGHTS_addr_read_50' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln48_40 = sext i11 %add_ln48_10" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 220 'sext' 'sext_ln48_40' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln48_41 = sext i10 %add_ln48_11" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 221 'sext' 'sext_ln48_41' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_21 : Operation 222 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_12 = add i10 %mul_ln48_13, i10 %mul_ln48_14" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 222 'add' 'add_ln48_12' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln48_42 = sext i10 %add_ln48_12" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 223 'sext' 'sext_ln48_42' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (2.12ns)   --->   "%add_ln48_13 = add i11 %sext_ln48_42, i11 %sext_ln48_41" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 224 'add' 'add_ln48_13' <Predicate = (!icmp_ln45)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln48_43 = sext i11 %add_ln48_13" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 225 'sext' 'sext_ln48_43' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (2.12ns)   --->   "%add_ln48_14 = add i12 %sext_ln48_43, i12 %sext_ln48_40" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 226 'add' 'add_ln48_14' <Predicate = (!icmp_ln45)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 227 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_16)   --->   "%mul_ln48_16 = mul i10 %sext_ln48_17, i10 %hidden_pos_load_16_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 227 'mul' 'mul_ln48_16' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln48_19 = sext i8 %WEIGHTS_addr_read_50" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 228 'sext' 'sext_ln48_19' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_22 : Operation 229 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_17)   --->   "%mul_ln48_18 = mul i10 %sext_ln48_19, i10 %hidden_pos_load_18_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 229 'mul' 'mul_ln48_18' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 230 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_51 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 230 'read' 'WEIGHTS_addr_read_51' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 231 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_16 = add i10 %mul_ln48_15, i10 %mul_ln48_16" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 231 'add' 'add_ln48_16' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 232 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_17)   --->   "%mul_ln48_18 = mul i10 %sext_ln48_19, i10 %hidden_pos_load_18_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 232 'mul' 'mul_ln48_18' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln48_20 = sext i8 %WEIGHTS_addr_read_51" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 233 'sext' 'sext_ln48_20' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (4.37ns)   --->   "%mul_ln48_19 = mul i10 %sext_ln48_20, i10 %hidden_pos_load_19_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 234 'mul' 'mul_ln48_19' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_52 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 235 'read' 'WEIGHTS_addr_read_52' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 236 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_16 = add i10 %mul_ln48_15, i10 %mul_ln48_16" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 236 'add' 'add_ln48_16' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 237 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_17)   --->   "%mul_ln48_18 = mul i10 %sext_ln48_19, i10 %hidden_pos_load_18_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 237 'mul' 'mul_ln48_18' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln48_21 = sext i8 %WEIGHTS_addr_read_52" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 238 'sext' 'sext_ln48_21' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_24 : Operation 239 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_19)   --->   "%mul_ln48_20 = mul i10 %sext_ln48_21, i10 %hidden_pos_load_20_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 239 'mul' 'mul_ln48_20' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 240 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_53 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 240 'read' 'WEIGHTS_addr_read_53' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 241 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_17 = add i10 %mul_ln48_17, i10 %mul_ln48_18" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 241 'add' 'add_ln48_17' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 242 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_19)   --->   "%mul_ln48_20 = mul i10 %sext_ln48_21, i10 %hidden_pos_load_20_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 242 'mul' 'mul_ln48_20' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln48_22 = sext i8 %WEIGHTS_addr_read_53" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 243 'sext' 'sext_ln48_22' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (4.37ns)   --->   "%mul_ln48_21 = mul i10 %sext_ln48_22, i10 %hidden_pos_load_21_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 244 'mul' 'mul_ln48_21' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 245 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_54 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 245 'read' 'WEIGHTS_addr_read_54' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln48_44 = sext i10 %add_ln48_16" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 246 'sext' 'sext_ln48_44' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_25 : Operation 247 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_17 = add i10 %mul_ln48_17, i10 %mul_ln48_18" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 247 'add' 'add_ln48_17' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln48_45 = sext i10 %add_ln48_17" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 248 'sext' 'sext_ln48_45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_25 : Operation 249 [1/1] (2.12ns)   --->   "%add_ln48_18 = add i11 %sext_ln48_45, i11 %sext_ln48_44" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 249 'add' 'add_ln48_18' <Predicate = (!icmp_ln45)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 250 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_19)   --->   "%mul_ln48_20 = mul i10 %sext_ln48_21, i10 %hidden_pos_load_20_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 250 'mul' 'mul_ln48_20' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln48_23 = sext i8 %WEIGHTS_addr_read_54" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 251 'sext' 'sext_ln48_23' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_26 : Operation 252 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_20)   --->   "%mul_ln48_22 = mul i10 %sext_ln48_23, i10 %hidden_pos_load_22_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 252 'mul' 'mul_ln48_22' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 253 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_55 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 253 'read' 'WEIGHTS_addr_read_55' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 254 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_19 = add i10 %mul_ln48_19, i10 %mul_ln48_20" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 254 'add' 'add_ln48_19' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 255 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_20)   --->   "%mul_ln48_22 = mul i10 %sext_ln48_23, i10 %hidden_pos_load_22_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 255 'mul' 'mul_ln48_22' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln48_24 = sext i8 %WEIGHTS_addr_read_55" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 256 'sext' 'sext_ln48_24' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 257 [1/1] (4.37ns)   --->   "%mul_ln48_23 = mul i10 %sext_ln48_24, i10 %hidden_pos_load_23_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 257 'mul' 'mul_ln48_23' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 258 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_56 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 258 'read' 'WEIGHTS_addr_read_56' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 259 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_19 = add i10 %mul_ln48_19, i10 %mul_ln48_20" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 259 'add' 'add_ln48_19' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 260 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_20)   --->   "%mul_ln48_22 = mul i10 %sext_ln48_23, i10 %hidden_pos_load_22_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 260 'mul' 'mul_ln48_22' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln48_25 = sext i8 %WEIGHTS_addr_read_56" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 261 'sext' 'sext_ln48_25' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 262 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_23)   --->   "%mul_ln48_24 = mul i10 %sext_ln48_25, i10 %hidden_pos_load_24_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 262 'mul' 'mul_ln48_24' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 263 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_57 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 263 'read' 'WEIGHTS_addr_read_57' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 264 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_20 = add i10 %mul_ln48_21, i10 %mul_ln48_22" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 264 'add' 'add_ln48_20' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 265 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_23)   --->   "%mul_ln48_24 = mul i10 %sext_ln48_25, i10 %hidden_pos_load_24_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 265 'mul' 'mul_ln48_24' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln48_26 = sext i8 %WEIGHTS_addr_read_57" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 266 'sext' 'sext_ln48_26' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_29 : Operation 267 [1/1] (4.37ns)   --->   "%mul_ln48_25 = mul i10 %sext_ln48_26, i10 %hidden_pos_load_25_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 267 'mul' 'mul_ln48_25' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_58 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 268 'read' 'WEIGHTS_addr_read_58' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln48_47 = sext i10 %add_ln48_19" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 269 'sext' 'sext_ln48_47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_29 : Operation 270 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_20 = add i10 %mul_ln48_21, i10 %mul_ln48_22" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 270 'add' 'add_ln48_20' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln48_48 = sext i10 %add_ln48_20" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 271 'sext' 'sext_ln48_48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (2.12ns)   --->   "%add_ln48_21 = add i11 %sext_ln48_48, i11 %sext_ln48_47" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 272 'add' 'add_ln48_21' <Predicate = (!icmp_ln45)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 273 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_23)   --->   "%mul_ln48_24 = mul i10 %sext_ln48_25, i10 %hidden_pos_load_24_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 273 'mul' 'mul_ln48_24' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln48_27 = sext i8 %WEIGHTS_addr_read_58" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 274 'sext' 'sext_ln48_27' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_30 : Operation 275 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_24)   --->   "%mul_ln48_26 = mul i10 %sext_ln48_27, i10 %hidden_pos_load_26_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 275 'mul' 'mul_ln48_26' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 276 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_59 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 276 'read' 'WEIGHTS_addr_read_59' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 277 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_23 = add i10 %mul_ln48_23, i10 %mul_ln48_24" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 277 'add' 'add_ln48_23' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 278 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_24)   --->   "%mul_ln48_26 = mul i10 %sext_ln48_27, i10 %hidden_pos_load_26_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 278 'mul' 'mul_ln48_26' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln48_28 = sext i8 %WEIGHTS_addr_read_59" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 279 'sext' 'sext_ln48_28' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_31 : Operation 280 [1/1] (4.37ns)   --->   "%mul_ln48_27 = mul i10 %sext_ln48_28, i10 %hidden_pos_load_27_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 280 'mul' 'mul_ln48_27' <Predicate = (!icmp_ln45)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 281 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_60 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 281 'read' 'WEIGHTS_addr_read_60' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 282 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_23 = add i10 %mul_ln48_23, i10 %mul_ln48_24" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 282 'add' 'add_ln48_23' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 283 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_24)   --->   "%mul_ln48_26 = mul i10 %sext_ln48_27, i10 %hidden_pos_load_26_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 283 'mul' 'mul_ln48_26' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln48_29 = sext i8 %WEIGHTS_addr_read_60" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 284 'sext' 'sext_ln48_29' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_32 : Operation 285 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_26)   --->   "%mul_ln48_28 = mul i10 %sext_ln48_29, i10 %hidden_pos_load_28_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 285 'mul' 'mul_ln48_28' <Predicate = (!icmp_ln45)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 286 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_61 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 286 'read' 'WEIGHTS_addr_read_61' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 287 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_24 = add i10 %mul_ln48_25, i10 %mul_ln48_26" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 287 'add' 'add_ln48_24' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 288 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_26)   --->   "%mul_ln48_28 = mul i10 %sext_ln48_29, i10 %hidden_pos_load_28_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 288 'mul' 'mul_ln48_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln48_30 = sext i8 %WEIGHTS_addr_read_61" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 289 'sext' 'sext_ln48_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 290 [1/1] (4.37ns)   --->   "%mul_ln48_29 = mul i10 %sext_ln48_30, i10 %hidden_pos_load_29_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 290 'mul' 'mul_ln48_29' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 291 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_62 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 291 'read' 'WEIGHTS_addr_read_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln48_50 = sext i10 %add_ln48_23" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 292 'sext' 'sext_ln48_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 293 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_24 = add i10 %mul_ln48_25, i10 %mul_ln48_26" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 293 'add' 'add_ln48_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln48_51 = sext i10 %add_ln48_24" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 294 'sext' 'sext_ln48_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 295 [1/1] (2.12ns)   --->   "%add_ln48_25 = add i11 %sext_ln48_51, i11 %sext_ln48_50" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 295 'add' 'add_ln48_25' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.10>
ST_34 : Operation 296 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_26)   --->   "%mul_ln48_28 = mul i10 %sext_ln48_29, i10 %hidden_pos_load_28_cast_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 296 'mul' 'mul_ln48_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln48_31 = sext i8 %WEIGHTS_addr_read_62" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 297 'sext' 'sext_ln48_31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 298 [3/3] (1.45ns) (grouped into DSP with root node add_ln48_27)   --->   "%mul_ln48_30 = mul i10 %sext_ln48_31, i10 %sext_ln45_1_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 298 'mul' 'mul_ln48_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 299 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_26 = add i10 %mul_ln48_27, i10 %mul_ln48_28" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 299 'add' 'add_ln48_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 2.10>
ST_35 : Operation 300 [2/3] (1.45ns) (grouped into DSP with root node add_ln48_27)   --->   "%mul_ln48_30 = mul i10 %sext_ln48_31, i10 %sext_ln45_1_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 300 'mul' 'mul_ln48_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 301 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_26 = add i10 %mul_ln48_27, i10 %mul_ln48_28" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 301 'add' 'add_ln48_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 2.10>
ST_36 : Operation 302 [1/3] (0.00ns) (grouped into DSP with root node add_ln48_27)   --->   "%mul_ln48_30 = mul i10 %sext_ln48_31, i10 %sext_ln45_1_cast" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 302 'mul' 'mul_ln48_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 303 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_27 = add i10 %mul_ln48_29, i10 %mul_ln48_30" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 303 'add' 'add_ln48_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 6.34>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln48_52 = sext i11 %add_ln48_25" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 304 'sext' 'sext_ln48_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln48_53 = sext i10 %add_ln48_26" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 305 'sext' 'sext_ln48_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 306 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln48_27 = add i10 %mul_ln48_29, i10 %mul_ln48_30" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 306 'add' 'add_ln48_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln48_54 = sext i10 %add_ln48_27" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 307 'sext' 'sext_ln48_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (2.12ns)   --->   "%add_ln48_28 = add i11 %sext_ln48_54, i11 %sext_ln48_53" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 308 'add' 'add_ln48_28' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln48_55 = sext i11 %add_ln48_28" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 309 'sext' 'sext_ln48_55' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 310 [1/1] (2.12ns)   --->   "%add_ln48_29 = add i12 %sext_ln48_55, i12 %sext_ln48_52" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 310 'add' 'add_ln48_29' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.85>
ST_38 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln48_46 = sext i11 %add_ln48_18" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 311 'sext' 'sext_ln48_46' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln48_49 = sext i11 %add_ln48_21" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 312 'sext' 'sext_ln48_49' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_22 = add i12 %sext_ln48_49, i12 %sext_ln48_46" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 313 'add' 'add_ln48_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 314 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln48_30 = add i12 %add_ln48_29, i12 %add_ln48_22" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 314 'add' 'add_ln48_30' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 7.00>
ST_39 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i4 %k_2" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 315 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 316 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 316 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 317 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 317 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 318 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_15 = add i12 %add_ln48_14, i12 %add_ln48_7" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 319 'add' 'add_ln48_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 320 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln48 = add i12 %add_ln48_30, i12 %add_ln48_15" [../src/forward_fw.cpp:48->../src/forward_fw.cpp:129]   --->   Operation 320 'add' 'add_ln48' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 321 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln48, i32 11" [../src/forward_fw.cpp:7->../src/forward_fw.cpp:50->../src/forward_fw.cpp:129]   --->   Operation 321 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 322 [1/1] (0.99ns)   --->   "%select_ln7 = select i1 %tmp, i2 3, i2 1" [../src/forward_fw.cpp:7->../src/forward_fw.cpp:50->../src/forward_fw.cpp:129]   --->   Operation 322 'select' 'select_ln7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 323 [1/1] (0.00ns)   --->   "%out_pos_addr = getelementptr i2 %out_pos, i64 0, i64 %zext_ln45" [../src/forward_fw.cpp:50->../src/forward_fw.cpp:129]   --->   Operation 323 'getelementptr' 'out_pos_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 324 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln50 = store i2 %select_ln7, i4 %out_pos_addr" [../src/forward_fw.cpp:50->../src/forward_fw.cpp:129]   --->   Operation 324 'store' 'store_ln50' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 10> <RAM>
ST_39 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body.i76" [../src/forward_fw.cpp:45->../src/forward_fw.cpp:129]   --->   Operation 325 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.997ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln45', ../src/forward_fw.cpp:45->../src/forward_fw.cpp:129) of constant 0 on local variable 'k', ../src/forward_fw.cpp:45->../src/forward_fw.cpp:129 [103]  (1.610 ns)
	'load' operation 4 bit ('k', ../src/forward_fw.cpp:45->../src/forward_fw.cpp:129) on local variable 'k', ../src/forward_fw.cpp:45->../src/forward_fw.cpp:129 [106]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln45', ../src/forward_fw.cpp:45->../src/forward_fw.cpp:129) [108]  (1.777 ns)
	'store' operation 0 bit ('store_ln45', ../src/forward_fw.cpp:45->../src/forward_fw.cpp:129) of variable 'add_ln45', ../src/forward_fw.cpp:45->../src/forward_fw.cpp:129 on local variable 'k', ../src/forward_fw.cpp:45->../src/forward_fw.cpp:129 [272]  (1.610 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [117]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_32', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [120]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_33', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [123]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_34', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [126]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_35', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [129]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_36', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [132]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_37', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [135]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_38', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [138]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_39', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [141]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_40', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [144]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_41', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [147]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_42', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [150]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_43', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [153]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_44', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [156]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_45', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [159]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_46', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [162]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_47', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [165]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_48', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [168]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_49', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [171]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_50', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [174]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_51', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [177]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_52', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [180]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_53', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [183]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_54', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [186]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_55', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [189]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_56', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [192]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_57', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [195]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_58', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [198]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_59', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [201]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_60', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [204]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_61', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [207]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_62', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [210]  (7.300 ns)

 <State 34>: 2.100ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[259] ('mul_ln48_28', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [206]  (0.000 ns)
	'add' operation 10 bit of DSP[259] ('add_ln48_26', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [259]  (2.100 ns)

 <State 35>: 2.100ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[259] ('add_ln48_26', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [259]  (2.100 ns)

 <State 36>: 2.100ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[261] ('mul_ln48_30', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [212]  (0.000 ns)
	'add' operation 10 bit of DSP[261] ('add_ln48_27', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [261]  (2.100 ns)

 <State 37>: 6.349ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[261] ('add_ln48_27', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [261]  (2.100 ns)
	'add' operation 11 bit ('add_ln48_28', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [263]  (2.123 ns)
	'add' operation 12 bit ('add_ln48_29', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [265]  (2.127 ns)

 <State 38>: 3.857ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln48_22', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [252]  (0.000 ns)
	'add' operation 12 bit ('add_ln48_30', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [266]  (3.857 ns)

 <State 39>: 7.003ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln48_15', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [239]  (0.000 ns)
	'add' operation 12 bit ('add_ln48', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) [267]  (3.857 ns)
	'select' operation 2 bit ('select_ln7', ../src/forward_fw.cpp:7->../src/forward_fw.cpp:50->../src/forward_fw.cpp:129) [269]  (0.993 ns)
	'store' operation 0 bit ('store_ln50', ../src/forward_fw.cpp:50->../src/forward_fw.cpp:129) of variable 'select_ln7', ../src/forward_fw.cpp:7->../src/forward_fw.cpp:50->../src/forward_fw.cpp:129 on array 'out_pos' [271]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
