-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
-- 
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
-- 
-- System configuration name is AXI4MemoryModuleB4_TopLevel_AXI4MemoryModuleB4_axiSlave, clock frequency is 1Hz, Embedded
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

use work.Quokka.all;

entity AXI4MemoryModuleB4_TopLevel_AXI4MemoryModuleB4_axiSlave is
    port
    (
-- [BEGIN USER PORTS]
-- [END USER PORTS]

BoardSignals : in  BoardSignalsType;
M2S_AR_ARID : in  unsigned(8 downto 1);
M2S_AR_ARADDR : in  unsigned(32 downto 1);
M2S_AR_ARLEN : in  unsigned(8 downto 1);
M2S_AR_ARSIZE : in  unsigned(3 downto 1);
M2S_AR_ARBURST : in  unsigned(2 downto 1);
M2S_AR_ARLOCK : in  unsigned(2 downto 1);
M2S_AR_ARCACHE : in  unsigned(4 downto 1);
M2S_AR_ARPROT : in  unsigned(3 downto 1);
M2S_AR_ARQOS : in  unsigned(4 downto 1);
M2S_AR_ARREGION : in  unsigned(8 downto 1);
M2S_AR_ARUSER : in  unsigned(8 downto 1);
M2S_AR_ARVALID : in  std_logic;
M2S_R_RREADY : in  std_logic;
M2S_AW_AWID : in  unsigned(8 downto 1);
M2S_AW_AWADDR : in  unsigned(32 downto 1);
M2S_AW_AWLEN : in  unsigned(8 downto 1);
M2S_AW_AWSIZE : in  unsigned(3 downto 1);
M2S_AW_AWBURST : in  unsigned(2 downto 1);
M2S_AW_AWLOCK : in  unsigned(2 downto 1);
M2S_AW_AWCACHE : in  unsigned(4 downto 1);
M2S_AW_AWPROT : in  unsigned(3 downto 1);
M2S_AW_AWQOS : in  unsigned(4 downto 1);
M2S_AW_AWREGION : in  unsigned(8 downto 1);
M2S_AW_AWUSER : in  unsigned(8 downto 1);
M2S_AW_AWVALID : in  std_logic;
M2S_W_WID : in  unsigned(8 downto 1);
M2S_W_WDATA0 : in  unsigned(8 downto 1);
M2S_W_WDATA1 : in  unsigned(8 downto 1);
M2S_W_WDATA2 : in  unsigned(8 downto 1);
M2S_W_WDATA3 : in  unsigned(8 downto 1);
M2S_W_WSTRB : in  unsigned(4 downto 1);
M2S_W_WLAST : in  std_logic;
M2S_W_WUSER : in  unsigned(8 downto 1);
M2S_W_WVALID : in  std_logic;
M2S_B_BREADY : in  std_logic;
RDATA0 : in  unsigned(8 downto 1);
RDATA1 : in  unsigned(8 downto 1);
RDATA2 : in  unsigned(8 downto 1);
RDATA3 : in  unsigned(8 downto 1);
RACK : in  std_logic;
WACK : in  std_logic;
S2M_AR_ARREADY : out  std_logic;
S2M_AW_AWREADY : out  std_logic;
S2M_B_BID : out  unsigned(8 downto 1);
S2M_B_BRESP : out  unsigned(2 downto 1);
S2M_B_BUSER : out  unsigned(8 downto 1);
S2M_B_BVALID : out  std_logic;
S2M_R_RID : out  unsigned(8 downto 1);
S2M_R_RDATA0 : out  unsigned(8 downto 1);
S2M_R_RDATA1 : out  unsigned(8 downto 1);
S2M_R_RDATA2 : out  unsigned(8 downto 1);
S2M_R_RDATA3 : out  unsigned(8 downto 1);
S2M_R_RRESP : out  unsigned(2 downto 1);
S2M_R_RLAST : out  std_logic;
S2M_R_RUSER : out  unsigned(8 downto 1);
S2M_R_RVALID : out  std_logic;
S2M_W_WREADY : out  std_logic;
WSTRB : out  unsigned(4 downto 1);
WDATA0 : out  unsigned(8 downto 1);
WDATA1 : out  unsigned(8 downto 1);
WDATA2 : out  unsigned(8 downto 1);
WDATA3 : out  unsigned(8 downto 1);
WVALID : out  std_logic;
RVALID : out  std_logic;
ARADDR : out  unsigned(32 downto 1);
AWADDR : out  unsigned(32 downto 1)
    );
end entity;

-- FSM summary
-- Packages
architecture rtl of AXI4MemoryModuleB4_TopLevel_AXI4MemoryModuleB4_axiSlave is
-- [BEGIN USER SIGNALS]
-- [END USER SIGNALS]
constant HiSignal : std_logic := '1';
constant LoSignal : std_logic := '0';
constant Zero : std_logic := '0';
constant One : std_logic := '1';
constant true : std_logic := '1';
constant false : std_logic := '0';
constant size : unsigned(1 downto 0)  := "10";
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F22T43_Expr : std_logic := '0';
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L87F17L89T18_AXI4NonBufferedSlaveModule_L88F41T61_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F22T42_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L92F17L97T18_AXI4NonBufferedSlaveModule_L94F21L96T22_AXI4NonBufferedSlaveModule_L95F45T63_Expr : unsigned(1 downto 0)  := "10";
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F22T40_Expr : unsigned(1 downto 0)  := "10";
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L102F45T65_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L106F17L108T18_AXI4NonBufferedSlaveModule_L107F41T61_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F22T44_Expr : std_logic := '0';
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L115F17L117T18_AXI4NonBufferedSlaveModule_L116F42T63_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F22T43_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L120F17L123T18_AXI4NonBufferedSlaveModule_L122F46T65_Expr : unsigned(1 downto 0)  := "10";
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F22T41_Expr : unsigned(1 downto 0)  := "10";
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L128F46T67_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L132F17L134T18_AXI4NonBufferedSlaveModule_L133F42T63_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L42F44T64_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L48F43T61_Expr : unsigned(1 downto 0)  := "10";
constant AXI4NonBufferedSlaveModule_L50F25T37_Expr : std_logic := '0';
constant AXI4_S_R_L18F29T33_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L54F45T66_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L58F44T65_Expr : std_logic := '1';
constant AXI4NonBufferedSlaveModule_L63F25T37_Expr : std_logic := '0';
constant AXI4NonBufferedSlaveModule_L65F44T63_Expr : unsigned(1 downto 0)  := "10";
signal Inputs_M2S_AR_ARID : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_AR_ARADDR : unsigned(31 downto 0) := (others => '0');
signal Inputs_M2S_AR_ARLEN : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_AR_ARSIZE : unsigned(2 downto 0) := (others => '0');
signal Inputs_M2S_AR_ARBURST : unsigned(1 downto 0) := (others => '0');
signal Inputs_M2S_AR_ARLOCK : unsigned(1 downto 0) := (others => '0');
signal Inputs_M2S_AR_ARCACHE : unsigned(3 downto 0) := (others => '0');
signal Inputs_M2S_AR_ARPROT : unsigned(2 downto 0) := (others => '0');
signal Inputs_M2S_AR_ARQOS : unsigned(3 downto 0) := (others => '0');
signal Inputs_M2S_AR_ARREGION : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_AR_ARUSER : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_AR_ARVALID : std_logic := '0';
signal Inputs_M2S_R_RREADY : std_logic := '0';
signal Inputs_M2S_AW_AWID : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_AW_AWADDR : unsigned(31 downto 0) := (others => '0');
signal Inputs_M2S_AW_AWLEN : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_AW_AWSIZE : unsigned(2 downto 0) := (others => '0');
signal Inputs_M2S_AW_AWBURST : unsigned(1 downto 0) := (others => '0');
signal Inputs_M2S_AW_AWLOCK : unsigned(1 downto 0) := (others => '0');
signal Inputs_M2S_AW_AWCACHE : unsigned(3 downto 0) := (others => '0');
signal Inputs_M2S_AW_AWPROT : unsigned(2 downto 0) := (others => '0');
signal Inputs_M2S_AW_AWQOS : unsigned(3 downto 0) := (others => '0');
signal Inputs_M2S_AW_AWREGION : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_AW_AWUSER : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_AW_AWVALID : std_logic := '0';
signal Inputs_M2S_W_WID : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_W_WDATA0 : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_W_WDATA1 : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_W_WDATA2 : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_W_WDATA3 : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_W_WSTRB : unsigned(3 downto 0) := (others => '0');
signal Inputs_M2S_W_WLAST : std_logic := '0';
signal Inputs_M2S_W_WUSER : unsigned(7 downto 0) := (others => '0');
signal Inputs_M2S_W_WVALID : std_logic := '0';
signal Inputs_M2S_B_BREADY : std_logic := '0';
signal Inputs_RDATA0 : unsigned(7 downto 0) := (others => '0');
signal Inputs_RDATA1 : unsigned(7 downto 0) := (others => '0');
signal Inputs_RDATA2 : unsigned(7 downto 0) := (others => '0');
signal Inputs_RDATA3 : unsigned(7 downto 0) := (others => '0');
signal Inputs_RACK : std_logic := '0';
signal Inputs_WACK : std_logic := '0';
signal NextState_readFSM : unsigned(1 downto 0) := (others => '0');
signal NextState_writeFSM : unsigned(1 downto 0) := (others => '0');
signal axiWE : std_logic := '0';
signal axiRE : std_logic := '0';
signal State_readFSM : unsigned(1 downto 0)  := "00";
constant State_readFSMDefault : unsigned(1 downto 0)  := "00";
signal State_writeFSM : unsigned(1 downto 0)  := "00";
constant State_writeFSMDefault : unsigned(1 downto 0)  := "00";
signal AXI4NonBufferedSlaveModule_L69F23T67_Expr : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L69F23T67_Expr_1 : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L69F23T67_Expr_2 : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr_1 : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr_2 : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr_1 : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr_2 : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L48F26T76_Expr : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L48F26T76_Expr_1 : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L48F26T76_Expr_2 : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L58F26T80_Expr : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L58F26T80_Expr_1 : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L58F26T80_Expr_2 : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_Case : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_CaseLhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_CaseRhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_Case : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_CaseLhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_CaseRhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_Case : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_CaseLhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_CaseRhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_Case : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_CaseLhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_CaseRhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_Case : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_CaseLhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_CaseRhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_Case : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_CaseLhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_CaseRhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L42F27T64_Expr : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L42F27T64_ExprLhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L42F27T64_ExprRhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L48F26T61_Expr : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L48F26T61_ExprLhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L48F26T61_ExprRhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L54F27T66_Expr : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L54F27T66_ExprLhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L54F27T66_ExprRhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L58F26T65_Expr : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L58F26T65_ExprLhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L58F26T65_ExprRhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L65F26T63_Expr : std_logic := '0';
signal AXI4NonBufferedSlaveModule_L65F26T63_ExprLhs : signed(2 downto 0)  := "000";
signal AXI4NonBufferedSlaveModule_L65F26T63_ExprRhs : signed(2 downto 0)  := "000";
begin
process (BoardSignals, NextState_readFSM, NextState_writeFSM)
begin
if rising_edge(BoardSignals.Clock) then
if ( BoardSignals.Reset = '1' ) then
State_readFSM <= State_readFSMDefault;
State_writeFSM <= State_writeFSMDefault;
else
State_readFSM <= NextState_readFSM;
State_writeFSM <= NextState_writeFSM;
end if;
end if;
end process;
    AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_CaseLhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_CaseRhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_CaseRhs'length + 1))) else '0';
    AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_CaseLhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_CaseRhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_CaseRhs'length + 1))) else '0';
    AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_CaseLhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_CaseRhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_CaseRhs'length + 1))) else '0';
    AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_CaseLhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_CaseRhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_CaseRhs'length + 1))) else '0';
    AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_CaseLhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_CaseRhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_CaseRhs'length + 1))) else '0';
    AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_CaseLhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_CaseRhs, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_CaseRhs'length + 1))) else '0';
    AXI4NonBufferedSlaveModule_L42F27T64_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L42F27T64_ExprLhs, AXI4NonBufferedSlaveModule_L42F27T64_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L42F27T64_ExprRhs, AXI4NonBufferedSlaveModule_L42F27T64_ExprRhs'length + 1))) else '0';
    AXI4NonBufferedSlaveModule_L48F26T61_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L48F26T61_ExprLhs, AXI4NonBufferedSlaveModule_L48F26T61_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L48F26T61_ExprRhs, AXI4NonBufferedSlaveModule_L48F26T61_ExprRhs'length + 1))) else '0';
    AXI4NonBufferedSlaveModule_L54F27T66_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L54F27T66_ExprLhs, AXI4NonBufferedSlaveModule_L54F27T66_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L54F27T66_ExprRhs, AXI4NonBufferedSlaveModule_L54F27T66_ExprRhs'length + 1))) else '0';
    AXI4NonBufferedSlaveModule_L58F26T65_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L58F26T65_ExprLhs, AXI4NonBufferedSlaveModule_L58F26T65_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L58F26T65_ExprRhs, AXI4NonBufferedSlaveModule_L58F26T65_ExprRhs'length + 1))) else '0';
    AXI4NonBufferedSlaveModule_L65F26T63_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L65F26T63_ExprLhs, AXI4NonBufferedSlaveModule_L65F26T63_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L65F26T63_ExprRhs, AXI4NonBufferedSlaveModule_L65F26T63_ExprRhs'length + 1))) else '0';

process(AXI4NonBufferedSlaveModule_L69F23T67_Expr_1, AXI4NonBufferedSlaveModule_L69F23T67_Expr_2)
begin
AXI4NonBufferedSlaveModule_L69F23T67_Expr <= AXI4NonBufferedSlaveModule_L69F23T67_Expr_1 AND AXI4NonBufferedSlaveModule_L69F23T67_Expr_2;

    end process;

process(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr_1, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr_2)
begin
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr <= AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr_1 AND AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr_2;

    end process;

process(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr_1, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr_2)
begin
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr <= AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr_1 AND AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr_2;

    end process;

process(AXI4NonBufferedSlaveModule_L48F26T76_Expr_1, AXI4NonBufferedSlaveModule_L48F26T76_Expr_2)
begin
AXI4NonBufferedSlaveModule_L48F26T76_Expr <= AXI4NonBufferedSlaveModule_L48F26T76_Expr_1 AND AXI4NonBufferedSlaveModule_L48F26T76_Expr_2;

    end process;

process(AXI4NonBufferedSlaveModule_L58F26T80_Expr_1, AXI4NonBufferedSlaveModule_L58F26T80_Expr_2)
begin
AXI4NonBufferedSlaveModule_L58F26T80_Expr <= AXI4NonBufferedSlaveModule_L58F26T80_Expr_1 AND AXI4NonBufferedSlaveModule_L58F26T80_Expr_2;

    end process;
process(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_Case, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_Case, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_Case, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_Case, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_Case, AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_Case, axiWE, Inputs_M2S_AR_ARVALID, State_readFSM, State_writeFSM)
begin
NextState_readFSM <= State_readFSM;
NextState_writeFSM <= State_writeFSM;
if ( AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_Case = '1' ) then
NextState_readFSM <= (0 => AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L87F17L89T18_AXI4NonBufferedSlaveModule_L88F41T61_Expr, others => '0');
elsif ( AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_Case = '1' ) then
if ( Inputs_M2S_AR_ARVALID = '1' ) then
NextState_readFSM <= AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L92F17L97T18_AXI4NonBufferedSlaveModule_L94F21L96T22_AXI4NonBufferedSlaveModule_L95F45T63_Expr;
end if;
elsif ( AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_Case = '1' ) then
if ( AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr = '1' ) then
NextState_readFSM <= (0 => AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L102F45T65_Expr, others => '0');
end if;
else
NextState_readFSM <= (0 => AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L106F17L108T18_AXI4NonBufferedSlaveModule_L107F41T61_Expr, others => '0');
end if;
if ( AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_Case = '1' ) then
NextState_writeFSM <= (0 => AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L115F17L117T18_AXI4NonBufferedSlaveModule_L116F42T63_Expr, others => '0');
elsif ( AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_Case = '1' ) then
if ( axiWE = '1' ) then
NextState_writeFSM <= AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L120F17L123T18_AXI4NonBufferedSlaveModule_L122F46T65_Expr;
end if;
elsif ( AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_Case = '1' ) then
if ( AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr = '1' ) then
NextState_writeFSM <= (0 => AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L128F46T67_Expr, others => '0');
end if;
else
NextState_writeFSM <= (0 => AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L132F17L134T18_AXI4NonBufferedSlaveModule_L133F42T63_Expr, others => '0');
end if;
end process;
process(AXI4NonBufferedSlaveModule_L42F27T64_Expr, AXI4NonBufferedSlaveModule_L48F26T61_Expr, AXI4NonBufferedSlaveModule_L48F26T76_Expr, AXI4NonBufferedSlaveModule_L54F27T66_Expr, AXI4NonBufferedSlaveModule_L58F26T65_Expr, AXI4NonBufferedSlaveModule_L58F26T80_Expr, AXI4NonBufferedSlaveModule_L65F26T63_Expr, AXI4NonBufferedSlaveModule_L69F23T67_Expr, axiRE, axiWE, Inputs_M2S_AR_ARADDR, Inputs_M2S_AR_ARID, Inputs_M2S_AR_ARUSER, Inputs_M2S_AR_ARVALID, Inputs_M2S_AW_AWADDR, Inputs_M2S_AW_AWVALID, Inputs_M2S_B_BREADY, Inputs_M2S_R_RREADY, Inputs_M2S_W_WDATA0, Inputs_M2S_W_WDATA1, Inputs_M2S_W_WDATA2, Inputs_M2S_W_WDATA3, Inputs_M2S_W_WID, Inputs_M2S_W_WSTRB, Inputs_M2S_W_WUSER, Inputs_M2S_W_WVALID, Inputs_RACK, Inputs_RDATA0, Inputs_RDATA1, Inputs_RDATA2, Inputs_RDATA3, Inputs_WACK, M2S_AR_ARADDR, M2S_AR_ARBURST, M2S_AR_ARCACHE, M2S_AR_ARID, M2S_AR_ARLEN, M2S_AR_ARLOCK, M2S_AR_ARPROT, M2S_AR_ARQOS, M2S_AR_ARREGION, M2S_AR_ARSIZE, M2S_AR_ARUSER, M2S_AR_ARVALID, M2S_AW_AWADDR, M2S_AW_AWBURST, M2S_AW_AWCACHE, M2S_AW_AWID, M2S_AW_AWLEN, M2S_AW_AWLOCK, M2S_AW_AWPROT, M2S_AW_AWQOS, M2S_AW_AWREGION, M2S_AW_AWSIZE, M2S_AW_AWUSER, M2S_AW_AWVALID, M2S_B_BREADY, M2S_R_RREADY, M2S_W_WDATA0, M2S_W_WDATA1, M2S_W_WDATA2, M2S_W_WDATA3, M2S_W_WID, M2S_W_WLAST, M2S_W_WSTRB, M2S_W_WUSER, M2S_W_WVALID, RACK, RDATA0, RDATA1, RDATA2, RDATA3, State_readFSM, State_writeFSM, WACK)
begin
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_CaseLhs <= signed(resize(unsigned(State_readFSM), AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_CaseLhs'length));
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F17L90T23_CaseRhs <= (0 => AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L86F22T43_Expr, others => '0');
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_CaseLhs <= signed(resize(unsigned(State_readFSM), AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_CaseLhs'length));
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F17L98T23_CaseRhs <= (0 => AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L91F22T42_Expr, others => '0');
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_CaseLhs <= signed(resize(unsigned(State_readFSM), AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_CaseLhs'length));
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_CaseRhs <= signed(resize(unsigned(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F22T40_Expr), AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L99F17L104T23_CaseRhs'length));
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_CaseLhs <= signed(resize(unsigned(State_writeFSM), AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_CaseLhs'length));
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F17L118T23_CaseRhs <= (0 => AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L114F22T44_Expr, others => '0');
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_CaseLhs <= signed(resize(unsigned(State_writeFSM), AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_CaseLhs'length));
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F17L124T23_CaseRhs <= (0 => AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L119F22T43_Expr, others => '0');
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_CaseLhs <= signed(resize(unsigned(State_writeFSM), AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_CaseLhs'length));
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_CaseRhs <= signed(resize(unsigned(AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F22T41_Expr), AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L125F17L130T23_CaseRhs'length));
AXI4NonBufferedSlaveModule_L42F27T64_ExprLhs <= signed(resize(unsigned(State_readFSM), AXI4NonBufferedSlaveModule_L42F27T64_ExprLhs'length));
AXI4NonBufferedSlaveModule_L42F27T64_ExprRhs <= (0 => AXI4NonBufferedSlaveModule_L42F44T64_Expr, others => '0');
AXI4NonBufferedSlaveModule_L48F26T61_ExprLhs <= signed(resize(unsigned(State_readFSM), AXI4NonBufferedSlaveModule_L48F26T61_ExprLhs'length));
AXI4NonBufferedSlaveModule_L48F26T61_ExprRhs <= signed(resize(unsigned(AXI4NonBufferedSlaveModule_L48F43T61_Expr), AXI4NonBufferedSlaveModule_L48F26T61_ExprRhs'length));
AXI4NonBufferedSlaveModule_L54F27T66_ExprLhs <= signed(resize(unsigned(State_writeFSM), AXI4NonBufferedSlaveModule_L54F27T66_ExprLhs'length));
AXI4NonBufferedSlaveModule_L54F27T66_ExprRhs <= (0 => AXI4NonBufferedSlaveModule_L54F45T66_Expr, others => '0');
AXI4NonBufferedSlaveModule_L58F26T65_ExprLhs <= signed(resize(unsigned(State_writeFSM), AXI4NonBufferedSlaveModule_L58F26T65_ExprLhs'length));
AXI4NonBufferedSlaveModule_L58F26T65_ExprRhs <= (0 => AXI4NonBufferedSlaveModule_L58F44T65_Expr, others => '0');
AXI4NonBufferedSlaveModule_L65F26T63_ExprLhs <= signed(resize(unsigned(State_writeFSM), AXI4NonBufferedSlaveModule_L65F26T63_ExprLhs'length));
AXI4NonBufferedSlaveModule_L65F26T63_ExprRhs <= signed(resize(unsigned(AXI4NonBufferedSlaveModule_L65F44T63_Expr), AXI4NonBufferedSlaveModule_L65F26T63_ExprRhs'length));
AXI4NonBufferedSlaveModule_L69F23T67_Expr_1 <= Inputs_M2S_AW_AWVALID;
AXI4NonBufferedSlaveModule_L69F23T67_Expr_2 <= Inputs_M2S_W_WVALID;
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr_1 <= Inputs_M2S_R_RREADY;
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L84F13L110T14_AXI4NonBufferedSlaveModule_L100F17L103T18_AXI4NonBufferedSlaveModule_L101F25T59_Expr_2 <= Inputs_RACK;
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr_1 <= Inputs_M2S_B_BREADY;
AXI4NonBufferedSlaveModule_L81F9L137T10_AXI4NonBufferedSlaveModule_L112F13L136T14_AXI4NonBufferedSlaveModule_L126F17L129T18_AXI4NonBufferedSlaveModule_L127F25T59_Expr_2 <= Inputs_WACK;
AXI4NonBufferedSlaveModule_L48F26T76_Expr_1 <= AXI4NonBufferedSlaveModule_L48F26T61_Expr;
AXI4NonBufferedSlaveModule_L48F26T76_Expr_2 <= Inputs_RACK;
AXI4NonBufferedSlaveModule_L58F26T80_Expr_1 <= AXI4NonBufferedSlaveModule_L58F26T65_Expr;
AXI4NonBufferedSlaveModule_L58F26T80_Expr_2 <= Inputs_WACK;
Inputs_M2S_AR_ARID <= M2S_AR_ARID;
Inputs_M2S_AR_ARADDR <= M2S_AR_ARADDR;
Inputs_M2S_AR_ARLEN <= M2S_AR_ARLEN;
Inputs_M2S_AR_ARSIZE <= M2S_AR_ARSIZE;
Inputs_M2S_AR_ARBURST <= M2S_AR_ARBURST;
Inputs_M2S_AR_ARLOCK <= M2S_AR_ARLOCK;
Inputs_M2S_AR_ARCACHE <= M2S_AR_ARCACHE;
Inputs_M2S_AR_ARPROT <= M2S_AR_ARPROT;
Inputs_M2S_AR_ARQOS <= M2S_AR_ARQOS;
Inputs_M2S_AR_ARREGION <= M2S_AR_ARREGION;
Inputs_M2S_AR_ARUSER <= M2S_AR_ARUSER;
Inputs_M2S_AR_ARVALID <= M2S_AR_ARVALID;
Inputs_M2S_R_RREADY <= M2S_R_RREADY;
Inputs_M2S_AW_AWID <= M2S_AW_AWID;
Inputs_M2S_AW_AWADDR <= M2S_AW_AWADDR;
Inputs_M2S_AW_AWLEN <= M2S_AW_AWLEN;
Inputs_M2S_AW_AWSIZE <= M2S_AW_AWSIZE;
Inputs_M2S_AW_AWBURST <= M2S_AW_AWBURST;
Inputs_M2S_AW_AWLOCK <= M2S_AW_AWLOCK;
Inputs_M2S_AW_AWCACHE <= M2S_AW_AWCACHE;
Inputs_M2S_AW_AWPROT <= M2S_AW_AWPROT;
Inputs_M2S_AW_AWQOS <= M2S_AW_AWQOS;
Inputs_M2S_AW_AWREGION <= M2S_AW_AWREGION;
Inputs_M2S_AW_AWUSER <= M2S_AW_AWUSER;
Inputs_M2S_AW_AWVALID <= M2S_AW_AWVALID;
Inputs_M2S_W_WID <= M2S_W_WID;
Inputs_M2S_W_WDATA0 <= M2S_W_WDATA0;
Inputs_M2S_W_WDATA1 <= M2S_W_WDATA1;
Inputs_M2S_W_WDATA2 <= M2S_W_WDATA2;
Inputs_M2S_W_WDATA3 <= M2S_W_WDATA3;
Inputs_M2S_W_WSTRB <= M2S_W_WSTRB;
Inputs_M2S_W_WLAST <= M2S_W_WLAST;
Inputs_M2S_W_WUSER <= M2S_W_WUSER;
Inputs_M2S_W_WVALID <= M2S_W_WVALID;
Inputs_M2S_B_BREADY <= M2S_B_BREADY;
Inputs_RDATA0 <= RDATA0;
Inputs_RDATA1 <= RDATA1;
Inputs_RDATA2 <= RDATA2;
Inputs_RDATA3 <= RDATA3;
Inputs_RACK <= RACK;
Inputs_WACK <= WACK;
axiWE <= AXI4NonBufferedSlaveModule_L69F23T67_Expr;
axiRE <= Inputs_M2S_AR_ARVALID;
S2M_AR_ARREADY <= AXI4NonBufferedSlaveModule_L42F27T64_Expr;
S2M_AW_AWREADY <= AXI4NonBufferedSlaveModule_L54F27T66_Expr;
S2M_B_BID <= Inputs_M2S_W_WID;
S2M_B_BRESP <= (1 => AXI4NonBufferedSlaveModule_L63F25T37_Expr, others => '0');
S2M_B_BUSER <= Inputs_M2S_W_WUSER;
S2M_B_BVALID <= AXI4NonBufferedSlaveModule_L65F26T63_Expr;
S2M_R_RID <= Inputs_M2S_AR_ARID;
S2M_R_RDATA0 <= Inputs_RDATA0;
S2M_R_RDATA1 <= Inputs_RDATA1;
S2M_R_RDATA2 <= Inputs_RDATA2;
S2M_R_RDATA3 <= Inputs_RDATA3;
S2M_R_RRESP <= (1 => AXI4NonBufferedSlaveModule_L50F25T37_Expr, others => '0');
S2M_R_RLAST <= AXI4_S_R_L18F29T33_Expr;
S2M_R_RUSER <= Inputs_M2S_AR_ARUSER;
S2M_R_RVALID <= AXI4NonBufferedSlaveModule_L48F26T76_Expr;
S2M_W_WREADY <= AXI4NonBufferedSlaveModule_L58F26T80_Expr;
WSTRB <= Inputs_M2S_W_WSTRB;
WDATA0 <= Inputs_M2S_W_WDATA0;
WDATA1 <= Inputs_M2S_W_WDATA1;
WDATA2 <= Inputs_M2S_W_WDATA2;
WDATA3 <= Inputs_M2S_W_WDATA3;
WVALID <= axiWE;
RVALID <= axiRE;
ARADDR <= Inputs_M2S_AR_ARADDR;
AWADDR <= Inputs_M2S_AW_AWADDR;
end process;
-- [BEGIN USER ARCHITECTURE]
-- [END USER ARCHITECTURE]
end architecture;
