
VGAnuS_Software-Ontwikkeling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000228  08006338  08006338  00016338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006560  08006560  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08006560  08006560  00016560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006568  08006568  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006568  08006568  00016568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800656c  0800656c  0001656c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08006570  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012ff0  20000090  08006600  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20013080  08006600  00023080  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016288  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d9c  00000000  00000000  00036348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  000390e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ca8  00000000  00000000  00039ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002391a  00000000  00000000  0003ab50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001136d  00000000  00000000  0005e46a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc70d  00000000  00000000  0006f7d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013bee4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004348  00000000  00000000  0013bf38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006320 	.word	0x08006320

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08006320 	.word	0x08006320

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96e 	b.w	8000594 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468c      	mov	ip, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	f040 8083 	bne.w	80003e6 <__udivmoddi4+0x116>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d947      	bls.n	8000376 <__udivmoddi4+0xa6>
 80002e6:	fab2 f282 	clz	r2, r2
 80002ea:	b142      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ec:	f1c2 0020 	rsb	r0, r2, #32
 80002f0:	fa24 f000 	lsr.w	r0, r4, r0
 80002f4:	4091      	lsls	r1, r2
 80002f6:	4097      	lsls	r7, r2
 80002f8:	ea40 0c01 	orr.w	ip, r0, r1
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbbc f6f8 	udiv	r6, ip, r8
 8000308:	fa1f fe87 	uxth.w	lr, r7
 800030c:	fb08 c116 	mls	r1, r8, r6, ip
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb06 f10e 	mul.w	r1, r6, lr
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18fb      	adds	r3, r7, r3
 800031e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000322:	f080 8119 	bcs.w	8000558 <__udivmoddi4+0x288>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8116 	bls.w	8000558 <__udivmoddi4+0x288>
 800032c:	3e02      	subs	r6, #2
 800032e:	443b      	add	r3, r7
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0f8 	udiv	r0, r3, r8
 8000338:	fb08 3310 	mls	r3, r8, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fe0e 	mul.w	lr, r0, lr
 8000344:	45a6      	cmp	lr, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	f080 8105 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f240 8102 	bls.w	800055c <__udivmoddi4+0x28c>
 8000358:	3802      	subs	r0, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000360:	eba4 040e 	sub.w	r4, r4, lr
 8000364:	2600      	movs	r6, #0
 8000366:	b11d      	cbz	r5, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c5 4300 	strd	r4, r3, [r5]
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	b902      	cbnz	r2, 800037a <__udivmoddi4+0xaa>
 8000378:	deff      	udf	#255	; 0xff
 800037a:	fab2 f282 	clz	r2, r2
 800037e:	2a00      	cmp	r2, #0
 8000380:	d150      	bne.n	8000424 <__udivmoddi4+0x154>
 8000382:	1bcb      	subs	r3, r1, r7
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	fa1f f887 	uxth.w	r8, r7
 800038c:	2601      	movs	r6, #1
 800038e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000392:	0c21      	lsrs	r1, r4, #16
 8000394:	fb0e 331c 	mls	r3, lr, ip, r3
 8000398:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800039c:	fb08 f30c 	mul.w	r3, r8, ip
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80003a4:	1879      	adds	r1, r7, r1
 80003a6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0xe2>
 80003ac:	428b      	cmp	r3, r1
 80003ae:	f200 80e9 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003b2:	4684      	mov	ip, r0
 80003b4:	1ac9      	subs	r1, r1, r3
 80003b6:	b2a3      	uxth	r3, r4
 80003b8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003c4:	fb08 f800 	mul.w	r8, r8, r0
 80003c8:	45a0      	cmp	r8, r4
 80003ca:	d907      	bls.n	80003dc <__udivmoddi4+0x10c>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x10a>
 80003d4:	45a0      	cmp	r8, r4
 80003d6:	f200 80d9 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003da:	4618      	mov	r0, r3
 80003dc:	eba4 0408 	sub.w	r4, r4, r8
 80003e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e4:	e7bf      	b.n	8000366 <__udivmoddi4+0x96>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x12e>
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	f000 80b1 	beq.w	8000552 <__udivmoddi4+0x282>
 80003f0:	2600      	movs	r6, #0
 80003f2:	e9c5 0100 	strd	r0, r1, [r5]
 80003f6:	4630      	mov	r0, r6
 80003f8:	4631      	mov	r1, r6
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f683 	clz	r6, r3
 8000402:	2e00      	cmp	r6, #0
 8000404:	d14a      	bne.n	800049c <__udivmoddi4+0x1cc>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0x140>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80b8 	bhi.w	8000580 <__udivmoddi4+0x2b0>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0103 	sbc.w	r1, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	468c      	mov	ip, r1
 800041a:	2d00      	cmp	r5, #0
 800041c:	d0a8      	beq.n	8000370 <__udivmoddi4+0xa0>
 800041e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000422:	e7a5      	b.n	8000370 <__udivmoddi4+0xa0>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f603 	lsr.w	r6, r0, r3
 800042c:	4097      	lsls	r7, r2
 800042e:	fa01 f002 	lsl.w	r0, r1, r2
 8000432:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000436:	40d9      	lsrs	r1, r3
 8000438:	4330      	orrs	r0, r6
 800043a:	0c03      	lsrs	r3, r0, #16
 800043c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000440:	fa1f f887 	uxth.w	r8, r7
 8000444:	fb0e 1116 	mls	r1, lr, r6, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb06 f108 	mul.w	r1, r6, r8
 8000450:	4299      	cmp	r1, r3
 8000452:	fa04 f402 	lsl.w	r4, r4, r2
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x19c>
 8000458:	18fb      	adds	r3, r7, r3
 800045a:	f106 3cff 	add.w	ip, r6, #4294967295
 800045e:	f080 808d 	bcs.w	800057c <__udivmoddi4+0x2ac>
 8000462:	4299      	cmp	r1, r3
 8000464:	f240 808a 	bls.w	800057c <__udivmoddi4+0x2ac>
 8000468:	3e02      	subs	r6, #2
 800046a:	443b      	add	r3, r7
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b281      	uxth	r1, r0
 8000470:	fbb3 f0fe 	udiv	r0, r3, lr
 8000474:	fb0e 3310 	mls	r3, lr, r0, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb00 f308 	mul.w	r3, r0, r8
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x1c4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f100 3cff 	add.w	ip, r0, #4294967295
 800048a:	d273      	bcs.n	8000574 <__udivmoddi4+0x2a4>
 800048c:	428b      	cmp	r3, r1
 800048e:	d971      	bls.n	8000574 <__udivmoddi4+0x2a4>
 8000490:	3802      	subs	r0, #2
 8000492:	4439      	add	r1, r7
 8000494:	1acb      	subs	r3, r1, r3
 8000496:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800049a:	e778      	b.n	800038e <__udivmoddi4+0xbe>
 800049c:	f1c6 0c20 	rsb	ip, r6, #32
 80004a0:	fa03 f406 	lsl.w	r4, r3, r6
 80004a4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004a8:	431c      	orrs	r4, r3
 80004aa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ae:	fa01 f306 	lsl.w	r3, r1, r6
 80004b2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004b6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ba:	431f      	orrs	r7, r3
 80004bc:	0c3b      	lsrs	r3, r7, #16
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fa1f f884 	uxth.w	r8, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ce:	fb09 fa08 	mul.w	sl, r9, r8
 80004d2:	458a      	cmp	sl, r1
 80004d4:	fa02 f206 	lsl.w	r2, r2, r6
 80004d8:	fa00 f306 	lsl.w	r3, r0, r6
 80004dc:	d908      	bls.n	80004f0 <__udivmoddi4+0x220>
 80004de:	1861      	adds	r1, r4, r1
 80004e0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e4:	d248      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 80004e6:	458a      	cmp	sl, r1
 80004e8:	d946      	bls.n	8000578 <__udivmoddi4+0x2a8>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4421      	add	r1, r4
 80004f0:	eba1 010a 	sub.w	r1, r1, sl
 80004f4:	b2bf      	uxth	r7, r7
 80004f6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004fa:	fb0e 1110 	mls	r1, lr, r0, r1
 80004fe:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000502:	fb00 f808 	mul.w	r8, r0, r8
 8000506:	45b8      	cmp	r8, r7
 8000508:	d907      	bls.n	800051a <__udivmoddi4+0x24a>
 800050a:	19e7      	adds	r7, r4, r7
 800050c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000510:	d22e      	bcs.n	8000570 <__udivmoddi4+0x2a0>
 8000512:	45b8      	cmp	r8, r7
 8000514:	d92c      	bls.n	8000570 <__udivmoddi4+0x2a0>
 8000516:	3802      	subs	r0, #2
 8000518:	4427      	add	r7, r4
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	eba7 0708 	sub.w	r7, r7, r8
 8000522:	fba0 8902 	umull	r8, r9, r0, r2
 8000526:	454f      	cmp	r7, r9
 8000528:	46c6      	mov	lr, r8
 800052a:	4649      	mov	r1, r9
 800052c:	d31a      	bcc.n	8000564 <__udivmoddi4+0x294>
 800052e:	d017      	beq.n	8000560 <__udivmoddi4+0x290>
 8000530:	b15d      	cbz	r5, 800054a <__udivmoddi4+0x27a>
 8000532:	ebb3 020e 	subs.w	r2, r3, lr
 8000536:	eb67 0701 	sbc.w	r7, r7, r1
 800053a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800053e:	40f2      	lsrs	r2, r6
 8000540:	ea4c 0202 	orr.w	r2, ip, r2
 8000544:	40f7      	lsrs	r7, r6
 8000546:	e9c5 2700 	strd	r2, r7, [r5]
 800054a:	2600      	movs	r6, #0
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e70b      	b.n	8000370 <__udivmoddi4+0xa0>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e9      	b.n	8000330 <__udivmoddi4+0x60>
 800055c:	4618      	mov	r0, r3
 800055e:	e6fd      	b.n	800035c <__udivmoddi4+0x8c>
 8000560:	4543      	cmp	r3, r8
 8000562:	d2e5      	bcs.n	8000530 <__udivmoddi4+0x260>
 8000564:	ebb8 0e02 	subs.w	lr, r8, r2
 8000568:	eb69 0104 	sbc.w	r1, r9, r4
 800056c:	3801      	subs	r0, #1
 800056e:	e7df      	b.n	8000530 <__udivmoddi4+0x260>
 8000570:	4608      	mov	r0, r1
 8000572:	e7d2      	b.n	800051a <__udivmoddi4+0x24a>
 8000574:	4660      	mov	r0, ip
 8000576:	e78d      	b.n	8000494 <__udivmoddi4+0x1c4>
 8000578:	4681      	mov	r9, r0
 800057a:	e7b9      	b.n	80004f0 <__udivmoddi4+0x220>
 800057c:	4666      	mov	r6, ip
 800057e:	e775      	b.n	800046c <__udivmoddi4+0x19c>
 8000580:	4630      	mov	r0, r6
 8000582:	e74a      	b.n	800041a <__udivmoddi4+0x14a>
 8000584:	f1ac 0c02 	sub.w	ip, ip, #2
 8000588:	4439      	add	r1, r7
 800058a:	e713      	b.n	80003b4 <__udivmoddi4+0xe4>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	e724      	b.n	80003dc <__udivmoddi4+0x10c>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <FL_Parse>:
 */

#include "main.h"

void FL_Parse(char *buf)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b09e      	sub	sp, #120	; 0x78
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
	char *woord;
	char woorden[10][10];
	int i = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	673b      	str	r3, [r7, #112]	; 0x70

	woord = strtok(buf, ",");	 //Find the first word in the sentence which is seperated via the delimiter ","
 80005a4:	493e      	ldr	r1, [pc, #248]	; (80006a0 <FL_Parse+0x108>)
 80005a6:	6878      	ldr	r0, [r7, #4]
 80005a8:	f004 fcea 	bl	8004f80 <strtok>
 80005ac:	6778      	str	r0, [r7, #116]	; 0x74
	sprintf(woorden[i], woord);
 80005ae:	f107 010c 	add.w	r1, r7, #12
 80005b2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80005b4:	4613      	mov	r3, r2
 80005b6:	009b      	lsls	r3, r3, #2
 80005b8:	4413      	add	r3, r2
 80005ba:	005b      	lsls	r3, r3, #1
 80005bc:	440b      	add	r3, r1
 80005be:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80005c0:	4618      	mov	r0, r3
 80005c2:	f004 fcbd 	bl	8004f40 <siprintf>

	while(woord != NULL){					 //Find all the other words with the delimiter "," between them
 80005c6:	e013      	b.n	80005f0 <FL_Parse+0x58>
		sprintf(woorden[i], woord);
 80005c8:	f107 010c 	add.w	r1, r7, #12
 80005cc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80005ce:	4613      	mov	r3, r2
 80005d0:	009b      	lsls	r3, r3, #2
 80005d2:	4413      	add	r3, r2
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	440b      	add	r3, r1
 80005d8:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80005da:	4618      	mov	r0, r3
 80005dc:	f004 fcb0 	bl	8004f40 <siprintf>
		i++;
 80005e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80005e2:	3301      	adds	r3, #1
 80005e4:	673b      	str	r3, [r7, #112]	; 0x70

		woord = strtok(NULL, ",");
 80005e6:	492e      	ldr	r1, [pc, #184]	; (80006a0 <FL_Parse+0x108>)
 80005e8:	2000      	movs	r0, #0
 80005ea:	f004 fcc9 	bl	8004f80 <strtok>
 80005ee:	6778      	str	r0, [r7, #116]	; 0x74
	while(woord != NULL){					 //Find all the other words with the delimiter "," between them
 80005f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d1e8      	bne.n	80005c8 <FL_Parse+0x30>
	}

	if(strcmp(woorden[0], "lijn") == 0)
 80005f6:	f107 030c 	add.w	r3, r7, #12
 80005fa:	492a      	ldr	r1, [pc, #168]	; (80006a4 <FL_Parse+0x10c>)
 80005fc:	4618      	mov	r0, r3
 80005fe:	f7ff fde7 	bl	80001d0 <strcmp>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d105      	bne.n	8000614 <FL_Parse+0x7c>
	{
		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)"lijn command", 12);
 8000608:	220c      	movs	r2, #12
 800060a:	4927      	ldr	r1, [pc, #156]	; (80006a8 <FL_Parse+0x110>)
 800060c:	4827      	ldr	r0, [pc, #156]	; (80006ac <FL_Parse+0x114>)
 800060e:	f003 fd3f 	bl	8004090 <HAL_UART_Transmit_DMA>
	}
	else
	{
		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)"Command nvt", 11);
	}
}
 8000612:	e040      	b.n	8000696 <FL_Parse+0xfe>
	else if(strcmp(woorden[0], "rechthoek") == 0)
 8000614:	f107 030c 	add.w	r3, r7, #12
 8000618:	4925      	ldr	r1, [pc, #148]	; (80006b0 <FL_Parse+0x118>)
 800061a:	4618      	mov	r0, r3
 800061c:	f7ff fdd8 	bl	80001d0 <strcmp>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d105      	bne.n	8000632 <FL_Parse+0x9a>
		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)"rechthoek command", 12);
 8000626:	220c      	movs	r2, #12
 8000628:	4922      	ldr	r1, [pc, #136]	; (80006b4 <FL_Parse+0x11c>)
 800062a:	4820      	ldr	r0, [pc, #128]	; (80006ac <FL_Parse+0x114>)
 800062c:	f003 fd30 	bl	8004090 <HAL_UART_Transmit_DMA>
}
 8000630:	e031      	b.n	8000696 <FL_Parse+0xfe>
	else if(strcmp(woorden[0], "tekst") == 0)
 8000632:	f107 030c 	add.w	r3, r7, #12
 8000636:	4920      	ldr	r1, [pc, #128]	; (80006b8 <FL_Parse+0x120>)
 8000638:	4618      	mov	r0, r3
 800063a:	f7ff fdc9 	bl	80001d0 <strcmp>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d105      	bne.n	8000650 <FL_Parse+0xb8>
		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)"tekst command", 12);
 8000644:	220c      	movs	r2, #12
 8000646:	491d      	ldr	r1, [pc, #116]	; (80006bc <FL_Parse+0x124>)
 8000648:	4818      	ldr	r0, [pc, #96]	; (80006ac <FL_Parse+0x114>)
 800064a:	f003 fd21 	bl	8004090 <HAL_UART_Transmit_DMA>
}
 800064e:	e022      	b.n	8000696 <FL_Parse+0xfe>
	else if(strcmp(woorden[0], "bitmap") == 0)
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	491a      	ldr	r1, [pc, #104]	; (80006c0 <FL_Parse+0x128>)
 8000656:	4618      	mov	r0, r3
 8000658:	f7ff fdba 	bl	80001d0 <strcmp>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d105      	bne.n	800066e <FL_Parse+0xd6>
		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)"bitmap command", 12);
 8000662:	220c      	movs	r2, #12
 8000664:	4917      	ldr	r1, [pc, #92]	; (80006c4 <FL_Parse+0x12c>)
 8000666:	4811      	ldr	r0, [pc, #68]	; (80006ac <FL_Parse+0x114>)
 8000668:	f003 fd12 	bl	8004090 <HAL_UART_Transmit_DMA>
}
 800066c:	e013      	b.n	8000696 <FL_Parse+0xfe>
	else if(strcmp(woorden[0], "clearscherm") == 0)
 800066e:	f107 030c 	add.w	r3, r7, #12
 8000672:	4915      	ldr	r1, [pc, #84]	; (80006c8 <FL_Parse+0x130>)
 8000674:	4618      	mov	r0, r3
 8000676:	f7ff fdab 	bl	80001d0 <strcmp>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d105      	bne.n	800068c <FL_Parse+0xf4>
		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)"clearscherm command", 12);
 8000680:	220c      	movs	r2, #12
 8000682:	4912      	ldr	r1, [pc, #72]	; (80006cc <FL_Parse+0x134>)
 8000684:	4809      	ldr	r0, [pc, #36]	; (80006ac <FL_Parse+0x114>)
 8000686:	f003 fd03 	bl	8004090 <HAL_UART_Transmit_DMA>
}
 800068a:	e004      	b.n	8000696 <FL_Parse+0xfe>
		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)"Command nvt", 11);
 800068c:	220b      	movs	r2, #11
 800068e:	4910      	ldr	r1, [pc, #64]	; (80006d0 <FL_Parse+0x138>)
 8000690:	4806      	ldr	r0, [pc, #24]	; (80006ac <FL_Parse+0x114>)
 8000692:	f003 fcfd 	bl	8004090 <HAL_UART_Transmit_DMA>
}
 8000696:	bf00      	nop
 8000698:	3778      	adds	r7, #120	; 0x78
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	08006338 	.word	0x08006338
 80006a4:	0800633c 	.word	0x0800633c
 80006a8:	08006344 	.word	0x08006344
 80006ac:	20013028 	.word	0x20013028
 80006b0:	08006354 	.word	0x08006354
 80006b4:	08006360 	.word	0x08006360
 80006b8:	08006374 	.word	0x08006374
 80006bc:	0800637c 	.word	0x0800637c
 80006c0:	0800638c 	.word	0x0800638c
 80006c4:	08006394 	.word	0x08006394
 80006c8:	080063a4 	.word	0x080063a4
 80006cc:	080063b0 	.word	0x080063b0
 80006d0:	080063c4 	.word	0x080063c4

080006d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	607b      	str	r3, [r7, #4]
 80006de:	4b1b      	ldr	r3, [pc, #108]	; (800074c <MX_DMA_Init+0x78>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	4a1a      	ldr	r2, [pc, #104]	; (800074c <MX_DMA_Init+0x78>)
 80006e4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006e8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ea:	4b18      	ldr	r3, [pc, #96]	; (800074c <MX_DMA_Init+0x78>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006f6:	2300      	movs	r3, #0
 80006f8:	603b      	str	r3, [r7, #0]
 80006fa:	4b14      	ldr	r3, [pc, #80]	; (800074c <MX_DMA_Init+0x78>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	4a13      	ldr	r2, [pc, #76]	; (800074c <MX_DMA_Init+0x78>)
 8000700:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000704:	6313      	str	r3, [r2, #48]	; 0x30
 8000706:	4b11      	ldr	r3, [pc, #68]	; (800074c <MX_DMA_Init+0x78>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800070e:	603b      	str	r3, [r7, #0]
 8000710:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000712:	2200      	movs	r2, #0
 8000714:	2100      	movs	r1, #0
 8000716:	2010      	movs	r0, #16
 8000718:	f001 f83d 	bl	8001796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800071c:	2010      	movs	r0, #16
 800071e:	f001 f856 	bl	80017ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000722:	2200      	movs	r2, #0
 8000724:	2100      	movs	r1, #0
 8000726:	2011      	movs	r0, #17
 8000728:	f001 f835 	bl	8001796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800072c:	2011      	movs	r0, #17
 800072e:	f001 f84e 	bl	80017ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8000732:	2200      	movs	r2, #0
 8000734:	2100      	movs	r1, #0
 8000736:	2044      	movs	r0, #68	; 0x44
 8000738:	f001 f82d 	bl	8001796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800073c:	2044      	movs	r0, #68	; 0x44
 800073e:	f001 f846 	bl	80017ce <HAL_NVIC_EnableIRQ>

}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800

08000750 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b08a      	sub	sp, #40	; 0x28
 8000754:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000756:	f107 0314 	add.w	r3, r7, #20
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	60da      	str	r2, [r3, #12]
 8000764:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
 800076a:	4b32      	ldr	r3, [pc, #200]	; (8000834 <MX_GPIO_Init+0xe4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a31      	ldr	r2, [pc, #196]	; (8000834 <MX_GPIO_Init+0xe4>)
 8000770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b2f      	ldr	r3, [pc, #188]	; (8000834 <MX_GPIO_Init+0xe4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800077e:	613b      	str	r3, [r7, #16]
 8000780:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	4b2b      	ldr	r3, [pc, #172]	; (8000834 <MX_GPIO_Init+0xe4>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a2a      	ldr	r2, [pc, #168]	; (8000834 <MX_GPIO_Init+0xe4>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b28      	ldr	r3, [pc, #160]	; (8000834 <MX_GPIO_Init+0xe4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
 80007a2:	4b24      	ldr	r3, [pc, #144]	; (8000834 <MX_GPIO_Init+0xe4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a23      	ldr	r2, [pc, #140]	; (8000834 <MX_GPIO_Init+0xe4>)
 80007a8:	f043 0310 	orr.w	r3, r3, #16
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b21      	ldr	r3, [pc, #132]	; (8000834 <MX_GPIO_Init+0xe4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0310 	and.w	r3, r3, #16
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	4b1d      	ldr	r3, [pc, #116]	; (8000834 <MX_GPIO_Init+0xe4>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a1c      	ldr	r2, [pc, #112]	; (8000834 <MX_GPIO_Init+0xe4>)
 80007c4:	f043 0302 	orr.w	r3, r3, #2
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b1a      	ldr	r3, [pc, #104]	; (8000834 <MX_GPIO_Init+0xe4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0302 	and.w	r3, r3, #2
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 80007d6:	2200      	movs	r2, #0
 80007d8:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 80007dc:	4816      	ldr	r0, [pc, #88]	; (8000838 <MX_GPIO_Init+0xe8>)
 80007de:	f001 fdaf 	bl	8002340 <HAL_GPIO_WritePin>
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007e8:	4814      	ldr	r0, [pc, #80]	; (800083c <MX_GPIO_Init+0xec>)
 80007ea:	f001 fda9 	bl	8002340 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 80007ee:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80007f2:	617b      	str	r3, [r7, #20]
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f4:	2301      	movs	r3, #1
 80007f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fc:	2303      	movs	r3, #3
 80007fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	4619      	mov	r1, r3
 8000806:	480c      	ldr	r0, [pc, #48]	; (8000838 <MX_GPIO_Init+0xe8>)
 8000808:	f001 fbfe 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 800080c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000810:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000812:	2301      	movs	r3, #1
 8000814:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	2300      	movs	r3, #0
 8000818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800081a:	2303      	movs	r3, #3
 800081c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 800081e:	f107 0314 	add.w	r3, r7, #20
 8000822:	4619      	mov	r1, r3
 8000824:	4805      	ldr	r0, [pc, #20]	; (800083c <MX_GPIO_Init+0xec>)
 8000826:	f001 fbef 	bl	8002008 <HAL_GPIO_Init>

}
 800082a:	bf00      	nop
 800082c:	3728      	adds	r7, #40	; 0x28
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	40023800 	.word	0x40023800
 8000838:	40021000 	.word	0x40021000
 800083c:	40020400 	.word	0x40020400

08000840 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000844:	f000 fe5a 	bl	80014fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000848:	f000 f83e 	bl	80008c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800084c:	f7ff ff80 	bl	8000750 <MX_GPIO_Init>
  MX_DMA_Init();
 8000850:	f7ff ff40 	bl	80006d4 <MX_DMA_Init>
  MX_TIM1_Init();
 8000854:	f000 fb24 	bl	8000ea0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000858:	f000 fb72 	bl	8000f40 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800085c:	f000 fc88 	bl	8001170 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  UB_VGA_Screen_Init(); // Init VGA-Screen
 8000860:	f000 f8a4 	bl	80009ac <UB_VGA_Screen_Init>

  UB_VGA_FillScreen(VGA_COL_WHITE);
 8000864:	20ff      	movs	r0, #255	; 0xff
 8000866:	f000 f8f3 	bl	8000a50 <UB_VGA_FillScreen>
  UB_VGA_SetPixel(10,10,10);
 800086a:	220a      	movs	r2, #10
 800086c:	210a      	movs	r1, #10
 800086e:	200a      	movs	r0, #10
 8000870:	f000 f912 	bl	8000a98 <UB_VGA_SetPixel>
  UB_VGA_SetPixel(0,0,10);
 8000874:	220a      	movs	r2, #10
 8000876:	2100      	movs	r1, #0
 8000878:	2000      	movs	r0, #0
 800087a:	f000 f90d 	bl	8000a98 <UB_VGA_SetPixel>
  UB_VGA_SetPixel(319,0,10);
 800087e:	220a      	movs	r2, #10
 8000880:	2100      	movs	r1, #0
 8000882:	f240 103f 	movw	r0, #319	; 0x13f
 8000886:	f000 f907 	bl	8000a98 <UB_VGA_SetPixel>

  __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 800088a:	4b0c      	ldr	r3, [pc, #48]	; (80008bc <main+0x7c>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	68da      	ldr	r2, [r3, #12]
 8000890:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <main+0x7c>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	f042 0210 	orr.w	r2, r2, #16
 8000898:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_DMA(&huart2, UART2_rxBuffer, RX_BUFSIZE);
 800089a:	2280      	movs	r2, #128	; 0x80
 800089c:	4908      	ldr	r1, [pc, #32]	; (80008c0 <main+0x80>)
 800089e:	4807      	ldr	r0, [pc, #28]	; (80008bc <main+0x7c>)
 80008a0:	f003 fc62 	bl	8004168 <HAL_UART_Receive_DMA>
  HAL_UART_Transmit(&huart2, US_mess, (uint8_t)strlen((char*)US_mess), 100);
 80008a4:	4807      	ldr	r0, [pc, #28]	; (80008c4 <main+0x84>)
 80008a6:	f7ff fc9d 	bl	80001e4 <strlen>
 80008aa:	4603      	mov	r3, r0
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	b29a      	uxth	r2, r3
 80008b0:	2364      	movs	r3, #100	; 0x64
 80008b2:	4904      	ldr	r1, [pc, #16]	; (80008c4 <main+0x84>)
 80008b4:	4801      	ldr	r0, [pc, #4]	; (80008bc <main+0x7c>)
 80008b6:	f003 fb58 	bl	8003f6a <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008ba:	e7fe      	b.n	80008ba <main+0x7a>
 80008bc:	20013028 	.word	0x20013028
 80008c0:	20012ea8 	.word	0x20012ea8
 80008c4:	20000000 	.word	0x20000000

080008c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b094      	sub	sp, #80	; 0x50
 80008cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ce:	f107 0320 	add.w	r3, r7, #32
 80008d2:	2230      	movs	r2, #48	; 0x30
 80008d4:	2100      	movs	r1, #0
 80008d6:	4618      	mov	r0, r3
 80008d8:	f004 fb2a 	bl	8004f30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008dc:	f107 030c 	add.w	r3, r7, #12
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
 80008ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ec:	2300      	movs	r3, #0
 80008ee:	60bb      	str	r3, [r7, #8]
 80008f0:	4b28      	ldr	r3, [pc, #160]	; (8000994 <SystemClock_Config+0xcc>)
 80008f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f4:	4a27      	ldr	r2, [pc, #156]	; (8000994 <SystemClock_Config+0xcc>)
 80008f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008fa:	6413      	str	r3, [r2, #64]	; 0x40
 80008fc:	4b25      	ldr	r3, [pc, #148]	; (8000994 <SystemClock_Config+0xcc>)
 80008fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000904:	60bb      	str	r3, [r7, #8]
 8000906:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000908:	2300      	movs	r3, #0
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	4b22      	ldr	r3, [pc, #136]	; (8000998 <SystemClock_Config+0xd0>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a21      	ldr	r2, [pc, #132]	; (8000998 <SystemClock_Config+0xd0>)
 8000912:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000916:	6013      	str	r3, [r2, #0]
 8000918:	4b1f      	ldr	r3, [pc, #124]	; (8000998 <SystemClock_Config+0xd0>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000924:	2301      	movs	r3, #1
 8000926:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000928:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800092e:	2302      	movs	r3, #2
 8000930:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000932:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000936:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000938:	2304      	movs	r3, #4
 800093a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800093c:	23a8      	movs	r3, #168	; 0xa8
 800093e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000940:	2302      	movs	r3, #2
 8000942:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000944:	2304      	movs	r3, #4
 8000946:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000948:	f107 0320 	add.w	r3, r7, #32
 800094c:	4618      	mov	r0, r3
 800094e:	f001 fd11 	bl	8002374 <HAL_RCC_OscConfig>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000958:	f000 f820 	bl	800099c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800095c:	230f      	movs	r3, #15
 800095e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000960:	2302      	movs	r3, #2
 8000962:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000968:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800096c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800096e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000972:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	2105      	movs	r1, #5
 800097a:	4618      	mov	r0, r3
 800097c:	f001 ff72 	bl	8002864 <HAL_RCC_ClockConfig>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000986:	f000 f809 	bl	800099c <Error_Handler>
  }
}
 800098a:	bf00      	nop
 800098c:	3750      	adds	r7, #80	; 0x50
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800
 8000998:	40007000 	.word	0x40007000

0800099c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
	...

080009ac <UB_VGA_Screen_Init>:

//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  VGA.hsync_cnt = 0;
 80009b0:	4b1f      	ldr	r3, [pc, #124]	; (8000a30 <UB_VGA_Screen_Init+0x84>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	801a      	strh	r2, [r3, #0]
  VGA.start_adr = 0;
 80009b6:	4b1e      	ldr	r3, [pc, #120]	; (8000a30 <UB_VGA_Screen_Init+0x84>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg = 0;
 80009bc:	4b1c      	ldr	r3, [pc, #112]	; (8000a30 <UB_VGA_Screen_Init+0x84>)
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]

  GPIOB->BSRR = VGA_VSYNC_Pin;
 80009c2:	4b1c      	ldr	r3, [pc, #112]	; (8000a34 <UB_VGA_Screen_Init+0x88>)
 80009c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009c8:	619a      	str	r2, [r3, #24]

  // TIM2
  HAL_TIM_Base_Start(&htim2);
 80009ca:	481b      	ldr	r0, [pc, #108]	; (8000a38 <UB_VGA_Screen_Init+0x8c>)
 80009cc:	f002 f996 	bl	8002cfc <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80009d0:	210c      	movs	r1, #12
 80009d2:	4819      	ldr	r0, [pc, #100]	; (8000a38 <UB_VGA_Screen_Init+0x8c>)
 80009d4:	f002 fa4a 	bl	8002e6c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 80009d8:	2108      	movs	r1, #8
 80009da:	4817      	ldr	r0, [pc, #92]	; (8000a38 <UB_VGA_Screen_Init+0x8c>)
 80009dc:	f002 fb0e 	bl	8002ffc <HAL_TIM_PWM_Start_IT>

  // TIM1
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 80009e0:	4b16      	ldr	r3, [pc, #88]	; (8000a3c <UB_VGA_Screen_Init+0x90>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	68da      	ldr	r2, [r3, #12]
 80009e6:	4b15      	ldr	r3, [pc, #84]	; (8000a3c <UB_VGA_Screen_Init+0x90>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80009ee:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(&htim1);
 80009f0:	4b12      	ldr	r3, [pc, #72]	; (8000a3c <UB_VGA_Screen_Init+0x90>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	681a      	ldr	r2, [r3, #0]
 80009f6:	4b11      	ldr	r3, [pc, #68]	; (8000a3c <UB_VGA_Screen_Init+0x90>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	f042 0201 	orr.w	r2, r2, #1
 80009fe:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&VGA_RAM1[0], VGA_GPIOE_ODR_ADDRESS, VGA_DISPLAY_X + 1);
 8000a00:	490f      	ldr	r1, [pc, #60]	; (8000a40 <UB_VGA_Screen_Init+0x94>)
 8000a02:	f240 1341 	movw	r3, #321	; 0x141
 8000a06:	4a0f      	ldr	r2, [pc, #60]	; (8000a44 <UB_VGA_Screen_Init+0x98>)
 8000a08:	480f      	ldr	r0, [pc, #60]	; (8000a48 <UB_VGA_Screen_Init+0x9c>)
 8000a0a:	f000 ffa9 	bl	8001960 <HAL_DMA_Start_IT>

  HAL_DMA_Init(&hdma_tim1_up);
 8000a0e:	480e      	ldr	r0, [pc, #56]	; (8000a48 <UB_VGA_Screen_Init+0x9c>)
 8000a10:	f000 fef8 	bl	8001804 <HAL_DMA_Init>
  __HAL_DMA_ENABLE_IT(&hdma_tim1_up, DMA_IT_TC);
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <UB_VGA_Screen_Init+0x9c>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <UB_VGA_Screen_Init+0x9c>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	f042 0210 	orr.w	r2, r2, #16
 8000a22:	601a      	str	r2, [r3, #0]

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg = DMA2_Stream5->CR;
 8000a24:	4b09      	ldr	r3, [pc, #36]	; (8000a4c <UB_VGA_Screen_Init+0xa0>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a01      	ldr	r2, [pc, #4]	; (8000a30 <UB_VGA_Screen_Init+0x84>)
 8000a2a:	6093      	str	r3, [r2, #8]
}
 8000a2c:	bf00      	nop
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	200000bc 	.word	0x200000bc
 8000a34:	40020400 	.word	0x40020400
 8000a38:	20012e60 	.word	0x20012e60
 8000a3c:	20012db8 	.word	0x20012db8
 8000a40:	200000c8 	.word	0x200000c8
 8000a44:	40021015 	.word	0x40021015
 8000a48:	20012e00 	.word	0x20012e00
 8000a4c:	40026488 	.word	0x40026488

08000a50 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	81bb      	strh	r3, [r7, #12]
 8000a5e:	e012      	b.n	8000a86 <UB_VGA_FillScreen+0x36>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8000a60:	2300      	movs	r3, #0
 8000a62:	81fb      	strh	r3, [r7, #14]
 8000a64:	e008      	b.n	8000a78 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp, yp, color);
 8000a66:	79fa      	ldrb	r2, [r7, #7]
 8000a68:	89b9      	ldrh	r1, [r7, #12]
 8000a6a:	89fb      	ldrh	r3, [r7, #14]
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f000 f813 	bl	8000a98 <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8000a72:	89fb      	ldrh	r3, [r7, #14]
 8000a74:	3301      	adds	r3, #1
 8000a76:	81fb      	strh	r3, [r7, #14]
 8000a78:	89fb      	ldrh	r3, [r7, #14]
 8000a7a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000a7e:	d3f2      	bcc.n	8000a66 <UB_VGA_FillScreen+0x16>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8000a80:	89bb      	ldrh	r3, [r7, #12]
 8000a82:	3301      	adds	r3, #1
 8000a84:	81bb      	strh	r3, [r7, #12]
 8000a86:	89bb      	ldrh	r3, [r7, #12]
 8000a88:	2bef      	cmp	r3, #239	; 0xef
 8000a8a:	d9e9      	bls.n	8000a60 <UB_VGA_FillScreen+0x10>
    }
  }
}
 8000a8c:	bf00      	nop
 8000a8e:	bf00      	nop
 8000a90:	3710      	adds	r7, #16
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
	...

08000a98 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	80fb      	strh	r3, [r7, #6]
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	80bb      	strh	r3, [r7, #4]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	70fb      	strb	r3, [r7, #3]
  if(xp >= VGA_DISPLAY_X)
 8000aaa:	88fb      	ldrh	r3, [r7, #6]
 8000aac:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000ab0:	d301      	bcc.n	8000ab6 <UB_VGA_SetPixel+0x1e>
    xp = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	80fb      	strh	r3, [r7, #6]
  if(yp >= VGA_DISPLAY_Y)
 8000ab6:	88bb      	ldrh	r3, [r7, #4]
 8000ab8:	2bef      	cmp	r3, #239	; 0xef
 8000aba:	d901      	bls.n	8000ac0 <UB_VGA_SetPixel+0x28>
    yp = 0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = color;
 8000ac0:	88ba      	ldrh	r2, [r7, #4]
 8000ac2:	4613      	mov	r3, r2
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	4413      	add	r3, r2
 8000ac8:	019b      	lsls	r3, r3, #6
 8000aca:	441a      	add	r2, r3
 8000acc:	88fb      	ldrh	r3, [r7, #6]
 8000ace:	4413      	add	r3, r2
 8000ad0:	4904      	ldr	r1, [pc, #16]	; (8000ae4 <UB_VGA_SetPixel+0x4c>)
 8000ad2:	78fa      	ldrb	r2, [r7, #3]
 8000ad4:	54ca      	strb	r2, [r1, r3]
}
 8000ad6:	bf00      	nop
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	200000c8 	.word	0x200000c8

08000ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	607b      	str	r3, [r7, #4]
 8000af2:	4b10      	ldr	r3, [pc, #64]	; (8000b34 <HAL_MspInit+0x4c>)
 8000af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af6:	4a0f      	ldr	r2, [pc, #60]	; (8000b34 <HAL_MspInit+0x4c>)
 8000af8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000afc:	6453      	str	r3, [r2, #68]	; 0x44
 8000afe:	4b0d      	ldr	r3, [pc, #52]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	603b      	str	r3, [r7, #0]
 8000b0e:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b12:	4a08      	ldr	r2, [pc, #32]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b18:	6413      	str	r3, [r2, #64]	; 0x40
 8000b1a:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b22:	603b      	str	r3, [r7, #0]
 8000b24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40023800 	.word	0x40023800

08000b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr

08000b46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b4a:	e7fe      	b.n	8000b4a <HardFault_Handler+0x4>

08000b4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <MemManage_Handler+0x4>

08000b52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b56:	e7fe      	b.n	8000b56 <BusFault_Handler+0x4>

08000b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b5c:	e7fe      	b.n	8000b5c <UsageFault_Handler+0x4>

08000b5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b62:	bf00      	nop
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr

08000b6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr

08000b88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b8c:	f000 fd08 	bl	80015a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b90:	bf00      	nop
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000b98:	4802      	ldr	r0, [pc, #8]	; (8000ba4 <DMA1_Stream5_IRQHandler+0x10>)
 8000b9a:	f000 ffcb 	bl	8001b34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	20012f28 	.word	0x20012f28

08000ba8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000bac:	4802      	ldr	r0, [pc, #8]	; (8000bb8 <DMA1_Stream6_IRQHandler+0x10>)
 8000bae:	f000 ffc1 	bl	8001b34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	20012f88 	.word	0x20012f88

08000bbc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bc0:	4828      	ldr	r0, [pc, #160]	; (8000c64 <TIM2_IRQHandler+0xa8>)
 8000bc2:	f002 fb29 	bl	8003218 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC3); // uncomment HAL_TIM_IRQHandler(&htim2); ^^
 8000bc6:	4b27      	ldr	r3, [pc, #156]	; (8000c64 <TIM2_IRQHandler+0xa8>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f06f 0208 	mvn.w	r2, #8
 8000bce:	611a      	str	r2, [r3, #16]

  VGA.hsync_cnt++;
 8000bd0:	4b25      	ldr	r3, [pc, #148]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000bd2:	881b      	ldrh	r3, [r3, #0]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	b29a      	uxth	r2, r3
 8000bd8:	4b23      	ldr	r3, [pc, #140]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000bda:	801a      	strh	r2, [r3, #0]
  if (VGA.hsync_cnt >= VGA_VSYNC_PERIODE)
 8000bdc:	4b22      	ldr	r3, [pc, #136]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000bde:	881b      	ldrh	r3, [r3, #0]
 8000be0:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8000be4:	d905      	bls.n	8000bf2 <TIM2_IRQHandler+0x36>
  {
    // -----------
    VGA.hsync_cnt = 0;
 8000be6:	4b20      	ldr	r3, [pc, #128]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr = (uint32_t)(&VGA_RAM1[0]);
 8000bec:	4a1f      	ldr	r2, [pc, #124]	; (8000c6c <TIM2_IRQHandler+0xb0>)
 8000bee:	4b1e      	ldr	r3, [pc, #120]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000bf0:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  GPIOB->BSRR = (VGA.hsync_cnt < VGA_VSYNC_IMP) ? VGA_VSYNC_Pin << 16u: VGA_VSYNC_Pin;
 8000bf2:	4b1d      	ldr	r3, [pc, #116]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000bf4:	881b      	ldrh	r3, [r3, #0]
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d802      	bhi.n	8000c00 <TIM2_IRQHandler+0x44>
 8000bfa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000bfe:	e001      	b.n	8000c04 <TIM2_IRQHandler+0x48>
 8000c00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c04:	4a1a      	ldr	r2, [pc, #104]	; (8000c70 <TIM2_IRQHandler+0xb4>)
 8000c06:	6193      	str	r3, [r2, #24]

  // Test for DMA start
  if((VGA.hsync_cnt >= VGA_VSYNC_BILD_START) && (VGA.hsync_cnt <= VGA_VSYNC_BILD_STOP))
 8000c08:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000c0a:	881b      	ldrh	r3, [r3, #0]
 8000c0c:	2b23      	cmp	r3, #35	; 0x23
 8000c0e:	d927      	bls.n	8000c60 <TIM2_IRQHandler+0xa4>
 8000c10:	4b15      	ldr	r3, [pc, #84]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000c12:	881b      	ldrh	r3, [r3, #0]
 8000c14:	f240 2202 	movw	r2, #514	; 0x202
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d821      	bhi.n	8000c60 <TIM2_IRQHandler+0xa4>
  {
    // after FP start => DMA Transfer

    // DMA2 init
	  DMA2_Stream5->CR = VGA.dma2_cr_reg;
 8000c1c:	4a15      	ldr	r2, [pc, #84]	; (8000c74 <TIM2_IRQHandler+0xb8>)
 8000c1e:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000c20:	689b      	ldr	r3, [r3, #8]
 8000c22:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR = VGA.start_adr;
 8000c24:	4a13      	ldr	r2, [pc, #76]	; (8000c74 <TIM2_IRQHandler+0xb8>)
 8000c26:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1 |= TIM_CR1_CEN; // __HAL_TIM_ENABLE(&htim1); // too slow?
 8000c2c:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <TIM2_IRQHandler+0xbc>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a11      	ldr	r2, [pc, #68]	; (8000c78 <TIM2_IRQHandler+0xbc>)
 8000c32:	f043 0301 	orr.w	r3, r3, #1
 8000c36:	6013      	str	r3, [r2, #0]
    // DMA2 enable
    __HAL_DMA_ENABLE(&hdma_tim1_up);
 8000c38:	4b10      	ldr	r3, [pc, #64]	; (8000c7c <TIM2_IRQHandler+0xc0>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	4b0f      	ldr	r3, [pc, #60]	; (8000c7c <TIM2_IRQHandler+0xc0>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f042 0201 	orr.w	r2, r2, #1
 8000c46:	601a      	str	r2, [r3, #0]
    // Test Adrespointer for high
    if(VGA.hsync_cnt & 0x01)
 8000c48:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000c4a:	881b      	ldrh	r3, [r3, #0]
 8000c4c:	f003 0301 	and.w	r3, r3, #1
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d005      	beq.n	8000c60 <TIM2_IRQHandler+0xa4>
      VGA.start_adr += (VGA_DISPLAY_X + 1); // inc after Hsync
 8000c54:	4b04      	ldr	r3, [pc, #16]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f203 1341 	addw	r3, r3, #321	; 0x141
 8000c5c:	4a02      	ldr	r2, [pc, #8]	; (8000c68 <TIM2_IRQHandler+0xac>)
 8000c5e:	6053      	str	r3, [r2, #4]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8000c60:	bf00      	nop
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	20012e60 	.word	0x20012e60
 8000c68:	200000bc 	.word	0x200000bc
 8000c6c:	200000c8 	.word	0x200000c8
 8000c70:	40020400 	.word	0x40020400
 8000c74:	40026488 	.word	0x40026488
 8000c78:	40010000 	.word	0x40010000
 8000c7c:	20012e00 	.word	0x20012e00

08000c80 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c84:	4807      	ldr	r0, [pc, #28]	; (8000ca4 <USART2_IRQHandler+0x24>)
 8000c86:	f003 fa9f 	bl	80041c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  if(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE))
 8000c8a:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <USART2_IRQHandler+0x24>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f003 0310 	and.w	r3, r3, #16
 8000c94:	2b10      	cmp	r3, #16
 8000c96:	d102      	bne.n	8000c9e <USART2_IRQHandler+0x1e>
  {
	  HAL_UART_RxCpltCallback(&huart2);
 8000c98:	4802      	ldr	r0, [pc, #8]	; (8000ca4 <USART2_IRQHandler+0x24>)
 8000c9a:	f000 fb49 	bl	8001330 <HAL_UART_RxCpltCallback>
  }

  /* USER CODE END USART2_IRQn 1 */
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20013028 	.word	0x20013028

08000ca8 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  // if (__HAL_DMA_GET_IT_SOURCE(&hdma_tim1_up, DMA_IT_TC)) // not needed?
  // {
    // Timer1 stop
    __HAL_TIM_DISABLE(&htim1);
 8000cac:	4b10      	ldr	r3, [pc, #64]	; (8000cf0 <DMA2_Stream5_IRQHandler+0x48>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	6a1a      	ldr	r2, [r3, #32]
 8000cb2:	f241 1311 	movw	r3, #4369	; 0x1111
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d10f      	bne.n	8000cdc <DMA2_Stream5_IRQHandler+0x34>
 8000cbc:	4b0c      	ldr	r3, [pc, #48]	; (8000cf0 <DMA2_Stream5_IRQHandler+0x48>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	6a1a      	ldr	r2, [r3, #32]
 8000cc2:	f240 4344 	movw	r3, #1092	; 0x444
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d107      	bne.n	8000cdc <DMA2_Stream5_IRQHandler+0x34>
 8000ccc:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <DMA2_Stream5_IRQHandler+0x48>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <DMA2_Stream5_IRQHandler+0x48>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f022 0201 	bic.w	r2, r2, #1
 8000cda:	601a      	str	r2, [r3, #0]
    // DMA2 disable
    // __HAL_DMA_DISABLE(&hdma_tim1_up); // not needed?
    // switch on black
    GPIOE->BSRR = VGA_GPIO_HINIBBLE << 16u;
 8000cdc:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <DMA2_Stream5_IRQHandler+0x4c>)
 8000cde:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8000ce2:	619a      	str	r2, [r3, #24]
  // }

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8000ce4:	4804      	ldr	r0, [pc, #16]	; (8000cf8 <DMA2_Stream5_IRQHandler+0x50>)
 8000ce6:	f000 ff25 	bl	8001b34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	20012db8 	.word	0x20012db8
 8000cf4:	40021000 	.word	0x40021000
 8000cf8:	20012e00 	.word	0x20012e00

08000cfc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
	return 1;
 8000d00:	2301      	movs	r3, #1
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <_kill>:

int _kill(int pid, int sig)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000d16:	f004 f8e1 	bl	8004edc <__errno>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2216      	movs	r2, #22
 8000d1e:	601a      	str	r2, [r3, #0]
	return -1;
 8000d20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <_exit>:

void _exit (int status)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000d34:	f04f 31ff 	mov.w	r1, #4294967295
 8000d38:	6878      	ldr	r0, [r7, #4]
 8000d3a:	f7ff ffe7 	bl	8000d0c <_kill>
	while (1) {}		/* Make sure we hang here */
 8000d3e:	e7fe      	b.n	8000d3e <_exit+0x12>

08000d40 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	617b      	str	r3, [r7, #20]
 8000d50:	e00a      	b.n	8000d68 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d52:	f3af 8000 	nop.w
 8000d56:	4601      	mov	r1, r0
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	1c5a      	adds	r2, r3, #1
 8000d5c:	60ba      	str	r2, [r7, #8]
 8000d5e:	b2ca      	uxtb	r2, r1
 8000d60:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	3301      	adds	r3, #1
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	697a      	ldr	r2, [r7, #20]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	dbf0      	blt.n	8000d52 <_read+0x12>
	}

return len;
 8000d70:	687b      	ldr	r3, [r7, #4]
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3718      	adds	r7, #24
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b086      	sub	sp, #24
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	60f8      	str	r0, [r7, #12]
 8000d82:	60b9      	str	r1, [r7, #8]
 8000d84:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d86:	2300      	movs	r3, #0
 8000d88:	617b      	str	r3, [r7, #20]
 8000d8a:	e009      	b.n	8000da0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	1c5a      	adds	r2, r3, #1
 8000d90:	60ba      	str	r2, [r7, #8]
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4618      	mov	r0, r3
 8000d96:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	617b      	str	r3, [r7, #20]
 8000da0:	697a      	ldr	r2, [r7, #20]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	dbf1      	blt.n	8000d8c <_write+0x12>
	}
	return len;
 8000da8:	687b      	ldr	r3, [r7, #4]
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3718      	adds	r7, #24
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <_close>:

int _close(int file)
{
 8000db2:	b480      	push	{r7}
 8000db4:	b083      	sub	sp, #12
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
	return -1;
 8000dba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr

08000dca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	b083      	sub	sp, #12
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
 8000dd2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dda:	605a      	str	r2, [r3, #4]
	return 0;
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	370c      	adds	r7, #12
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <_isatty>:

int _isatty(int file)
{
 8000dea:	b480      	push	{r7}
 8000dec:	b083      	sub	sp, #12
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
	return 1;
 8000df2:	2301      	movs	r3, #1
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr

08000e00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
	return 0;
 8000e0c:	2300      	movs	r3, #0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3714      	adds	r7, #20
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
	...

08000e1c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000e24:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <_sbrk+0x50>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d102      	bne.n	8000e32 <_sbrk+0x16>
		heap_end = &end;
 8000e2c:	4b0f      	ldr	r3, [pc, #60]	; (8000e6c <_sbrk+0x50>)
 8000e2e:	4a10      	ldr	r2, [pc, #64]	; (8000e70 <_sbrk+0x54>)
 8000e30:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000e32:	4b0e      	ldr	r3, [pc, #56]	; (8000e6c <_sbrk+0x50>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000e38:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <_sbrk+0x50>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	4413      	add	r3, r2
 8000e40:	466a      	mov	r2, sp
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d907      	bls.n	8000e56 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000e46:	f004 f849 	bl	8004edc <__errno>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	220c      	movs	r2, #12
 8000e4e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000e50:	f04f 33ff 	mov.w	r3, #4294967295
 8000e54:	e006      	b.n	8000e64 <_sbrk+0x48>
	}

	heap_end += incr;
 8000e56:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <_sbrk+0x50>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4413      	add	r3, r2
 8000e5e:	4a03      	ldr	r2, [pc, #12]	; (8000e6c <_sbrk+0x50>)
 8000e60:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000e62:	68fb      	ldr	r3, [r7, #12]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	200000ac 	.word	0x200000ac
 8000e70:	20013080 	.word	0x20013080

08000e74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e78:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <SystemInit+0x28>)
 8000e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e7e:	4a07      	ldr	r2, [pc, #28]	; (8000e9c <SystemInit+0x28>)
 8000e80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e88:	4b04      	ldr	r3, [pc, #16]	; (8000e9c <SystemInit+0x28>)
 8000e8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e8e:	609a      	str	r2, [r3, #8]
#endif
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ea6:	f107 0308 	add.w	r3, r7, #8
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
 8000eb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eb4:	463b      	mov	r3, r7
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ebc:	4b1e      	ldr	r3, [pc, #120]	; (8000f38 <MX_TIM1_Init+0x98>)
 8000ebe:	4a1f      	ldr	r2, [pc, #124]	; (8000f3c <MX_TIM1_Init+0x9c>)
 8000ec0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
 8000ec2:	4b1d      	ldr	r3, [pc, #116]	; (8000f38 <MX_TIM1_Init+0x98>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	; (8000f38 <MX_TIM1_Init+0x98>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = VGA_TIM1_PERIODE;
 8000ece:	4b1a      	ldr	r3, [pc, #104]	; (8000f38 <MX_TIM1_Init+0x98>)
 8000ed0:	220b      	movs	r2, #11
 8000ed2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ed4:	4b18      	ldr	r3, [pc, #96]	; (8000f38 <MX_TIM1_Init+0x98>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000eda:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <MX_TIM1_Init+0x98>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ee0:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <MX_TIM1_Init+0x98>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ee6:	4814      	ldr	r0, [pc, #80]	; (8000f38 <MX_TIM1_Init+0x98>)
 8000ee8:	f001 feb8 	bl	8002c5c <HAL_TIM_Base_Init>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8000ef2:	f7ff fd53 	bl	800099c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ef6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000efa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000efc:	f107 0308 	add.w	r3, r7, #8
 8000f00:	4619      	mov	r1, r3
 8000f02:	480d      	ldr	r0, [pc, #52]	; (8000f38 <MX_TIM1_Init+0x98>)
 8000f04:	f002 fb4e 	bl	80035a4 <HAL_TIM_ConfigClockSource>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 8000f0e:	f7ff fd45 	bl	800099c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f12:	2300      	movs	r3, #0
 8000f14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f16:	2300      	movs	r3, #0
 8000f18:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4806      	ldr	r0, [pc, #24]	; (8000f38 <MX_TIM1_Init+0x98>)
 8000f20:	f002 ff46 	bl	8003db0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8000f2a:	f7ff fd37 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000f2e:	bf00      	nop
 8000f30:	3718      	adds	r7, #24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20012db8 	.word	0x20012db8
 8000f3c:	40010000 	.word	0x40010000

08000f40 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08a      	sub	sp, #40	; 0x28
 8000f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f46:	f107 0320 	add.w	r3, r7, #32
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]
 8000f58:	609a      	str	r2, [r3, #8]
 8000f5a:	60da      	str	r2, [r3, #12]
 8000f5c:	611a      	str	r2, [r3, #16]
 8000f5e:	615a      	str	r2, [r3, #20]
 8000f60:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f62:	4b2a      	ldr	r3, [pc, #168]	; (800100c <MX_TIM2_Init+0xcc>)
 8000f64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f68:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8000f6a:	4b28      	ldr	r3, [pc, #160]	; (800100c <MX_TIM2_Init+0xcc>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f70:	4b26      	ldr	r3, [pc, #152]	; (800100c <MX_TIM2_Init+0xcc>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 8000f76:	4b25      	ldr	r3, [pc, #148]	; (800100c <MX_TIM2_Init+0xcc>)
 8000f78:	f640 226b 	movw	r2, #2667	; 0xa6b
 8000f7c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f7e:	4b23      	ldr	r3, [pc, #140]	; (800100c <MX_TIM2_Init+0xcc>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f84:	4b21      	ldr	r3, [pc, #132]	; (800100c <MX_TIM2_Init+0xcc>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000f8a:	4820      	ldr	r0, [pc, #128]	; (800100c <MX_TIM2_Init+0xcc>)
 8000f8c:	f001 ff1e 	bl	8002dcc <HAL_TIM_PWM_Init>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000f96:	f7ff fd01 	bl	800099c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fa2:	f107 0320 	add.w	r3, r7, #32
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4818      	ldr	r0, [pc, #96]	; (800100c <MX_TIM2_Init+0xcc>)
 8000faa:	f002 ff01 	bl	8003db0 <HAL_TIMEx_MasterConfigSynchronization>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000fb4:	f7ff fcf2 	bl	800099c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fb8:	2360      	movs	r3, #96	; 0x60
 8000fba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 8000fbc:	f240 13bb 	movw	r3, #443	; 0x1bb
 8000fc0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	2208      	movs	r2, #8
 8000fce:	4619      	mov	r1, r3
 8000fd0:	480e      	ldr	r0, [pc, #56]	; (800100c <MX_TIM2_Init+0xcc>)
 8000fd2:	f002 fa29 	bl	8003428 <HAL_TIM_PWM_ConfigChannel>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000fdc:	f7ff fcde 	bl	800099c <Error_Handler>
  }
  sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 8000fe0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000fe4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	220c      	movs	r2, #12
 8000fea:	4619      	mov	r1, r3
 8000fec:	4807      	ldr	r0, [pc, #28]	; (800100c <MX_TIM2_Init+0xcc>)
 8000fee:	f002 fa1b 	bl	8003428 <HAL_TIM_PWM_ConfigChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8000ff8:	f7ff fcd0 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000ffc:	4803      	ldr	r0, [pc, #12]	; (800100c <MX_TIM2_Init+0xcc>)
 8000ffe:	f000 f87f 	bl	8001100 <HAL_TIM_MspPostInit>

}
 8001002:	bf00      	nop
 8001004:	3728      	adds	r7, #40	; 0x28
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20012e60 	.word	0x20012e60

08001010 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a21      	ldr	r2, [pc, #132]	; (80010a4 <HAL_TIM_Base_MspInit+0x94>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d13c      	bne.n	800109c <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	4b20      	ldr	r3, [pc, #128]	; (80010a8 <HAL_TIM_Base_MspInit+0x98>)
 8001028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102a:	4a1f      	ldr	r2, [pc, #124]	; (80010a8 <HAL_TIM_Base_MspInit+0x98>)
 800102c:	f043 0301 	orr.w	r3, r3, #1
 8001030:	6453      	str	r3, [r2, #68]	; 0x44
 8001032:	4b1d      	ldr	r3, [pc, #116]	; (80010a8 <HAL_TIM_Base_MspInit+0x98>)
 8001034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 800103e:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 8001040:	4a1b      	ldr	r2, [pc, #108]	; (80010b0 <HAL_TIM_Base_MspInit+0xa0>)
 8001042:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8001044:	4b19      	ldr	r3, [pc, #100]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 8001046:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800104a:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800104c:	4b17      	ldr	r3, [pc, #92]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 800104e:	2240      	movs	r2, #64	; 0x40
 8001050:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001052:	4b16      	ldr	r3, [pc, #88]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 8001054:	2200      	movs	r2, #0
 8001056:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8001058:	4b14      	ldr	r3, [pc, #80]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 800105a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800105e:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001060:	4b12      	ldr	r3, [pc, #72]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 8001062:	2200      	movs	r2, #0
 8001064:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001066:	4b11      	ldr	r3, [pc, #68]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 8001068:	2200      	movs	r2, #0
 800106a:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 800106c:	4b0f      	ldr	r3, [pc, #60]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 800106e:	2200      	movs	r2, #0
 8001070:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001072:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 8001074:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001078:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800107a:	4b0c      	ldr	r3, [pc, #48]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 800107c:	2200      	movs	r2, #0
 800107e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8001080:	480a      	ldr	r0, [pc, #40]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 8001082:	f000 fbbf 	bl	8001804 <HAL_DMA_Init>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <HAL_TIM_Base_MspInit+0x80>
    {
      Error_Handler();
 800108c:	f7ff fc86 	bl	800099c <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a06      	ldr	r2, [pc, #24]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 8001094:	621a      	str	r2, [r3, #32]
 8001096:	4a05      	ldr	r2, [pc, #20]	; (80010ac <HAL_TIM_Base_MspInit+0x9c>)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800109c:	bf00      	nop
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40010000 	.word	0x40010000
 80010a8:	40023800 	.word	0x40023800
 80010ac:	20012e00 	.word	0x20012e00
 80010b0:	40026488 	.word	0x40026488

080010b4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010c4:	d115      	bne.n	80010f2 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <HAL_TIM_PWM_MspInit+0x48>)
 80010cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ce:	4a0b      	ldr	r2, [pc, #44]	; (80010fc <HAL_TIM_PWM_MspInit+0x48>)
 80010d0:	f043 0301 	orr.w	r3, r3, #1
 80010d4:	6413      	str	r3, [r2, #64]	; 0x40
 80010d6:	4b09      	ldr	r3, [pc, #36]	; (80010fc <HAL_TIM_PWM_MspInit+0x48>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2100      	movs	r1, #0
 80010e6:	201c      	movs	r0, #28
 80010e8:	f000 fb55 	bl	8001796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80010ec:	201c      	movs	r0, #28
 80010ee:	f000 fb6e 	bl	80017ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40023800 	.word	0x40023800

08001100 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b088      	sub	sp, #32
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001120:	d11e      	bne.n	8001160 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
 8001126:	4b10      	ldr	r3, [pc, #64]	; (8001168 <HAL_TIM_MspPostInit+0x68>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	4a0f      	ldr	r2, [pc, #60]	; (8001168 <HAL_TIM_MspPostInit+0x68>)
 800112c:	f043 0302 	orr.w	r3, r3, #2
 8001130:	6313      	str	r3, [r2, #48]	; 0x30
 8001132:	4b0d      	ldr	r3, [pc, #52]	; (8001168 <HAL_TIM_MspPostInit+0x68>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
 800113e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001142:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001144:	2302      	movs	r3, #2
 8001146:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800114c:	2303      	movs	r3, #3
 800114e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001150:	2301      	movs	r3, #1
 8001152:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	4619      	mov	r1, r3
 800115a:	4804      	ldr	r0, [pc, #16]	; (800116c <HAL_TIM_MspPostInit+0x6c>)
 800115c:	f000 ff54 	bl	8002008 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001160:	bf00      	nop
 8001162:	3720      	adds	r7, #32
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40023800 	.word	0x40023800
 800116c:	40020400 	.word	0x40020400

08001170 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001174:	4b11      	ldr	r3, [pc, #68]	; (80011bc <MX_USART2_UART_Init+0x4c>)
 8001176:	4a12      	ldr	r2, [pc, #72]	; (80011c0 <MX_USART2_UART_Init+0x50>)
 8001178:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800117a:	4b10      	ldr	r3, [pc, #64]	; (80011bc <MX_USART2_UART_Init+0x4c>)
 800117c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001180:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001182:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <MX_USART2_UART_Init+0x4c>)
 8001184:	2200      	movs	r2, #0
 8001186:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <MX_USART2_UART_Init+0x4c>)
 800118a:	2200      	movs	r2, #0
 800118c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800118e:	4b0b      	ldr	r3, [pc, #44]	; (80011bc <MX_USART2_UART_Init+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <MX_USART2_UART_Init+0x4c>)
 8001196:	220c      	movs	r2, #12
 8001198:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800119a:	4b08      	ldr	r3, [pc, #32]	; (80011bc <MX_USART2_UART_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011a0:	4b06      	ldr	r3, [pc, #24]	; (80011bc <MX_USART2_UART_Init+0x4c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011a6:	4805      	ldr	r0, [pc, #20]	; (80011bc <MX_USART2_UART_Init+0x4c>)
 80011a8:	f002 fe92 	bl	8003ed0 <HAL_UART_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011b2:	f7ff fbf3 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20013028 	.word	0x20013028
 80011c0:	40004400 	.word	0x40004400

080011c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08a      	sub	sp, #40	; 0x28
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 0314 	add.w	r3, r7, #20
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a4c      	ldr	r2, [pc, #304]	; (8001314 <HAL_UART_MspInit+0x150>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	f040 8091 	bne.w	800130a <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011e8:	2300      	movs	r3, #0
 80011ea:	613b      	str	r3, [r7, #16]
 80011ec:	4b4a      	ldr	r3, [pc, #296]	; (8001318 <HAL_UART_MspInit+0x154>)
 80011ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f0:	4a49      	ldr	r2, [pc, #292]	; (8001318 <HAL_UART_MspInit+0x154>)
 80011f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011f6:	6413      	str	r3, [r2, #64]	; 0x40
 80011f8:	4b47      	ldr	r3, [pc, #284]	; (8001318 <HAL_UART_MspInit+0x154>)
 80011fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001200:	613b      	str	r3, [r7, #16]
 8001202:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001204:	2300      	movs	r3, #0
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	4b43      	ldr	r3, [pc, #268]	; (8001318 <HAL_UART_MspInit+0x154>)
 800120a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120c:	4a42      	ldr	r2, [pc, #264]	; (8001318 <HAL_UART_MspInit+0x154>)
 800120e:	f043 0301 	orr.w	r3, r3, #1
 8001212:	6313      	str	r3, [r2, #48]	; 0x30
 8001214:	4b40      	ldr	r3, [pc, #256]	; (8001318 <HAL_UART_MspInit+0x154>)
 8001216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001218:	f003 0301 	and.w	r3, r3, #1
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001220:	230c      	movs	r3, #12
 8001222:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001224:	2302      	movs	r3, #2
 8001226:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122c:	2303      	movs	r3, #3
 800122e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001230:	2307      	movs	r3, #7
 8001232:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4619      	mov	r1, r3
 800123a:	4838      	ldr	r0, [pc, #224]	; (800131c <HAL_UART_MspInit+0x158>)
 800123c:	f000 fee4 	bl	8002008 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001240:	4b37      	ldr	r3, [pc, #220]	; (8001320 <HAL_UART_MspInit+0x15c>)
 8001242:	4a38      	ldr	r2, [pc, #224]	; (8001324 <HAL_UART_MspInit+0x160>)
 8001244:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001246:	4b36      	ldr	r3, [pc, #216]	; (8001320 <HAL_UART_MspInit+0x15c>)
 8001248:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800124c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800124e:	4b34      	ldr	r3, [pc, #208]	; (8001320 <HAL_UART_MspInit+0x15c>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001254:	4b32      	ldr	r3, [pc, #200]	; (8001320 <HAL_UART_MspInit+0x15c>)
 8001256:	2200      	movs	r2, #0
 8001258:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800125a:	4b31      	ldr	r3, [pc, #196]	; (8001320 <HAL_UART_MspInit+0x15c>)
 800125c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001260:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001262:	4b2f      	ldr	r3, [pc, #188]	; (8001320 <HAL_UART_MspInit+0x15c>)
 8001264:	2200      	movs	r2, #0
 8001266:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001268:	4b2d      	ldr	r3, [pc, #180]	; (8001320 <HAL_UART_MspInit+0x15c>)
 800126a:	2200      	movs	r2, #0
 800126c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800126e:	4b2c      	ldr	r3, [pc, #176]	; (8001320 <HAL_UART_MspInit+0x15c>)
 8001270:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001274:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001276:	4b2a      	ldr	r3, [pc, #168]	; (8001320 <HAL_UART_MspInit+0x15c>)
 8001278:	2200      	movs	r2, #0
 800127a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800127c:	4b28      	ldr	r3, [pc, #160]	; (8001320 <HAL_UART_MspInit+0x15c>)
 800127e:	2200      	movs	r2, #0
 8001280:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001282:	4827      	ldr	r0, [pc, #156]	; (8001320 <HAL_UART_MspInit+0x15c>)
 8001284:	f000 fabe 	bl	8001804 <HAL_DMA_Init>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800128e:	f7ff fb85 	bl	800099c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a22      	ldr	r2, [pc, #136]	; (8001320 <HAL_UART_MspInit+0x15c>)
 8001296:	639a      	str	r2, [r3, #56]	; 0x38
 8001298:	4a21      	ldr	r2, [pc, #132]	; (8001320 <HAL_UART_MspInit+0x15c>)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800129e:	4b22      	ldr	r3, [pc, #136]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012a0:	4a22      	ldr	r2, [pc, #136]	; (800132c <HAL_UART_MspInit+0x168>)
 80012a2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80012a4:	4b20      	ldr	r3, [pc, #128]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012a6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012aa:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012ac:	4b1e      	ldr	r3, [pc, #120]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012ae:	2240      	movs	r2, #64	; 0x40
 80012b0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012b2:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012b8:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012be:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012c0:	4b19      	ldr	r3, [pc, #100]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012c6:	4b18      	ldr	r3, [pc, #96]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80012cc:	4b16      	ldr	r3, [pc, #88]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012d2:	4b15      	ldr	r3, [pc, #84]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012d8:	4b13      	ldr	r3, [pc, #76]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012da:	2200      	movs	r2, #0
 80012dc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80012de:	4812      	ldr	r0, [pc, #72]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012e0:	f000 fa90 	bl	8001804 <HAL_DMA_Init>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80012ea:	f7ff fb57 	bl	800099c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a0d      	ldr	r2, [pc, #52]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012f2:	635a      	str	r2, [r3, #52]	; 0x34
 80012f4:	4a0c      	ldr	r2, [pc, #48]	; (8001328 <HAL_UART_MspInit+0x164>)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80012fa:	2200      	movs	r2, #0
 80012fc:	2100      	movs	r1, #0
 80012fe:	2026      	movs	r0, #38	; 0x26
 8001300:	f000 fa49 	bl	8001796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001304:	2026      	movs	r0, #38	; 0x26
 8001306:	f000 fa62 	bl	80017ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800130a:	bf00      	nop
 800130c:	3728      	adds	r7, #40	; 0x28
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40004400 	.word	0x40004400
 8001318:	40023800 	.word	0x40023800
 800131c:	40020000 	.word	0x40020000
 8001320:	20012f28 	.word	0x20012f28
 8001324:	40026088 	.word	0x40026088
 8001328:	20012f88 	.word	0x20012f88
 800132c:	400260a0 	.word	0x400260a0

08001330 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001330:	b580      	push	{r7, lr}
 8001332:	b086      	sub	sp, #24
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	// idle detection needs at least one UART clock to detect the bus is idle. So
	// in the case, that the transmission length is one full buffer length
	// and the start buffer pointer is at 0, it will be also 0 at the end of the
	// transmission. In this case the DMA rollover will increment the RxRollover
	// variable first and len will not be zero.
	if(__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE)) {									// Check if it is an "Idle Interrupt"
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0310 	and.w	r3, r3, #16
 8001342:	2b10      	cmp	r3, #16
 8001344:	f040 8085 	bne.w	8001452 <HAL_UART_RxCpltCallback+0x122>
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);												// clear the interrupt
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	4b46      	ldr	r3, [pc, #280]	; (8001468 <HAL_UART_RxCpltCallback+0x138>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	4b44      	ldr	r3, [pc, #272]	; (8001468 <HAL_UART_RxCpltCallback+0x138>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	68fb      	ldr	r3, [r7, #12]
		RxCounter++;																	// increment the Rx Counter
 800135e:	4b43      	ldr	r3, [pc, #268]	; (800146c <HAL_UART_RxCpltCallback+0x13c>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	3301      	adds	r3, #1
 8001364:	b2da      	uxtb	r2, r3
 8001366:	4b41      	ldr	r3, [pc, #260]	; (800146c <HAL_UART_RxCpltCallback+0x13c>)
 8001368:	701a      	strb	r2, [r3, #0]

		uint8_t TxSize = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	753b      	strb	r3, [r7, #20]
		uint16_t start = RxBfrPos;														// Rx bytes start position (=last buffer position)
 800136e:	4b40      	ldr	r3, [pc, #256]	; (8001470 <HAL_UART_RxCpltCallback+0x140>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	827b      	strh	r3, [r7, #18]
		RxBfrPos = RX_BUFSIZE - (uint16_t)huart->hdmarx->Instance->NDTR;				// determine actual buffer position
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	b2da      	uxtb	r2, r3
 800137e:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8001382:	1a9b      	subs	r3, r3, r2
 8001384:	b2da      	uxtb	r2, r3
 8001386:	4b3a      	ldr	r3, [pc, #232]	; (8001470 <HAL_UART_RxCpltCallback+0x140>)
 8001388:	701a      	strb	r2, [r3, #0]
		uint16_t len = RX_BUFSIZE;														// init len with max. size
 800138a:	2380      	movs	r3, #128	; 0x80
 800138c:	82fb      	strh	r3, [r7, #22]
		UART2_txBuffer[0] = '\0';
 800138e:	4b39      	ldr	r3, [pc, #228]	; (8001474 <HAL_UART_RxCpltCallback+0x144>)
 8001390:	2200      	movs	r2, #0
 8001392:	701a      	strb	r2, [r3, #0]

		if(RxRollover < 2)  {
 8001394:	4b38      	ldr	r3, [pc, #224]	; (8001478 <HAL_UART_RxCpltCallback+0x148>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b01      	cmp	r3, #1
 800139a:	d81c      	bhi.n	80013d6 <HAL_UART_RxCpltCallback+0xa6>
			if(RxRollover) {															// rolled over once
 800139c:	4b36      	ldr	r3, [pc, #216]	; (8001478 <HAL_UART_RxCpltCallback+0x148>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d011      	beq.n	80013c8 <HAL_UART_RxCpltCallback+0x98>
				if(RxBfrPos <= start) len = RxBfrPos + RX_BUFSIZE - start;				// no bytes overwritten
 80013a4:	4b32      	ldr	r3, [pc, #200]	; (8001470 <HAL_UART_RxCpltCallback+0x140>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	8a7a      	ldrh	r2, [r7, #18]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d308      	bcc.n	80013c2 <HAL_UART_RxCpltCallback+0x92>
 80013b0:	4b2f      	ldr	r3, [pc, #188]	; (8001470 <HAL_UART_RxCpltCallback+0x140>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	8a7b      	ldrh	r3, [r7, #18]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	3380      	adds	r3, #128	; 0x80
 80013be:	82fb      	strh	r3, [r7, #22]
 80013c0:	e00b      	b.n	80013da <HAL_UART_RxCpltCallback+0xaa>
				else len = RX_BUFSIZE + 1;												// bytes overwritten error
 80013c2:	2381      	movs	r3, #129	; 0x81
 80013c4:	82fb      	strh	r3, [r7, #22]
 80013c6:	e008      	b.n	80013da <HAL_UART_RxCpltCallback+0xaa>
			} else {
				len = RxBfrPos - start;													// no bytes overwritten
 80013c8:	4b29      	ldr	r3, [pc, #164]	; (8001470 <HAL_UART_RxCpltCallback+0x140>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	8a7b      	ldrh	r3, [r7, #18]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	82fb      	strh	r3, [r7, #22]
 80013d4:	e001      	b.n	80013da <HAL_UART_RxCpltCallback+0xaa>
			}
		} else {
			len = RX_BUFSIZE + 2;														// dual rollover error
 80013d6:	2382      	movs	r3, #130	; 0x82
 80013d8:	82fb      	strh	r3, [r7, #22]
		}

		if(len && (len <= RX_BUFSIZE)) {
 80013da:	8afb      	ldrh	r3, [r7, #22]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d025      	beq.n	800142c <HAL_UART_RxCpltCallback+0xfc>
 80013e0:	8afb      	ldrh	r3, [r7, #22]
 80013e2:	2b80      	cmp	r3, #128	; 0x80
 80013e4:	d822      	bhi.n	800142c <HAL_UART_RxCpltCallback+0xfc>
				sprintf(UART2_txBuffer, "ACK RxC:%d S:%d L:%d RO:%d RXp:%d >>", RxCounter, start, len, RxRollover, RxBfrPos);

			#else
				//sprintf(UART2_txBuffer, "U heeft ingevoerd:");
			#endif
			TxSize = strlen(UART2_txBuffer);
 80013e6:	4823      	ldr	r0, [pc, #140]	; (8001474 <HAL_UART_RxCpltCallback+0x144>)
 80013e8:	f7fe fefc 	bl	80001e4 <strlen>
 80013ec:	4603      	mov	r3, r0
 80013ee:	753b      	strb	r3, [r7, #20]

			// add received bytes to UART2_txBuffer
			uint8_t i;
			for(i = 0; i < len; i++) *(UART2_txBuffer + TxSize + i) = *(UART2_rxBuffer + ((start + i) % RX_BUFSIZE));
 80013f0:	2300      	movs	r3, #0
 80013f2:	757b      	strb	r3, [r7, #21]
 80013f4:	e010      	b.n	8001418 <HAL_UART_RxCpltCallback+0xe8>
 80013f6:	8a7a      	ldrh	r2, [r7, #18]
 80013f8:	7d7b      	ldrb	r3, [r7, #21]
 80013fa:	4413      	add	r3, r2
 80013fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001400:	4a1e      	ldr	r2, [pc, #120]	; (800147c <HAL_UART_RxCpltCallback+0x14c>)
 8001402:	441a      	add	r2, r3
 8001404:	7d39      	ldrb	r1, [r7, #20]
 8001406:	7d7b      	ldrb	r3, [r7, #21]
 8001408:	440b      	add	r3, r1
 800140a:	491a      	ldr	r1, [pc, #104]	; (8001474 <HAL_UART_RxCpltCallback+0x144>)
 800140c:	440b      	add	r3, r1
 800140e:	7812      	ldrb	r2, [r2, #0]
 8001410:	701a      	strb	r2, [r3, #0]
 8001412:	7d7b      	ldrb	r3, [r7, #21]
 8001414:	3301      	adds	r3, #1
 8001416:	757b      	strb	r3, [r7, #21]
 8001418:	7d7b      	ldrb	r3, [r7, #21]
 800141a:	b29b      	uxth	r3, r3
 800141c:	8afa      	ldrh	r2, [r7, #22]
 800141e:	429a      	cmp	r2, r3
 8001420:	d8e9      	bhi.n	80013f6 <HAL_UART_RxCpltCallback+0xc6>
			TxSize += i;
 8001422:	7d3a      	ldrb	r2, [r7, #20]
 8001424:	7d7b      	ldrb	r3, [r7, #21]
 8001426:	4413      	add	r3, r2
 8001428:	753b      	strb	r3, [r7, #20]
		if(len && (len <= RX_BUFSIZE)) {
 800142a:	e00b      	b.n	8001444 <HAL_UART_RxCpltCallback+0x114>
		} else {
			// buffer overflow error:
			sprintf(UART2_txBuffer, "NAK RX BUFFER OVERFLOW ERROR %d\r\n", (len - RX_BUFSIZE));	// Change error message
 800142c:	8afb      	ldrh	r3, [r7, #22]
 800142e:	3b80      	subs	r3, #128	; 0x80
 8001430:	461a      	mov	r2, r3
 8001432:	4913      	ldr	r1, [pc, #76]	; (8001480 <HAL_UART_RxCpltCallback+0x150>)
 8001434:	480f      	ldr	r0, [pc, #60]	; (8001474 <HAL_UART_RxCpltCallback+0x144>)
 8001436:	f003 fd83 	bl	8004f40 <siprintf>
			TxSize = strlen(UART2_txBuffer);
 800143a:	480e      	ldr	r0, [pc, #56]	; (8001474 <HAL_UART_RxCpltCallback+0x144>)
 800143c:	f7fe fed2 	bl	80001e4 <strlen>
 8001440:	4603      	mov	r3, r0
 8001442:	753b      	strb	r3, [r7, #20]
		}

		FL_Parse(UART2_txBuffer);
 8001444:	480b      	ldr	r0, [pc, #44]	; (8001474 <HAL_UART_RxCpltCallback+0x144>)
 8001446:	f7ff f8a7 	bl	8000598 <FL_Parse>

		//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)UART2_txBuffer, TxSize);						// send a response

		RxRollover = 0;																	// reset the Rollover variable
 800144a:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <HAL_UART_RxCpltCallback+0x148>)
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]
	} else {
		// no idle flag? --> DMA rollover occurred
		RxRollover++;		// increment Rollover Counter
	}
}
 8001450:	e005      	b.n	800145e <HAL_UART_RxCpltCallback+0x12e>
		RxRollover++;		// increment Rollover Counter
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <HAL_UART_RxCpltCallback+0x148>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	3301      	adds	r3, #1
 8001458:	b2da      	uxtb	r2, r3
 800145a:	4b07      	ldr	r3, [pc, #28]	; (8001478 <HAL_UART_RxCpltCallback+0x148>)
 800145c:	701a      	strb	r2, [r3, #0]
}
 800145e:	bf00      	nop
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20013028 	.word	0x20013028
 800146c:	200000b1 	.word	0x200000b1
 8001470:	200000b2 	.word	0x200000b2
 8001474:	20012fe8 	.word	0x20012fe8
 8001478:	200000b0 	.word	0x200000b0
 800147c:	20012ea8 	.word	0x20012ea8
 8001480:	080063d0 	.word	0x080063d0

08001484 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
	// UART Tx Complete Callback;
	TxCounter++;
 800148c:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <HAL_UART_TxCpltCallback+0x20>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	3301      	adds	r3, #1
 8001492:	b2da      	uxtb	r2, r3
 8001494:	4b03      	ldr	r3, [pc, #12]	; (80014a4 <HAL_UART_TxCpltCallback+0x20>)
 8001496:	701a      	strb	r2, [r3, #0]
}
 8001498:	bf00      	nop
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	200000b3 	.word	0x200000b3

080014a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80014a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014e0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80014ac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80014ae:	e003      	b.n	80014b8 <LoopCopyDataInit>

080014b0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80014b0:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80014b2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80014b4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80014b6:	3104      	adds	r1, #4

080014b8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80014b8:	480b      	ldr	r0, [pc, #44]	; (80014e8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80014ba:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80014bc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80014be:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80014c0:	d3f6      	bcc.n	80014b0 <CopyDataInit>
  ldr  r2, =_sbss
 80014c2:	4a0b      	ldr	r2, [pc, #44]	; (80014f0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80014c4:	e002      	b.n	80014cc <LoopFillZerobss>

080014c6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80014c6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80014c8:	f842 3b04 	str.w	r3, [r2], #4

080014cc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80014cc:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80014ce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80014d0:	d3f9      	bcc.n	80014c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014d2:	f7ff fccf 	bl	8000e74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014d6:	f003 fd07 	bl	8004ee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014da:	f7ff f9b1 	bl	8000840 <main>
  bx  lr    
 80014de:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80014e0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80014e4:	08006570 	.word	0x08006570
  ldr  r0, =_sdata
 80014e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80014ec:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 80014f0:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 80014f4:	20013080 	.word	0x20013080

080014f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014f8:	e7fe      	b.n	80014f8 <ADC_IRQHandler>
	...

080014fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001500:	4b0e      	ldr	r3, [pc, #56]	; (800153c <HAL_Init+0x40>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a0d      	ldr	r2, [pc, #52]	; (800153c <HAL_Init+0x40>)
 8001506:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800150a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800150c:	4b0b      	ldr	r3, [pc, #44]	; (800153c <HAL_Init+0x40>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a0a      	ldr	r2, [pc, #40]	; (800153c <HAL_Init+0x40>)
 8001512:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001516:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001518:	4b08      	ldr	r3, [pc, #32]	; (800153c <HAL_Init+0x40>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a07      	ldr	r2, [pc, #28]	; (800153c <HAL_Init+0x40>)
 800151e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001522:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001524:	2003      	movs	r0, #3
 8001526:	f000 f92b 	bl	8001780 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800152a:	2000      	movs	r0, #0
 800152c:	f000 f808 	bl	8001540 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001530:	f7ff fada 	bl	8000ae8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40023c00 	.word	0x40023c00

08001540 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001548:	4b12      	ldr	r3, [pc, #72]	; (8001594 <HAL_InitTick+0x54>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <HAL_InitTick+0x58>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	4619      	mov	r1, r3
 8001552:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001556:	fbb3 f3f1 	udiv	r3, r3, r1
 800155a:	fbb2 f3f3 	udiv	r3, r2, r3
 800155e:	4618      	mov	r0, r3
 8001560:	f000 f943 	bl	80017ea <HAL_SYSTICK_Config>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e00e      	b.n	800158c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2b0f      	cmp	r3, #15
 8001572:	d80a      	bhi.n	800158a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001574:	2200      	movs	r2, #0
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	f04f 30ff 	mov.w	r0, #4294967295
 800157c:	f000 f90b 	bl	8001796 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001580:	4a06      	ldr	r2, [pc, #24]	; (800159c <HAL_InitTick+0x5c>)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001586:	2300      	movs	r3, #0
 8001588:	e000      	b.n	800158c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
}
 800158c:	4618      	mov	r0, r3
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	20000020 	.word	0x20000020
 8001598:	20000028 	.word	0x20000028
 800159c:	20000024 	.word	0x20000024

080015a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015a4:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <HAL_IncTick+0x20>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	461a      	mov	r2, r3
 80015aa:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <HAL_IncTick+0x24>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4413      	add	r3, r2
 80015b0:	4a04      	ldr	r2, [pc, #16]	; (80015c4 <HAL_IncTick+0x24>)
 80015b2:	6013      	str	r3, [r2, #0]
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	20000028 	.word	0x20000028
 80015c4:	2001306c 	.word	0x2001306c

080015c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  return uwTick;
 80015cc:	4b03      	ldr	r3, [pc, #12]	; (80015dc <HAL_GetTick+0x14>)
 80015ce:	681b      	ldr	r3, [r3, #0]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	2001306c 	.word	0x2001306c

080015e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015f0:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <__NVIC_SetPriorityGrouping+0x44>)
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015f6:	68ba      	ldr	r2, [r7, #8]
 80015f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015fc:	4013      	ands	r3, r2
 80015fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001608:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800160c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001612:	4a04      	ldr	r2, [pc, #16]	; (8001624 <__NVIC_SetPriorityGrouping+0x44>)
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	60d3      	str	r3, [r2, #12]
}
 8001618:	bf00      	nop
 800161a:	3714      	adds	r7, #20
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800162c:	4b04      	ldr	r3, [pc, #16]	; (8001640 <__NVIC_GetPriorityGrouping+0x18>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	0a1b      	lsrs	r3, r3, #8
 8001632:	f003 0307 	and.w	r3, r3, #7
}
 8001636:	4618      	mov	r0, r3
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr
 8001640:	e000ed00 	.word	0xe000ed00

08001644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800164e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001652:	2b00      	cmp	r3, #0
 8001654:	db0b      	blt.n	800166e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	f003 021f 	and.w	r2, r3, #31
 800165c:	4907      	ldr	r1, [pc, #28]	; (800167c <__NVIC_EnableIRQ+0x38>)
 800165e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001662:	095b      	lsrs	r3, r3, #5
 8001664:	2001      	movs	r0, #1
 8001666:	fa00 f202 	lsl.w	r2, r0, r2
 800166a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800166e:	bf00      	nop
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	e000e100 	.word	0xe000e100

08001680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	6039      	str	r1, [r7, #0]
 800168a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800168c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001690:	2b00      	cmp	r3, #0
 8001692:	db0a      	blt.n	80016aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	b2da      	uxtb	r2, r3
 8001698:	490c      	ldr	r1, [pc, #48]	; (80016cc <__NVIC_SetPriority+0x4c>)
 800169a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169e:	0112      	lsls	r2, r2, #4
 80016a0:	b2d2      	uxtb	r2, r2
 80016a2:	440b      	add	r3, r1
 80016a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016a8:	e00a      	b.n	80016c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	b2da      	uxtb	r2, r3
 80016ae:	4908      	ldr	r1, [pc, #32]	; (80016d0 <__NVIC_SetPriority+0x50>)
 80016b0:	79fb      	ldrb	r3, [r7, #7]
 80016b2:	f003 030f 	and.w	r3, r3, #15
 80016b6:	3b04      	subs	r3, #4
 80016b8:	0112      	lsls	r2, r2, #4
 80016ba:	b2d2      	uxtb	r2, r2
 80016bc:	440b      	add	r3, r1
 80016be:	761a      	strb	r2, [r3, #24]
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	e000e100 	.word	0xe000e100
 80016d0:	e000ed00 	.word	0xe000ed00

080016d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b089      	sub	sp, #36	; 0x24
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	f1c3 0307 	rsb	r3, r3, #7
 80016ee:	2b04      	cmp	r3, #4
 80016f0:	bf28      	it	cs
 80016f2:	2304      	movcs	r3, #4
 80016f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	3304      	adds	r3, #4
 80016fa:	2b06      	cmp	r3, #6
 80016fc:	d902      	bls.n	8001704 <NVIC_EncodePriority+0x30>
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	3b03      	subs	r3, #3
 8001702:	e000      	b.n	8001706 <NVIC_EncodePriority+0x32>
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001708:	f04f 32ff 	mov.w	r2, #4294967295
 800170c:	69bb      	ldr	r3, [r7, #24]
 800170e:	fa02 f303 	lsl.w	r3, r2, r3
 8001712:	43da      	mvns	r2, r3
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	401a      	ands	r2, r3
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800171c:	f04f 31ff 	mov.w	r1, #4294967295
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	fa01 f303 	lsl.w	r3, r1, r3
 8001726:	43d9      	mvns	r1, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800172c:	4313      	orrs	r3, r2
         );
}
 800172e:	4618      	mov	r0, r3
 8001730:	3724      	adds	r7, #36	; 0x24
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
	...

0800173c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3b01      	subs	r3, #1
 8001748:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800174c:	d301      	bcc.n	8001752 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800174e:	2301      	movs	r3, #1
 8001750:	e00f      	b.n	8001772 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001752:	4a0a      	ldr	r2, [pc, #40]	; (800177c <SysTick_Config+0x40>)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3b01      	subs	r3, #1
 8001758:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800175a:	210f      	movs	r1, #15
 800175c:	f04f 30ff 	mov.w	r0, #4294967295
 8001760:	f7ff ff8e 	bl	8001680 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <SysTick_Config+0x40>)
 8001766:	2200      	movs	r2, #0
 8001768:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800176a:	4b04      	ldr	r3, [pc, #16]	; (800177c <SysTick_Config+0x40>)
 800176c:	2207      	movs	r2, #7
 800176e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	e000e010 	.word	0xe000e010

08001780 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f7ff ff29 	bl	80015e0 <__NVIC_SetPriorityGrouping>
}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001796:	b580      	push	{r7, lr}
 8001798:	b086      	sub	sp, #24
 800179a:	af00      	add	r7, sp, #0
 800179c:	4603      	mov	r3, r0
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	607a      	str	r2, [r7, #4]
 80017a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017a4:	2300      	movs	r3, #0
 80017a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017a8:	f7ff ff3e 	bl	8001628 <__NVIC_GetPriorityGrouping>
 80017ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	68b9      	ldr	r1, [r7, #8]
 80017b2:	6978      	ldr	r0, [r7, #20]
 80017b4:	f7ff ff8e 	bl	80016d4 <NVIC_EncodePriority>
 80017b8:	4602      	mov	r2, r0
 80017ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017be:	4611      	mov	r1, r2
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff ff5d 	bl	8001680 <__NVIC_SetPriority>
}
 80017c6:	bf00      	nop
 80017c8:	3718      	adds	r7, #24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	4603      	mov	r3, r0
 80017d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ff31 	bl	8001644 <__NVIC_EnableIRQ>
}
 80017e2:	bf00      	nop
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b082      	sub	sp, #8
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f7ff ffa2 	bl	800173c <SysTick_Config>
 80017f8:	4603      	mov	r3, r0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
	...

08001804 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001810:	f7ff feda 	bl	80015c8 <HAL_GetTick>
 8001814:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d101      	bne.n	8001820 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e099      	b.n	8001954 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2202      	movs	r2, #2
 800182c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f022 0201 	bic.w	r2, r2, #1
 800183e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001840:	e00f      	b.n	8001862 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001842:	f7ff fec1 	bl	80015c8 <HAL_GetTick>
 8001846:	4602      	mov	r2, r0
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	2b05      	cmp	r3, #5
 800184e:	d908      	bls.n	8001862 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2220      	movs	r2, #32
 8001854:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2203      	movs	r2, #3
 800185a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e078      	b.n	8001954 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	2b00      	cmp	r3, #0
 800186e:	d1e8      	bne.n	8001842 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001878:	697a      	ldr	r2, [r7, #20]
 800187a:	4b38      	ldr	r3, [pc, #224]	; (800195c <HAL_DMA_Init+0x158>)
 800187c:	4013      	ands	r3, r2
 800187e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	685a      	ldr	r2, [r3, #4]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800188e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	691b      	ldr	r3, [r3, #16]
 8001894:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800189a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6a1b      	ldr	r3, [r3, #32]
 80018ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018ae:	697a      	ldr	r2, [r7, #20]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b8:	2b04      	cmp	r3, #4
 80018ba:	d107      	bne.n	80018cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c4:	4313      	orrs	r3, r2
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	697a      	ldr	r2, [r7, #20]
 80018d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	f023 0307 	bic.w	r3, r3, #7
 80018e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	d117      	bne.n	8001926 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001904:	2b00      	cmp	r3, #0
 8001906:	d00e      	beq.n	8001926 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f000 fb01 	bl	8001f10 <DMA_CheckFifoParam>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d008      	beq.n	8001926 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2240      	movs	r2, #64	; 0x40
 8001918:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2201      	movs	r2, #1
 800191e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001922:	2301      	movs	r3, #1
 8001924:	e016      	b.n	8001954 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	697a      	ldr	r2, [r7, #20]
 800192c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f000 fab8 	bl	8001ea4 <DMA_CalcBaseAndBitshift>
 8001934:	4603      	mov	r3, r0
 8001936:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800193c:	223f      	movs	r2, #63	; 0x3f
 800193e:	409a      	lsls	r2, r3
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2201      	movs	r2, #1
 800194e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001952:	2300      	movs	r3, #0
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	f010803f 	.word	0xf010803f

08001960 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
 800196c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800196e:	2300      	movs	r3, #0
 8001970:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001976:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800197e:	2b01      	cmp	r3, #1
 8001980:	d101      	bne.n	8001986 <HAL_DMA_Start_IT+0x26>
 8001982:	2302      	movs	r3, #2
 8001984:	e040      	b.n	8001a08 <HAL_DMA_Start_IT+0xa8>
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b01      	cmp	r3, #1
 8001998:	d12f      	bne.n	80019fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2202      	movs	r2, #2
 800199e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2200      	movs	r2, #0
 80019a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	68b9      	ldr	r1, [r7, #8]
 80019ae:	68f8      	ldr	r0, [r7, #12]
 80019b0:	f000 fa4a 	bl	8001e48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019b8:	223f      	movs	r2, #63	; 0x3f
 80019ba:	409a      	lsls	r2, r3
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f042 0216 	orr.w	r2, r2, #22
 80019ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d007      	beq.n	80019e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f042 0208 	orr.w	r2, r2, #8
 80019e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f042 0201 	orr.w	r2, r2, #1
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	e005      	b.n	8001a06 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001a02:	2302      	movs	r3, #2
 8001a04:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001a06:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3718      	adds	r7, #24
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001a1e:	f7ff fdd3 	bl	80015c8 <HAL_GetTick>
 8001a22:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d008      	beq.n	8001a42 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2280      	movs	r2, #128	; 0x80
 8001a34:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e052      	b.n	8001ae8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f022 0216 	bic.w	r2, r2, #22
 8001a50:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	695a      	ldr	r2, [r3, #20]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a60:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d103      	bne.n	8001a72 <HAL_DMA_Abort+0x62>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d007      	beq.n	8001a82 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f022 0208 	bic.w	r2, r2, #8
 8001a80:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f022 0201 	bic.w	r2, r2, #1
 8001a90:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a92:	e013      	b.n	8001abc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a94:	f7ff fd98 	bl	80015c8 <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b05      	cmp	r3, #5
 8001aa0:	d90c      	bls.n	8001abc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2203      	movs	r2, #3
 8001ab4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e015      	b.n	8001ae8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1e4      	bne.n	8001a94 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ace:	223f      	movs	r2, #63	; 0x3f
 8001ad0:	409a      	lsls	r2, r3
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3710      	adds	r7, #16
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d004      	beq.n	8001b0e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2280      	movs	r2, #128	; 0x80
 8001b08:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e00c      	b.n	8001b28 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2205      	movs	r2, #5
 8001b12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f022 0201 	bic.w	r2, r2, #1
 8001b24:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b40:	4b92      	ldr	r3, [pc, #584]	; (8001d8c <HAL_DMA_IRQHandler+0x258>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a92      	ldr	r2, [pc, #584]	; (8001d90 <HAL_DMA_IRQHandler+0x25c>)
 8001b46:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4a:	0a9b      	lsrs	r3, r3, #10
 8001b4c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b52:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b5e:	2208      	movs	r2, #8
 8001b60:	409a      	lsls	r2, r3
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	4013      	ands	r3, r2
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d01a      	beq.n	8001ba0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0304 	and.w	r3, r3, #4
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d013      	beq.n	8001ba0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f022 0204 	bic.w	r2, r2, #4
 8001b86:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b8c:	2208      	movs	r2, #8
 8001b8e:	409a      	lsls	r2, r3
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b98:	f043 0201 	orr.w	r2, r3, #1
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	409a      	lsls	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	4013      	ands	r3, r2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d012      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d00b      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	409a      	lsls	r2, r3
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bce:	f043 0202 	orr.w	r2, r3, #2
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bda:	2204      	movs	r2, #4
 8001bdc:	409a      	lsls	r2, r3
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	4013      	ands	r3, r2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d012      	beq.n	8001c0c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d00b      	beq.n	8001c0c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bf8:	2204      	movs	r2, #4
 8001bfa:	409a      	lsls	r2, r3
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c04:	f043 0204 	orr.w	r2, r3, #4
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c10:	2210      	movs	r2, #16
 8001c12:	409a      	lsls	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4013      	ands	r3, r2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d043      	beq.n	8001ca4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0308 	and.w	r3, r3, #8
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d03c      	beq.n	8001ca4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c2e:	2210      	movs	r2, #16
 8001c30:	409a      	lsls	r2, r3
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d018      	beq.n	8001c76 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d108      	bne.n	8001c64 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d024      	beq.n	8001ca4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	4798      	blx	r3
 8001c62:	e01f      	b.n	8001ca4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d01b      	beq.n	8001ca4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	4798      	blx	r3
 8001c74:	e016      	b.n	8001ca4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d107      	bne.n	8001c94 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f022 0208 	bic.w	r2, r2, #8
 8001c92:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d003      	beq.n	8001ca4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ca8:	2220      	movs	r2, #32
 8001caa:	409a      	lsls	r2, r3
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	4013      	ands	r3, r2
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	f000 808e 	beq.w	8001dd2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0310 	and.w	r3, r3, #16
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f000 8086 	beq.w	8001dd2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cca:	2220      	movs	r2, #32
 8001ccc:	409a      	lsls	r2, r3
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	2b05      	cmp	r3, #5
 8001cdc:	d136      	bne.n	8001d4c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f022 0216 	bic.w	r2, r2, #22
 8001cec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	695a      	ldr	r2, [r3, #20]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cfc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d103      	bne.n	8001d0e <HAL_DMA_IRQHandler+0x1da>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d007      	beq.n	8001d1e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f022 0208 	bic.w	r2, r2, #8
 8001d1c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d22:	223f      	movs	r2, #63	; 0x3f
 8001d24:	409a      	lsls	r2, r3
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2201      	movs	r2, #1
 8001d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d07d      	beq.n	8001e3e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	4798      	blx	r3
        }
        return;
 8001d4a:	e078      	b.n	8001e3e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d01c      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d108      	bne.n	8001d7a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d030      	beq.n	8001dd2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	4798      	blx	r3
 8001d78:	e02b      	b.n	8001dd2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d027      	beq.n	8001dd2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	4798      	blx	r3
 8001d8a:	e022      	b.n	8001dd2 <HAL_DMA_IRQHandler+0x29e>
 8001d8c:	20000020 	.word	0x20000020
 8001d90:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d10f      	bne.n	8001dc2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f022 0210 	bic.w	r2, r2, #16
 8001db0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d032      	beq.n	8001e40 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d022      	beq.n	8001e2c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2205      	movs	r2, #5
 8001dea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 0201 	bic.w	r2, r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	3301      	adds	r3, #1
 8001e02:	60bb      	str	r3, [r7, #8]
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d307      	bcc.n	8001e1a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1f2      	bne.n	8001dfe <HAL_DMA_IRQHandler+0x2ca>
 8001e18:	e000      	b.n	8001e1c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001e1a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d005      	beq.n	8001e40 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	4798      	blx	r3
 8001e3c:	e000      	b.n	8001e40 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001e3e:	bf00      	nop
    }
  }
}
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop

08001e48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
 8001e54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	2b40      	cmp	r3, #64	; 0x40
 8001e74:	d108      	bne.n	8001e88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68ba      	ldr	r2, [r7, #8]
 8001e84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001e86:	e007      	b.n	8001e98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68ba      	ldr	r2, [r7, #8]
 8001e8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	60da      	str	r2, [r3, #12]
}
 8001e98:	bf00      	nop
 8001e9a:	3714      	adds	r7, #20
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	3b10      	subs	r3, #16
 8001eb4:	4a14      	ldr	r2, [pc, #80]	; (8001f08 <DMA_CalcBaseAndBitshift+0x64>)
 8001eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eba:	091b      	lsrs	r3, r3, #4
 8001ebc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ebe:	4a13      	ldr	r2, [pc, #76]	; (8001f0c <DMA_CalcBaseAndBitshift+0x68>)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2b03      	cmp	r3, #3
 8001ed0:	d909      	bls.n	8001ee6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001eda:	f023 0303 	bic.w	r3, r3, #3
 8001ede:	1d1a      	adds	r2, r3, #4
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	659a      	str	r2, [r3, #88]	; 0x58
 8001ee4:	e007      	b.n	8001ef6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001eee:	f023 0303 	bic.w	r3, r3, #3
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3714      	adds	r7, #20
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	aaaaaaab 	.word	0xaaaaaaab
 8001f0c:	0800640c 	.word	0x0800640c

08001f10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d11f      	bne.n	8001f6a <DMA_CheckFifoParam+0x5a>
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	2b03      	cmp	r3, #3
 8001f2e:	d856      	bhi.n	8001fde <DMA_CheckFifoParam+0xce>
 8001f30:	a201      	add	r2, pc, #4	; (adr r2, 8001f38 <DMA_CheckFifoParam+0x28>)
 8001f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f36:	bf00      	nop
 8001f38:	08001f49 	.word	0x08001f49
 8001f3c:	08001f5b 	.word	0x08001f5b
 8001f40:	08001f49 	.word	0x08001f49
 8001f44:	08001fdf 	.word	0x08001fdf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d046      	beq.n	8001fe2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f58:	e043      	b.n	8001fe2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001f62:	d140      	bne.n	8001fe6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f68:	e03d      	b.n	8001fe6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	699b      	ldr	r3, [r3, #24]
 8001f6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f72:	d121      	bne.n	8001fb8 <DMA_CheckFifoParam+0xa8>
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	2b03      	cmp	r3, #3
 8001f78:	d837      	bhi.n	8001fea <DMA_CheckFifoParam+0xda>
 8001f7a:	a201      	add	r2, pc, #4	; (adr r2, 8001f80 <DMA_CheckFifoParam+0x70>)
 8001f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f80:	08001f91 	.word	0x08001f91
 8001f84:	08001f97 	.word	0x08001f97
 8001f88:	08001f91 	.word	0x08001f91
 8001f8c:	08001fa9 	.word	0x08001fa9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	73fb      	strb	r3, [r7, #15]
      break;
 8001f94:	e030      	b.n	8001ff8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d025      	beq.n	8001fee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fa6:	e022      	b.n	8001fee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001fb0:	d11f      	bne.n	8001ff2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001fb6:	e01c      	b.n	8001ff2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d903      	bls.n	8001fc6 <DMA_CheckFifoParam+0xb6>
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	2b03      	cmp	r3, #3
 8001fc2:	d003      	beq.n	8001fcc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001fc4:	e018      	b.n	8001ff8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	73fb      	strb	r3, [r7, #15]
      break;
 8001fca:	e015      	b.n	8001ff8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d00e      	beq.n	8001ff6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	73fb      	strb	r3, [r7, #15]
      break;
 8001fdc:	e00b      	b.n	8001ff6 <DMA_CheckFifoParam+0xe6>
      break;
 8001fde:	bf00      	nop
 8001fe0:	e00a      	b.n	8001ff8 <DMA_CheckFifoParam+0xe8>
      break;
 8001fe2:	bf00      	nop
 8001fe4:	e008      	b.n	8001ff8 <DMA_CheckFifoParam+0xe8>
      break;
 8001fe6:	bf00      	nop
 8001fe8:	e006      	b.n	8001ff8 <DMA_CheckFifoParam+0xe8>
      break;
 8001fea:	bf00      	nop
 8001fec:	e004      	b.n	8001ff8 <DMA_CheckFifoParam+0xe8>
      break;
 8001fee:	bf00      	nop
 8001ff0:	e002      	b.n	8001ff8 <DMA_CheckFifoParam+0xe8>
      break;   
 8001ff2:	bf00      	nop
 8001ff4:	e000      	b.n	8001ff8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ff6:	bf00      	nop
    }
  } 
  
  return status; 
 8001ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3714      	adds	r7, #20
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop

08002008 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002008:	b480      	push	{r7}
 800200a:	b089      	sub	sp, #36	; 0x24
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002012:	2300      	movs	r3, #0
 8002014:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002016:	2300      	movs	r3, #0
 8002018:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800201a:	2300      	movs	r3, #0
 800201c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800201e:	2300      	movs	r3, #0
 8002020:	61fb      	str	r3, [r7, #28]
 8002022:	e16b      	b.n	80022fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002024:	2201      	movs	r2, #1
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	4013      	ands	r3, r2
 8002036:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	429a      	cmp	r2, r3
 800203e:	f040 815a 	bne.w	80022f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 0303 	and.w	r3, r3, #3
 800204a:	2b01      	cmp	r3, #1
 800204c:	d005      	beq.n	800205a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002056:	2b02      	cmp	r3, #2
 8002058:	d130      	bne.n	80020bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	2203      	movs	r2, #3
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43db      	mvns	r3, r3
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	4013      	ands	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	68da      	ldr	r2, [r3, #12]
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	4313      	orrs	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002090:	2201      	movs	r2, #1
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	43db      	mvns	r3, r3
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4013      	ands	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	091b      	lsrs	r3, r3, #4
 80020a6:	f003 0201 	and.w	r2, r3, #1
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f003 0303 	and.w	r3, r3, #3
 80020c4:	2b03      	cmp	r3, #3
 80020c6:	d017      	beq.n	80020f8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	2203      	movs	r2, #3
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4013      	ands	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	689a      	ldr	r2, [r3, #8]
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f003 0303 	and.w	r3, r3, #3
 8002100:	2b02      	cmp	r3, #2
 8002102:	d123      	bne.n	800214c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	08da      	lsrs	r2, r3, #3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3208      	adds	r2, #8
 800210c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002110:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	220f      	movs	r2, #15
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	43db      	mvns	r3, r3
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	4013      	ands	r3, r2
 8002126:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	691a      	ldr	r2, [r3, #16]
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4313      	orrs	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	08da      	lsrs	r2, r3, #3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	3208      	adds	r2, #8
 8002146:	69b9      	ldr	r1, [r7, #24]
 8002148:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	2203      	movs	r2, #3
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	4013      	ands	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f003 0203 	and.w	r2, r3, #3
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4313      	orrs	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002188:	2b00      	cmp	r3, #0
 800218a:	f000 80b4 	beq.w	80022f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	60fb      	str	r3, [r7, #12]
 8002192:	4b60      	ldr	r3, [pc, #384]	; (8002314 <HAL_GPIO_Init+0x30c>)
 8002194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002196:	4a5f      	ldr	r2, [pc, #380]	; (8002314 <HAL_GPIO_Init+0x30c>)
 8002198:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800219c:	6453      	str	r3, [r2, #68]	; 0x44
 800219e:	4b5d      	ldr	r3, [pc, #372]	; (8002314 <HAL_GPIO_Init+0x30c>)
 80021a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021aa:	4a5b      	ldr	r2, [pc, #364]	; (8002318 <HAL_GPIO_Init+0x310>)
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	089b      	lsrs	r3, r3, #2
 80021b0:	3302      	adds	r3, #2
 80021b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	f003 0303 	and.w	r3, r3, #3
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	220f      	movs	r2, #15
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43db      	mvns	r3, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4013      	ands	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a52      	ldr	r2, [pc, #328]	; (800231c <HAL_GPIO_Init+0x314>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d02b      	beq.n	800222e <HAL_GPIO_Init+0x226>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a51      	ldr	r2, [pc, #324]	; (8002320 <HAL_GPIO_Init+0x318>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d025      	beq.n	800222a <HAL_GPIO_Init+0x222>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a50      	ldr	r2, [pc, #320]	; (8002324 <HAL_GPIO_Init+0x31c>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d01f      	beq.n	8002226 <HAL_GPIO_Init+0x21e>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a4f      	ldr	r2, [pc, #316]	; (8002328 <HAL_GPIO_Init+0x320>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d019      	beq.n	8002222 <HAL_GPIO_Init+0x21a>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a4e      	ldr	r2, [pc, #312]	; (800232c <HAL_GPIO_Init+0x324>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d013      	beq.n	800221e <HAL_GPIO_Init+0x216>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a4d      	ldr	r2, [pc, #308]	; (8002330 <HAL_GPIO_Init+0x328>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d00d      	beq.n	800221a <HAL_GPIO_Init+0x212>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a4c      	ldr	r2, [pc, #304]	; (8002334 <HAL_GPIO_Init+0x32c>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d007      	beq.n	8002216 <HAL_GPIO_Init+0x20e>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a4b      	ldr	r2, [pc, #300]	; (8002338 <HAL_GPIO_Init+0x330>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d101      	bne.n	8002212 <HAL_GPIO_Init+0x20a>
 800220e:	2307      	movs	r3, #7
 8002210:	e00e      	b.n	8002230 <HAL_GPIO_Init+0x228>
 8002212:	2308      	movs	r3, #8
 8002214:	e00c      	b.n	8002230 <HAL_GPIO_Init+0x228>
 8002216:	2306      	movs	r3, #6
 8002218:	e00a      	b.n	8002230 <HAL_GPIO_Init+0x228>
 800221a:	2305      	movs	r3, #5
 800221c:	e008      	b.n	8002230 <HAL_GPIO_Init+0x228>
 800221e:	2304      	movs	r3, #4
 8002220:	e006      	b.n	8002230 <HAL_GPIO_Init+0x228>
 8002222:	2303      	movs	r3, #3
 8002224:	e004      	b.n	8002230 <HAL_GPIO_Init+0x228>
 8002226:	2302      	movs	r3, #2
 8002228:	e002      	b.n	8002230 <HAL_GPIO_Init+0x228>
 800222a:	2301      	movs	r3, #1
 800222c:	e000      	b.n	8002230 <HAL_GPIO_Init+0x228>
 800222e:	2300      	movs	r3, #0
 8002230:	69fa      	ldr	r2, [r7, #28]
 8002232:	f002 0203 	and.w	r2, r2, #3
 8002236:	0092      	lsls	r2, r2, #2
 8002238:	4093      	lsls	r3, r2
 800223a:	69ba      	ldr	r2, [r7, #24]
 800223c:	4313      	orrs	r3, r2
 800223e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002240:	4935      	ldr	r1, [pc, #212]	; (8002318 <HAL_GPIO_Init+0x310>)
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	089b      	lsrs	r3, r3, #2
 8002246:	3302      	adds	r3, #2
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800224e:	4b3b      	ldr	r3, [pc, #236]	; (800233c <HAL_GPIO_Init+0x334>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	43db      	mvns	r3, r3
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	4013      	ands	r3, r2
 800225c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d003      	beq.n	8002272 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	4313      	orrs	r3, r2
 8002270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002272:	4a32      	ldr	r2, [pc, #200]	; (800233c <HAL_GPIO_Init+0x334>)
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002278:	4b30      	ldr	r3, [pc, #192]	; (800233c <HAL_GPIO_Init+0x334>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	43db      	mvns	r3, r3
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4013      	ands	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d003      	beq.n	800229c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	4313      	orrs	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800229c:	4a27      	ldr	r2, [pc, #156]	; (800233c <HAL_GPIO_Init+0x334>)
 800229e:	69bb      	ldr	r3, [r7, #24]
 80022a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022a2:	4b26      	ldr	r3, [pc, #152]	; (800233c <HAL_GPIO_Init+0x334>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	43db      	mvns	r3, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4013      	ands	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d003      	beq.n	80022c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022c6:	4a1d      	ldr	r2, [pc, #116]	; (800233c <HAL_GPIO_Init+0x334>)
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022cc:	4b1b      	ldr	r3, [pc, #108]	; (800233c <HAL_GPIO_Init+0x334>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	43db      	mvns	r3, r3
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4013      	ands	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d003      	beq.n	80022f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80022e8:	69ba      	ldr	r2, [r7, #24]
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022f0:	4a12      	ldr	r2, [pc, #72]	; (800233c <HAL_GPIO_Init+0x334>)
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	3301      	adds	r3, #1
 80022fa:	61fb      	str	r3, [r7, #28]
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	2b0f      	cmp	r3, #15
 8002300:	f67f ae90 	bls.w	8002024 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002304:	bf00      	nop
 8002306:	bf00      	nop
 8002308:	3724      	adds	r7, #36	; 0x24
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	40023800 	.word	0x40023800
 8002318:	40013800 	.word	0x40013800
 800231c:	40020000 	.word	0x40020000
 8002320:	40020400 	.word	0x40020400
 8002324:	40020800 	.word	0x40020800
 8002328:	40020c00 	.word	0x40020c00
 800232c:	40021000 	.word	0x40021000
 8002330:	40021400 	.word	0x40021400
 8002334:	40021800 	.word	0x40021800
 8002338:	40021c00 	.word	0x40021c00
 800233c:	40013c00 	.word	0x40013c00

08002340 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	460b      	mov	r3, r1
 800234a:	807b      	strh	r3, [r7, #2]
 800234c:	4613      	mov	r3, r2
 800234e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002350:	787b      	ldrb	r3, [r7, #1]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002356:	887a      	ldrh	r2, [r7, #2]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800235c:	e003      	b.n	8002366 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800235e:	887b      	ldrh	r3, [r7, #2]
 8002360:	041a      	lsls	r2, r3, #16
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	619a      	str	r2, [r3, #24]
}
 8002366:	bf00      	nop
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
	...

08002374 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d101      	bne.n	8002386 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e264      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	2b00      	cmp	r3, #0
 8002390:	d075      	beq.n	800247e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002392:	4ba3      	ldr	r3, [pc, #652]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 030c 	and.w	r3, r3, #12
 800239a:	2b04      	cmp	r3, #4
 800239c:	d00c      	beq.n	80023b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800239e:	4ba0      	ldr	r3, [pc, #640]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023a6:	2b08      	cmp	r3, #8
 80023a8:	d112      	bne.n	80023d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023aa:	4b9d      	ldr	r3, [pc, #628]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023b6:	d10b      	bne.n	80023d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b8:	4b99      	ldr	r3, [pc, #612]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d05b      	beq.n	800247c <HAL_RCC_OscConfig+0x108>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d157      	bne.n	800247c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e23f      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023d8:	d106      	bne.n	80023e8 <HAL_RCC_OscConfig+0x74>
 80023da:	4b91      	ldr	r3, [pc, #580]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a90      	ldr	r2, [pc, #576]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80023e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023e4:	6013      	str	r3, [r2, #0]
 80023e6:	e01d      	b.n	8002424 <HAL_RCC_OscConfig+0xb0>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023f0:	d10c      	bne.n	800240c <HAL_RCC_OscConfig+0x98>
 80023f2:	4b8b      	ldr	r3, [pc, #556]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a8a      	ldr	r2, [pc, #552]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80023f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023fc:	6013      	str	r3, [r2, #0]
 80023fe:	4b88      	ldr	r3, [pc, #544]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a87      	ldr	r2, [pc, #540]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002404:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002408:	6013      	str	r3, [r2, #0]
 800240a:	e00b      	b.n	8002424 <HAL_RCC_OscConfig+0xb0>
 800240c:	4b84      	ldr	r3, [pc, #528]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a83      	ldr	r2, [pc, #524]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002412:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002416:	6013      	str	r3, [r2, #0]
 8002418:	4b81      	ldr	r3, [pc, #516]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a80      	ldr	r2, [pc, #512]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 800241e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002422:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d013      	beq.n	8002454 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242c:	f7ff f8cc 	bl	80015c8 <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002434:	f7ff f8c8 	bl	80015c8 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b64      	cmp	r3, #100	; 0x64
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e204      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002446:	4b76      	ldr	r3, [pc, #472]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f0      	beq.n	8002434 <HAL_RCC_OscConfig+0xc0>
 8002452:	e014      	b.n	800247e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002454:	f7ff f8b8 	bl	80015c8 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800245c:	f7ff f8b4 	bl	80015c8 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b64      	cmp	r3, #100	; 0x64
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e1f0      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800246e:	4b6c      	ldr	r3, [pc, #432]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1f0      	bne.n	800245c <HAL_RCC_OscConfig+0xe8>
 800247a:	e000      	b.n	800247e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800247c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d063      	beq.n	8002552 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800248a:	4b65      	ldr	r3, [pc, #404]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f003 030c 	and.w	r3, r3, #12
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00b      	beq.n	80024ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002496:	4b62      	ldr	r3, [pc, #392]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d11c      	bne.n	80024dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024a2:	4b5f      	ldr	r3, [pc, #380]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d116      	bne.n	80024dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ae:	4b5c      	ldr	r3, [pc, #368]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d005      	beq.n	80024c6 <HAL_RCC_OscConfig+0x152>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d001      	beq.n	80024c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e1c4      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c6:	4b56      	ldr	r3, [pc, #344]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	4952      	ldr	r1, [pc, #328]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024da:	e03a      	b.n	8002552 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d020      	beq.n	8002526 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024e4:	4b4f      	ldr	r3, [pc, #316]	; (8002624 <HAL_RCC_OscConfig+0x2b0>)
 80024e6:	2201      	movs	r2, #1
 80024e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ea:	f7ff f86d 	bl	80015c8 <HAL_GetTick>
 80024ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024f0:	e008      	b.n	8002504 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024f2:	f7ff f869 	bl	80015c8 <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d901      	bls.n	8002504 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e1a5      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002504:	4b46      	ldr	r3, [pc, #280]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d0f0      	beq.n	80024f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002510:	4b43      	ldr	r3, [pc, #268]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	691b      	ldr	r3, [r3, #16]
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	4940      	ldr	r1, [pc, #256]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002520:	4313      	orrs	r3, r2
 8002522:	600b      	str	r3, [r1, #0]
 8002524:	e015      	b.n	8002552 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002526:	4b3f      	ldr	r3, [pc, #252]	; (8002624 <HAL_RCC_OscConfig+0x2b0>)
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800252c:	f7ff f84c 	bl	80015c8 <HAL_GetTick>
 8002530:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002532:	e008      	b.n	8002546 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002534:	f7ff f848 	bl	80015c8 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	2b02      	cmp	r3, #2
 8002540:	d901      	bls.n	8002546 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e184      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002546:	4b36      	ldr	r3, [pc, #216]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1f0      	bne.n	8002534 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0308 	and.w	r3, r3, #8
 800255a:	2b00      	cmp	r3, #0
 800255c:	d030      	beq.n	80025c0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d016      	beq.n	8002594 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002566:	4b30      	ldr	r3, [pc, #192]	; (8002628 <HAL_RCC_OscConfig+0x2b4>)
 8002568:	2201      	movs	r2, #1
 800256a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800256c:	f7ff f82c 	bl	80015c8 <HAL_GetTick>
 8002570:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002574:	f7ff f828 	bl	80015c8 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e164      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002586:	4b26      	ldr	r3, [pc, #152]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 8002588:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	2b00      	cmp	r3, #0
 8002590:	d0f0      	beq.n	8002574 <HAL_RCC_OscConfig+0x200>
 8002592:	e015      	b.n	80025c0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002594:	4b24      	ldr	r3, [pc, #144]	; (8002628 <HAL_RCC_OscConfig+0x2b4>)
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800259a:	f7ff f815 	bl	80015c8 <HAL_GetTick>
 800259e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025a0:	e008      	b.n	80025b4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025a2:	f7ff f811 	bl	80015c8 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e14d      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025b4:	4b1a      	ldr	r3, [pc, #104]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80025b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1f0      	bne.n	80025a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0304 	and.w	r3, r3, #4
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 80a0 	beq.w	800270e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025ce:	2300      	movs	r3, #0
 80025d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025d2:	4b13      	ldr	r3, [pc, #76]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d10f      	bne.n	80025fe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025de:	2300      	movs	r3, #0
 80025e0:	60bb      	str	r3, [r7, #8]
 80025e2:	4b0f      	ldr	r3, [pc, #60]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80025e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e6:	4a0e      	ldr	r2, [pc, #56]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80025e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ec:	6413      	str	r3, [r2, #64]	; 0x40
 80025ee:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <HAL_RCC_OscConfig+0x2ac>)
 80025f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025f6:	60bb      	str	r3, [r7, #8]
 80025f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025fa:	2301      	movs	r3, #1
 80025fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025fe:	4b0b      	ldr	r3, [pc, #44]	; (800262c <HAL_RCC_OscConfig+0x2b8>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002606:	2b00      	cmp	r3, #0
 8002608:	d121      	bne.n	800264e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800260a:	4b08      	ldr	r3, [pc, #32]	; (800262c <HAL_RCC_OscConfig+0x2b8>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a07      	ldr	r2, [pc, #28]	; (800262c <HAL_RCC_OscConfig+0x2b8>)
 8002610:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002614:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002616:	f7fe ffd7 	bl	80015c8 <HAL_GetTick>
 800261a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800261c:	e011      	b.n	8002642 <HAL_RCC_OscConfig+0x2ce>
 800261e:	bf00      	nop
 8002620:	40023800 	.word	0x40023800
 8002624:	42470000 	.word	0x42470000
 8002628:	42470e80 	.word	0x42470e80
 800262c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002630:	f7fe ffca 	bl	80015c8 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e106      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002642:	4b85      	ldr	r3, [pc, #532]	; (8002858 <HAL_RCC_OscConfig+0x4e4>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800264a:	2b00      	cmp	r3, #0
 800264c:	d0f0      	beq.n	8002630 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d106      	bne.n	8002664 <HAL_RCC_OscConfig+0x2f0>
 8002656:	4b81      	ldr	r3, [pc, #516]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 8002658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800265a:	4a80      	ldr	r2, [pc, #512]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 800265c:	f043 0301 	orr.w	r3, r3, #1
 8002660:	6713      	str	r3, [r2, #112]	; 0x70
 8002662:	e01c      	b.n	800269e <HAL_RCC_OscConfig+0x32a>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2b05      	cmp	r3, #5
 800266a:	d10c      	bne.n	8002686 <HAL_RCC_OscConfig+0x312>
 800266c:	4b7b      	ldr	r3, [pc, #492]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 800266e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002670:	4a7a      	ldr	r2, [pc, #488]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 8002672:	f043 0304 	orr.w	r3, r3, #4
 8002676:	6713      	str	r3, [r2, #112]	; 0x70
 8002678:	4b78      	ldr	r3, [pc, #480]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 800267a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800267c:	4a77      	ldr	r2, [pc, #476]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 800267e:	f043 0301 	orr.w	r3, r3, #1
 8002682:	6713      	str	r3, [r2, #112]	; 0x70
 8002684:	e00b      	b.n	800269e <HAL_RCC_OscConfig+0x32a>
 8002686:	4b75      	ldr	r3, [pc, #468]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 8002688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800268a:	4a74      	ldr	r2, [pc, #464]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 800268c:	f023 0301 	bic.w	r3, r3, #1
 8002690:	6713      	str	r3, [r2, #112]	; 0x70
 8002692:	4b72      	ldr	r3, [pc, #456]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 8002694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002696:	4a71      	ldr	r2, [pc, #452]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 8002698:	f023 0304 	bic.w	r3, r3, #4
 800269c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d015      	beq.n	80026d2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a6:	f7fe ff8f 	bl	80015c8 <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ac:	e00a      	b.n	80026c4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026ae:	f7fe ff8b 	bl	80015c8 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80026bc:	4293      	cmp	r3, r2
 80026be:	d901      	bls.n	80026c4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e0c5      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026c4:	4b65      	ldr	r3, [pc, #404]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 80026c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026c8:	f003 0302 	and.w	r3, r3, #2
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d0ee      	beq.n	80026ae <HAL_RCC_OscConfig+0x33a>
 80026d0:	e014      	b.n	80026fc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026d2:	f7fe ff79 	bl	80015c8 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026d8:	e00a      	b.n	80026f0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026da:	f7fe ff75 	bl	80015c8 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e0af      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026f0:	4b5a      	ldr	r3, [pc, #360]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 80026f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026f4:	f003 0302 	and.w	r3, r3, #2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d1ee      	bne.n	80026da <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026fc:	7dfb      	ldrb	r3, [r7, #23]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d105      	bne.n	800270e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002702:	4b56      	ldr	r3, [pc, #344]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	4a55      	ldr	r2, [pc, #340]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 8002708:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800270c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	2b00      	cmp	r3, #0
 8002714:	f000 809b 	beq.w	800284e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002718:	4b50      	ldr	r3, [pc, #320]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f003 030c 	and.w	r3, r3, #12
 8002720:	2b08      	cmp	r3, #8
 8002722:	d05c      	beq.n	80027de <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	2b02      	cmp	r3, #2
 800272a:	d141      	bne.n	80027b0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800272c:	4b4c      	ldr	r3, [pc, #304]	; (8002860 <HAL_RCC_OscConfig+0x4ec>)
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002732:	f7fe ff49 	bl	80015c8 <HAL_GetTick>
 8002736:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002738:	e008      	b.n	800274c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800273a:	f7fe ff45 	bl	80015c8 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d901      	bls.n	800274c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e081      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800274c:	4b43      	ldr	r3, [pc, #268]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d1f0      	bne.n	800273a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	69da      	ldr	r2, [r3, #28]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	431a      	orrs	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002766:	019b      	lsls	r3, r3, #6
 8002768:	431a      	orrs	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276e:	085b      	lsrs	r3, r3, #1
 8002770:	3b01      	subs	r3, #1
 8002772:	041b      	lsls	r3, r3, #16
 8002774:	431a      	orrs	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800277a:	061b      	lsls	r3, r3, #24
 800277c:	4937      	ldr	r1, [pc, #220]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 800277e:	4313      	orrs	r3, r2
 8002780:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002782:	4b37      	ldr	r3, [pc, #220]	; (8002860 <HAL_RCC_OscConfig+0x4ec>)
 8002784:	2201      	movs	r2, #1
 8002786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002788:	f7fe ff1e 	bl	80015c8 <HAL_GetTick>
 800278c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800278e:	e008      	b.n	80027a2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002790:	f7fe ff1a 	bl	80015c8 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	2b02      	cmp	r3, #2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e056      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027a2:	4b2e      	ldr	r3, [pc, #184]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d0f0      	beq.n	8002790 <HAL_RCC_OscConfig+0x41c>
 80027ae:	e04e      	b.n	800284e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027b0:	4b2b      	ldr	r3, [pc, #172]	; (8002860 <HAL_RCC_OscConfig+0x4ec>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b6:	f7fe ff07 	bl	80015c8 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027bc:	e008      	b.n	80027d0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027be:	f7fe ff03 	bl	80015c8 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e03f      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027d0:	4b22      	ldr	r3, [pc, #136]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1f0      	bne.n	80027be <HAL_RCC_OscConfig+0x44a>
 80027dc:	e037      	b.n	800284e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	699b      	ldr	r3, [r3, #24]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d101      	bne.n	80027ea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e032      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027ea:	4b1c      	ldr	r3, [pc, #112]	; (800285c <HAL_RCC_OscConfig+0x4e8>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d028      	beq.n	800284a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002802:	429a      	cmp	r2, r3
 8002804:	d121      	bne.n	800284a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002810:	429a      	cmp	r2, r3
 8002812:	d11a      	bne.n	800284a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800281a:	4013      	ands	r3, r2
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002820:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002822:	4293      	cmp	r3, r2
 8002824:	d111      	bne.n	800284a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002830:	085b      	lsrs	r3, r3, #1
 8002832:	3b01      	subs	r3, #1
 8002834:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002836:	429a      	cmp	r2, r3
 8002838:	d107      	bne.n	800284a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002844:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002846:	429a      	cmp	r2, r3
 8002848:	d001      	beq.n	800284e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e000      	b.n	8002850 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3718      	adds	r7, #24
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40007000 	.word	0x40007000
 800285c:	40023800 	.word	0x40023800
 8002860:	42470060 	.word	0x42470060

08002864 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d101      	bne.n	8002878 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e0cc      	b.n	8002a12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002878:	4b68      	ldr	r3, [pc, #416]	; (8002a1c <HAL_RCC_ClockConfig+0x1b8>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0307 	and.w	r3, r3, #7
 8002880:	683a      	ldr	r2, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d90c      	bls.n	80028a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002886:	4b65      	ldr	r3, [pc, #404]	; (8002a1c <HAL_RCC_ClockConfig+0x1b8>)
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	b2d2      	uxtb	r2, r2
 800288c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800288e:	4b63      	ldr	r3, [pc, #396]	; (8002a1c <HAL_RCC_ClockConfig+0x1b8>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	429a      	cmp	r2, r3
 800289a:	d001      	beq.n	80028a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e0b8      	b.n	8002a12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0302 	and.w	r3, r3, #2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d020      	beq.n	80028ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0304 	and.w	r3, r3, #4
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d005      	beq.n	80028c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028b8:	4b59      	ldr	r3, [pc, #356]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	4a58      	ldr	r2, [pc, #352]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 80028be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80028c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0308 	and.w	r3, r3, #8
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d005      	beq.n	80028dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028d0:	4b53      	ldr	r3, [pc, #332]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	4a52      	ldr	r2, [pc, #328]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 80028d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80028da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028dc:	4b50      	ldr	r3, [pc, #320]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	494d      	ldr	r1, [pc, #308]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d044      	beq.n	8002984 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d107      	bne.n	8002912 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002902:	4b47      	ldr	r3, [pc, #284]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d119      	bne.n	8002942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e07f      	b.n	8002a12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2b02      	cmp	r3, #2
 8002918:	d003      	beq.n	8002922 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800291e:	2b03      	cmp	r3, #3
 8002920:	d107      	bne.n	8002932 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002922:	4b3f      	ldr	r3, [pc, #252]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d109      	bne.n	8002942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e06f      	b.n	8002a12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002932:	4b3b      	ldr	r3, [pc, #236]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e067      	b.n	8002a12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002942:	4b37      	ldr	r3, [pc, #220]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f023 0203 	bic.w	r2, r3, #3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	4934      	ldr	r1, [pc, #208]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 8002950:	4313      	orrs	r3, r2
 8002952:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002954:	f7fe fe38 	bl	80015c8 <HAL_GetTick>
 8002958:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800295a:	e00a      	b.n	8002972 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800295c:	f7fe fe34 	bl	80015c8 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	f241 3288 	movw	r2, #5000	; 0x1388
 800296a:	4293      	cmp	r3, r2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e04f      	b.n	8002a12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002972:	4b2b      	ldr	r3, [pc, #172]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 020c 	and.w	r2, r3, #12
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	429a      	cmp	r2, r3
 8002982:	d1eb      	bne.n	800295c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002984:	4b25      	ldr	r3, [pc, #148]	; (8002a1c <HAL_RCC_ClockConfig+0x1b8>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	683a      	ldr	r2, [r7, #0]
 800298e:	429a      	cmp	r2, r3
 8002990:	d20c      	bcs.n	80029ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002992:	4b22      	ldr	r3, [pc, #136]	; (8002a1c <HAL_RCC_ClockConfig+0x1b8>)
 8002994:	683a      	ldr	r2, [r7, #0]
 8002996:	b2d2      	uxtb	r2, r2
 8002998:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800299a:	4b20      	ldr	r3, [pc, #128]	; (8002a1c <HAL_RCC_ClockConfig+0x1b8>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0307 	and.w	r3, r3, #7
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d001      	beq.n	80029ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e032      	b.n	8002a12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0304 	and.w	r3, r3, #4
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d008      	beq.n	80029ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029b8:	4b19      	ldr	r3, [pc, #100]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	4916      	ldr	r1, [pc, #88]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0308 	and.w	r3, r3, #8
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d009      	beq.n	80029ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029d6:	4b12      	ldr	r3, [pc, #72]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	490e      	ldr	r1, [pc, #56]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029ea:	f000 f821 	bl	8002a30 <HAL_RCC_GetSysClockFreq>
 80029ee:	4602      	mov	r2, r0
 80029f0:	4b0b      	ldr	r3, [pc, #44]	; (8002a20 <HAL_RCC_ClockConfig+0x1bc>)
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	091b      	lsrs	r3, r3, #4
 80029f6:	f003 030f 	and.w	r3, r3, #15
 80029fa:	490a      	ldr	r1, [pc, #40]	; (8002a24 <HAL_RCC_ClockConfig+0x1c0>)
 80029fc:	5ccb      	ldrb	r3, [r1, r3]
 80029fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002a02:	4a09      	ldr	r2, [pc, #36]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 8002a04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a06:	4b09      	ldr	r3, [pc, #36]	; (8002a2c <HAL_RCC_ClockConfig+0x1c8>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7fe fd98 	bl	8001540 <HAL_InitTick>

  return HAL_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	40023c00 	.word	0x40023c00
 8002a20:	40023800 	.word	0x40023800
 8002a24:	080063f4 	.word	0x080063f4
 8002a28:	20000020 	.word	0x20000020
 8002a2c:	20000024 	.word	0x20000024

08002a30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002a34:	b084      	sub	sp, #16
 8002a36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	607b      	str	r3, [r7, #4]
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60fb      	str	r3, [r7, #12]
 8002a40:	2300      	movs	r3, #0
 8002a42:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002a44:	2300      	movs	r3, #0
 8002a46:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a48:	4b67      	ldr	r3, [pc, #412]	; (8002be8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 030c 	and.w	r3, r3, #12
 8002a50:	2b08      	cmp	r3, #8
 8002a52:	d00d      	beq.n	8002a70 <HAL_RCC_GetSysClockFreq+0x40>
 8002a54:	2b08      	cmp	r3, #8
 8002a56:	f200 80bd 	bhi.w	8002bd4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d002      	beq.n	8002a64 <HAL_RCC_GetSysClockFreq+0x34>
 8002a5e:	2b04      	cmp	r3, #4
 8002a60:	d003      	beq.n	8002a6a <HAL_RCC_GetSysClockFreq+0x3a>
 8002a62:	e0b7      	b.n	8002bd4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a64:	4b61      	ldr	r3, [pc, #388]	; (8002bec <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002a66:	60bb      	str	r3, [r7, #8]
       break;
 8002a68:	e0b7      	b.n	8002bda <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a6a:	4b61      	ldr	r3, [pc, #388]	; (8002bf0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002a6c:	60bb      	str	r3, [r7, #8]
      break;
 8002a6e:	e0b4      	b.n	8002bda <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a70:	4b5d      	ldr	r3, [pc, #372]	; (8002be8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a78:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a7a:	4b5b      	ldr	r3, [pc, #364]	; (8002be8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d04d      	beq.n	8002b22 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a86:	4b58      	ldr	r3, [pc, #352]	; (8002be8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	099b      	lsrs	r3, r3, #6
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	f04f 0300 	mov.w	r3, #0
 8002a92:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002a96:	f04f 0100 	mov.w	r1, #0
 8002a9a:	ea02 0800 	and.w	r8, r2, r0
 8002a9e:	ea03 0901 	and.w	r9, r3, r1
 8002aa2:	4640      	mov	r0, r8
 8002aa4:	4649      	mov	r1, r9
 8002aa6:	f04f 0200 	mov.w	r2, #0
 8002aaa:	f04f 0300 	mov.w	r3, #0
 8002aae:	014b      	lsls	r3, r1, #5
 8002ab0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002ab4:	0142      	lsls	r2, r0, #5
 8002ab6:	4610      	mov	r0, r2
 8002ab8:	4619      	mov	r1, r3
 8002aba:	ebb0 0008 	subs.w	r0, r0, r8
 8002abe:	eb61 0109 	sbc.w	r1, r1, r9
 8002ac2:	f04f 0200 	mov.w	r2, #0
 8002ac6:	f04f 0300 	mov.w	r3, #0
 8002aca:	018b      	lsls	r3, r1, #6
 8002acc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002ad0:	0182      	lsls	r2, r0, #6
 8002ad2:	1a12      	subs	r2, r2, r0
 8002ad4:	eb63 0301 	sbc.w	r3, r3, r1
 8002ad8:	f04f 0000 	mov.w	r0, #0
 8002adc:	f04f 0100 	mov.w	r1, #0
 8002ae0:	00d9      	lsls	r1, r3, #3
 8002ae2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ae6:	00d0      	lsls	r0, r2, #3
 8002ae8:	4602      	mov	r2, r0
 8002aea:	460b      	mov	r3, r1
 8002aec:	eb12 0208 	adds.w	r2, r2, r8
 8002af0:	eb43 0309 	adc.w	r3, r3, r9
 8002af4:	f04f 0000 	mov.w	r0, #0
 8002af8:	f04f 0100 	mov.w	r1, #0
 8002afc:	0259      	lsls	r1, r3, #9
 8002afe:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002b02:	0250      	lsls	r0, r2, #9
 8002b04:	4602      	mov	r2, r0
 8002b06:	460b      	mov	r3, r1
 8002b08:	4610      	mov	r0, r2
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	f7fd fbc4 	bl	80002a0 <__aeabi_uldivmod>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	60fb      	str	r3, [r7, #12]
 8002b20:	e04a      	b.n	8002bb8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b22:	4b31      	ldr	r3, [pc, #196]	; (8002be8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	099b      	lsrs	r3, r3, #6
 8002b28:	461a      	mov	r2, r3
 8002b2a:	f04f 0300 	mov.w	r3, #0
 8002b2e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002b32:	f04f 0100 	mov.w	r1, #0
 8002b36:	ea02 0400 	and.w	r4, r2, r0
 8002b3a:	ea03 0501 	and.w	r5, r3, r1
 8002b3e:	4620      	mov	r0, r4
 8002b40:	4629      	mov	r1, r5
 8002b42:	f04f 0200 	mov.w	r2, #0
 8002b46:	f04f 0300 	mov.w	r3, #0
 8002b4a:	014b      	lsls	r3, r1, #5
 8002b4c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002b50:	0142      	lsls	r2, r0, #5
 8002b52:	4610      	mov	r0, r2
 8002b54:	4619      	mov	r1, r3
 8002b56:	1b00      	subs	r0, r0, r4
 8002b58:	eb61 0105 	sbc.w	r1, r1, r5
 8002b5c:	f04f 0200 	mov.w	r2, #0
 8002b60:	f04f 0300 	mov.w	r3, #0
 8002b64:	018b      	lsls	r3, r1, #6
 8002b66:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002b6a:	0182      	lsls	r2, r0, #6
 8002b6c:	1a12      	subs	r2, r2, r0
 8002b6e:	eb63 0301 	sbc.w	r3, r3, r1
 8002b72:	f04f 0000 	mov.w	r0, #0
 8002b76:	f04f 0100 	mov.w	r1, #0
 8002b7a:	00d9      	lsls	r1, r3, #3
 8002b7c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002b80:	00d0      	lsls	r0, r2, #3
 8002b82:	4602      	mov	r2, r0
 8002b84:	460b      	mov	r3, r1
 8002b86:	1912      	adds	r2, r2, r4
 8002b88:	eb45 0303 	adc.w	r3, r5, r3
 8002b8c:	f04f 0000 	mov.w	r0, #0
 8002b90:	f04f 0100 	mov.w	r1, #0
 8002b94:	0299      	lsls	r1, r3, #10
 8002b96:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002b9a:	0290      	lsls	r0, r2, #10
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	4610      	mov	r0, r2
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	f04f 0300 	mov.w	r3, #0
 8002bac:	f7fd fb78 	bl	80002a0 <__aeabi_uldivmod>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002bb8:	4b0b      	ldr	r3, [pc, #44]	; (8002be8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	0c1b      	lsrs	r3, r3, #16
 8002bbe:	f003 0303 	and.w	r3, r3, #3
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd0:	60bb      	str	r3, [r7, #8]
      break;
 8002bd2:	e002      	b.n	8002bda <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002bd4:	4b05      	ldr	r3, [pc, #20]	; (8002bec <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002bd6:	60bb      	str	r3, [r7, #8]
      break;
 8002bd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bda:	68bb      	ldr	r3, [r7, #8]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002be6:	bf00      	nop
 8002be8:	40023800 	.word	0x40023800
 8002bec:	00f42400 	.word	0x00f42400
 8002bf0:	007a1200 	.word	0x007a1200

08002bf4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bf8:	4b03      	ldr	r3, [pc, #12]	; (8002c08 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	20000020 	.word	0x20000020

08002c0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c10:	f7ff fff0 	bl	8002bf4 <HAL_RCC_GetHCLKFreq>
 8002c14:	4602      	mov	r2, r0
 8002c16:	4b05      	ldr	r3, [pc, #20]	; (8002c2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	0a9b      	lsrs	r3, r3, #10
 8002c1c:	f003 0307 	and.w	r3, r3, #7
 8002c20:	4903      	ldr	r1, [pc, #12]	; (8002c30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c22:	5ccb      	ldrb	r3, [r1, r3]
 8002c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	08006404 	.word	0x08006404

08002c34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c38:	f7ff ffdc 	bl	8002bf4 <HAL_RCC_GetHCLKFreq>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	0b5b      	lsrs	r3, r3, #13
 8002c44:	f003 0307 	and.w	r3, r3, #7
 8002c48:	4903      	ldr	r1, [pc, #12]	; (8002c58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c4a:	5ccb      	ldrb	r3, [r1, r3]
 8002c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40023800 	.word	0x40023800
 8002c58:	08006404 	.word	0x08006404

08002c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e041      	b.n	8002cf2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d106      	bne.n	8002c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7fe f9c4 	bl	8001010 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2202      	movs	r2, #2
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	3304      	adds	r3, #4
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4610      	mov	r0, r2
 8002c9c:	f000 fd78 	bl	8003790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d001      	beq.n	8002d14 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e046      	b.n	8002da2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2202      	movs	r2, #2
 8002d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a23      	ldr	r2, [pc, #140]	; (8002db0 <HAL_TIM_Base_Start+0xb4>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d022      	beq.n	8002d6c <HAL_TIM_Base_Start+0x70>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d2e:	d01d      	beq.n	8002d6c <HAL_TIM_Base_Start+0x70>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a1f      	ldr	r2, [pc, #124]	; (8002db4 <HAL_TIM_Base_Start+0xb8>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d018      	beq.n	8002d6c <HAL_TIM_Base_Start+0x70>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a1e      	ldr	r2, [pc, #120]	; (8002db8 <HAL_TIM_Base_Start+0xbc>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d013      	beq.n	8002d6c <HAL_TIM_Base_Start+0x70>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a1c      	ldr	r2, [pc, #112]	; (8002dbc <HAL_TIM_Base_Start+0xc0>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d00e      	beq.n	8002d6c <HAL_TIM_Base_Start+0x70>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a1b      	ldr	r2, [pc, #108]	; (8002dc0 <HAL_TIM_Base_Start+0xc4>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d009      	beq.n	8002d6c <HAL_TIM_Base_Start+0x70>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a19      	ldr	r2, [pc, #100]	; (8002dc4 <HAL_TIM_Base_Start+0xc8>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d004      	beq.n	8002d6c <HAL_TIM_Base_Start+0x70>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a18      	ldr	r2, [pc, #96]	; (8002dc8 <HAL_TIM_Base_Start+0xcc>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d111      	bne.n	8002d90 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f003 0307 	and.w	r3, r3, #7
 8002d76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2b06      	cmp	r3, #6
 8002d7c:	d010      	beq.n	8002da0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f042 0201 	orr.w	r2, r2, #1
 8002d8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d8e:	e007      	b.n	8002da0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f042 0201 	orr.w	r2, r2, #1
 8002d9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3714      	adds	r7, #20
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	40010000 	.word	0x40010000
 8002db4:	40000400 	.word	0x40000400
 8002db8:	40000800 	.word	0x40000800
 8002dbc:	40000c00 	.word	0x40000c00
 8002dc0:	40010400 	.word	0x40010400
 8002dc4:	40014000 	.word	0x40014000
 8002dc8:	40001800 	.word	0x40001800

08002dcc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e041      	b.n	8002e62 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d106      	bne.n	8002df8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7fe f95e 	bl	80010b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3304      	adds	r3, #4
 8002e08:	4619      	mov	r1, r3
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	f000 fcc0 	bl	8003790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
	...

08002e6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d109      	bne.n	8002e90 <HAL_TIM_PWM_Start+0x24>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	bf14      	ite	ne
 8002e88:	2301      	movne	r3, #1
 8002e8a:	2300      	moveq	r3, #0
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	e022      	b.n	8002ed6 <HAL_TIM_PWM_Start+0x6a>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	2b04      	cmp	r3, #4
 8002e94:	d109      	bne.n	8002eaa <HAL_TIM_PWM_Start+0x3e>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	bf14      	ite	ne
 8002ea2:	2301      	movne	r3, #1
 8002ea4:	2300      	moveq	r3, #0
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	e015      	b.n	8002ed6 <HAL_TIM_PWM_Start+0x6a>
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d109      	bne.n	8002ec4 <HAL_TIM_PWM_Start+0x58>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	bf14      	ite	ne
 8002ebc:	2301      	movne	r3, #1
 8002ebe:	2300      	moveq	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	e008      	b.n	8002ed6 <HAL_TIM_PWM_Start+0x6a>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	bf14      	ite	ne
 8002ed0:	2301      	movne	r3, #1
 8002ed2:	2300      	moveq	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e07c      	b.n	8002fd8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d104      	bne.n	8002eee <HAL_TIM_PWM_Start+0x82>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002eec:	e013      	b.n	8002f16 <HAL_TIM_PWM_Start+0xaa>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	2b04      	cmp	r3, #4
 8002ef2:	d104      	bne.n	8002efe <HAL_TIM_PWM_Start+0x92>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2202      	movs	r2, #2
 8002ef8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002efc:	e00b      	b.n	8002f16 <HAL_TIM_PWM_Start+0xaa>
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	2b08      	cmp	r3, #8
 8002f02:	d104      	bne.n	8002f0e <HAL_TIM_PWM_Start+0xa2>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2202      	movs	r2, #2
 8002f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f0c:	e003      	b.n	8002f16 <HAL_TIM_PWM_Start+0xaa>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2202      	movs	r2, #2
 8002f12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	6839      	ldr	r1, [r7, #0]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f000 ff20 	bl	8003d64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a2d      	ldr	r2, [pc, #180]	; (8002fe0 <HAL_TIM_PWM_Start+0x174>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d004      	beq.n	8002f38 <HAL_TIM_PWM_Start+0xcc>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a2c      	ldr	r2, [pc, #176]	; (8002fe4 <HAL_TIM_PWM_Start+0x178>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d101      	bne.n	8002f3c <HAL_TIM_PWM_Start+0xd0>
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e000      	b.n	8002f3e <HAL_TIM_PWM_Start+0xd2>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d007      	beq.n	8002f52 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f50:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a22      	ldr	r2, [pc, #136]	; (8002fe0 <HAL_TIM_PWM_Start+0x174>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d022      	beq.n	8002fa2 <HAL_TIM_PWM_Start+0x136>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f64:	d01d      	beq.n	8002fa2 <HAL_TIM_PWM_Start+0x136>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a1f      	ldr	r2, [pc, #124]	; (8002fe8 <HAL_TIM_PWM_Start+0x17c>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d018      	beq.n	8002fa2 <HAL_TIM_PWM_Start+0x136>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a1d      	ldr	r2, [pc, #116]	; (8002fec <HAL_TIM_PWM_Start+0x180>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d013      	beq.n	8002fa2 <HAL_TIM_PWM_Start+0x136>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a1c      	ldr	r2, [pc, #112]	; (8002ff0 <HAL_TIM_PWM_Start+0x184>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d00e      	beq.n	8002fa2 <HAL_TIM_PWM_Start+0x136>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a16      	ldr	r2, [pc, #88]	; (8002fe4 <HAL_TIM_PWM_Start+0x178>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d009      	beq.n	8002fa2 <HAL_TIM_PWM_Start+0x136>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a18      	ldr	r2, [pc, #96]	; (8002ff4 <HAL_TIM_PWM_Start+0x188>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d004      	beq.n	8002fa2 <HAL_TIM_PWM_Start+0x136>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a16      	ldr	r2, [pc, #88]	; (8002ff8 <HAL_TIM_PWM_Start+0x18c>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d111      	bne.n	8002fc6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2b06      	cmp	r3, #6
 8002fb2:	d010      	beq.n	8002fd6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fc4:	e007      	b.n	8002fd6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f042 0201 	orr.w	r2, r2, #1
 8002fd4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	40010000 	.word	0x40010000
 8002fe4:	40010400 	.word	0x40010400
 8002fe8:	40000400 	.word	0x40000400
 8002fec:	40000800 	.word	0x40000800
 8002ff0:	40000c00 	.word	0x40000c00
 8002ff4:	40014000 	.word	0x40014000
 8002ff8:	40001800 	.word	0x40001800

08002ffc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d109      	bne.n	8003020 <HAL_TIM_PWM_Start_IT+0x24>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b01      	cmp	r3, #1
 8003016:	bf14      	ite	ne
 8003018:	2301      	movne	r3, #1
 800301a:	2300      	moveq	r3, #0
 800301c:	b2db      	uxtb	r3, r3
 800301e:	e022      	b.n	8003066 <HAL_TIM_PWM_Start_IT+0x6a>
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	2b04      	cmp	r3, #4
 8003024:	d109      	bne.n	800303a <HAL_TIM_PWM_Start_IT+0x3e>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800302c:	b2db      	uxtb	r3, r3
 800302e:	2b01      	cmp	r3, #1
 8003030:	bf14      	ite	ne
 8003032:	2301      	movne	r3, #1
 8003034:	2300      	moveq	r3, #0
 8003036:	b2db      	uxtb	r3, r3
 8003038:	e015      	b.n	8003066 <HAL_TIM_PWM_Start_IT+0x6a>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	2b08      	cmp	r3, #8
 800303e:	d109      	bne.n	8003054 <HAL_TIM_PWM_Start_IT+0x58>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003046:	b2db      	uxtb	r3, r3
 8003048:	2b01      	cmp	r3, #1
 800304a:	bf14      	ite	ne
 800304c:	2301      	movne	r3, #1
 800304e:	2300      	moveq	r3, #0
 8003050:	b2db      	uxtb	r3, r3
 8003052:	e008      	b.n	8003066 <HAL_TIM_PWM_Start_IT+0x6a>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800305a:	b2db      	uxtb	r3, r3
 800305c:	2b01      	cmp	r3, #1
 800305e:	bf14      	ite	ne
 8003060:	2301      	movne	r3, #1
 8003062:	2300      	moveq	r3, #0
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e0c2      	b.n	80031f4 <HAL_TIM_PWM_Start_IT+0x1f8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d104      	bne.n	800307e <HAL_TIM_PWM_Start_IT+0x82>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2202      	movs	r2, #2
 8003078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800307c:	e013      	b.n	80030a6 <HAL_TIM_PWM_Start_IT+0xaa>
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	2b04      	cmp	r3, #4
 8003082:	d104      	bne.n	800308e <HAL_TIM_PWM_Start_IT+0x92>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2202      	movs	r2, #2
 8003088:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800308c:	e00b      	b.n	80030a6 <HAL_TIM_PWM_Start_IT+0xaa>
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	2b08      	cmp	r3, #8
 8003092:	d104      	bne.n	800309e <HAL_TIM_PWM_Start_IT+0xa2>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2202      	movs	r2, #2
 8003098:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800309c:	e003      	b.n	80030a6 <HAL_TIM_PWM_Start_IT+0xaa>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2202      	movs	r2, #2
 80030a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2b0c      	cmp	r3, #12
 80030aa:	d841      	bhi.n	8003130 <HAL_TIM_PWM_Start_IT+0x134>
 80030ac:	a201      	add	r2, pc, #4	; (adr r2, 80030b4 <HAL_TIM_PWM_Start_IT+0xb8>)
 80030ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b2:	bf00      	nop
 80030b4:	080030e9 	.word	0x080030e9
 80030b8:	08003131 	.word	0x08003131
 80030bc:	08003131 	.word	0x08003131
 80030c0:	08003131 	.word	0x08003131
 80030c4:	080030fb 	.word	0x080030fb
 80030c8:	08003131 	.word	0x08003131
 80030cc:	08003131 	.word	0x08003131
 80030d0:	08003131 	.word	0x08003131
 80030d4:	0800310d 	.word	0x0800310d
 80030d8:	08003131 	.word	0x08003131
 80030dc:	08003131 	.word	0x08003131
 80030e0:	08003131 	.word	0x08003131
 80030e4:	0800311f 	.word	0x0800311f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68da      	ldr	r2, [r3, #12]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f042 0202 	orr.w	r2, r2, #2
 80030f6:	60da      	str	r2, [r3, #12]
      break;
 80030f8:	e01b      	b.n	8003132 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	68da      	ldr	r2, [r3, #12]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f042 0204 	orr.w	r2, r2, #4
 8003108:	60da      	str	r2, [r3, #12]
      break;
 800310a:	e012      	b.n	8003132 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68da      	ldr	r2, [r3, #12]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0208 	orr.w	r2, r2, #8
 800311a:	60da      	str	r2, [r3, #12]
      break;
 800311c:	e009      	b.n	8003132 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68da      	ldr	r2, [r3, #12]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f042 0210 	orr.w	r2, r2, #16
 800312c:	60da      	str	r2, [r3, #12]
      break;
 800312e:	e000      	b.n	8003132 <HAL_TIM_PWM_Start_IT+0x136>
    }

    default:
      break;
 8003130:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2201      	movs	r2, #1
 8003138:	6839      	ldr	r1, [r7, #0]
 800313a:	4618      	mov	r0, r3
 800313c:	f000 fe12 	bl	8003d64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a2d      	ldr	r2, [pc, #180]	; (80031fc <HAL_TIM_PWM_Start_IT+0x200>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d004      	beq.n	8003154 <HAL_TIM_PWM_Start_IT+0x158>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a2c      	ldr	r2, [pc, #176]	; (8003200 <HAL_TIM_PWM_Start_IT+0x204>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d101      	bne.n	8003158 <HAL_TIM_PWM_Start_IT+0x15c>
 8003154:	2301      	movs	r3, #1
 8003156:	e000      	b.n	800315a <HAL_TIM_PWM_Start_IT+0x15e>
 8003158:	2300      	movs	r3, #0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d007      	beq.n	800316e <HAL_TIM_PWM_Start_IT+0x172>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800316c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a22      	ldr	r2, [pc, #136]	; (80031fc <HAL_TIM_PWM_Start_IT+0x200>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d022      	beq.n	80031be <HAL_TIM_PWM_Start_IT+0x1c2>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003180:	d01d      	beq.n	80031be <HAL_TIM_PWM_Start_IT+0x1c2>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a1f      	ldr	r2, [pc, #124]	; (8003204 <HAL_TIM_PWM_Start_IT+0x208>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d018      	beq.n	80031be <HAL_TIM_PWM_Start_IT+0x1c2>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a1d      	ldr	r2, [pc, #116]	; (8003208 <HAL_TIM_PWM_Start_IT+0x20c>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d013      	beq.n	80031be <HAL_TIM_PWM_Start_IT+0x1c2>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a1c      	ldr	r2, [pc, #112]	; (800320c <HAL_TIM_PWM_Start_IT+0x210>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d00e      	beq.n	80031be <HAL_TIM_PWM_Start_IT+0x1c2>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a16      	ldr	r2, [pc, #88]	; (8003200 <HAL_TIM_PWM_Start_IT+0x204>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d009      	beq.n	80031be <HAL_TIM_PWM_Start_IT+0x1c2>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a18      	ldr	r2, [pc, #96]	; (8003210 <HAL_TIM_PWM_Start_IT+0x214>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d004      	beq.n	80031be <HAL_TIM_PWM_Start_IT+0x1c2>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a16      	ldr	r2, [pc, #88]	; (8003214 <HAL_TIM_PWM_Start_IT+0x218>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d111      	bne.n	80031e2 <HAL_TIM_PWM_Start_IT+0x1e6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f003 0307 	and.w	r3, r3, #7
 80031c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2b06      	cmp	r3, #6
 80031ce:	d010      	beq.n	80031f2 <HAL_TIM_PWM_Start_IT+0x1f6>
    {
      __HAL_TIM_ENABLE(htim);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f042 0201 	orr.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031e0:	e007      	b.n	80031f2 <HAL_TIM_PWM_Start_IT+0x1f6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f042 0201 	orr.w	r2, r2, #1
 80031f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3710      	adds	r7, #16
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	40010000 	.word	0x40010000
 8003200:	40010400 	.word	0x40010400
 8003204:	40000400 	.word	0x40000400
 8003208:	40000800 	.word	0x40000800
 800320c:	40000c00 	.word	0x40000c00
 8003210:	40014000 	.word	0x40014000
 8003214:	40001800 	.word	0x40001800

08003218 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b02      	cmp	r3, #2
 800322c:	d122      	bne.n	8003274 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	f003 0302 	and.w	r3, r3, #2
 8003238:	2b02      	cmp	r3, #2
 800323a:	d11b      	bne.n	8003274 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f06f 0202 	mvn.w	r2, #2
 8003244:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2201      	movs	r2, #1
 800324a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	f003 0303 	and.w	r3, r3, #3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d003      	beq.n	8003262 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 fa7a 	bl	8003754 <HAL_TIM_IC_CaptureCallback>
 8003260:	e005      	b.n	800326e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 fa6c 	bl	8003740 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 fa7d 	bl	8003768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	f003 0304 	and.w	r3, r3, #4
 800327e:	2b04      	cmp	r3, #4
 8003280:	d122      	bne.n	80032c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b04      	cmp	r3, #4
 800328e:	d11b      	bne.n	80032c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f06f 0204 	mvn.w	r2, #4
 8003298:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2202      	movs	r2, #2
 800329e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 fa50 	bl	8003754 <HAL_TIM_IC_CaptureCallback>
 80032b4:	e005      	b.n	80032c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 fa42 	bl	8003740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f000 fa53 	bl	8003768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	f003 0308 	and.w	r3, r3, #8
 80032d2:	2b08      	cmp	r3, #8
 80032d4:	d122      	bne.n	800331c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	f003 0308 	and.w	r3, r3, #8
 80032e0:	2b08      	cmp	r3, #8
 80032e2:	d11b      	bne.n	800331c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f06f 0208 	mvn.w	r2, #8
 80032ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2204      	movs	r2, #4
 80032f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	69db      	ldr	r3, [r3, #28]
 80032fa:	f003 0303 	and.w	r3, r3, #3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 fa26 	bl	8003754 <HAL_TIM_IC_CaptureCallback>
 8003308:	e005      	b.n	8003316 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 fa18 	bl	8003740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 fa29 	bl	8003768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	f003 0310 	and.w	r3, r3, #16
 8003326:	2b10      	cmp	r3, #16
 8003328:	d122      	bne.n	8003370 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	f003 0310 	and.w	r3, r3, #16
 8003334:	2b10      	cmp	r3, #16
 8003336:	d11b      	bne.n	8003370 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f06f 0210 	mvn.w	r2, #16
 8003340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2208      	movs	r2, #8
 8003346:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003352:	2b00      	cmp	r3, #0
 8003354:	d003      	beq.n	800335e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 f9fc 	bl	8003754 <HAL_TIM_IC_CaptureCallback>
 800335c:	e005      	b.n	800336a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f000 f9ee 	bl	8003740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f000 f9ff 	bl	8003768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	2b01      	cmp	r3, #1
 800337c:	d10e      	bne.n	800339c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	f003 0301 	and.w	r3, r3, #1
 8003388:	2b01      	cmp	r3, #1
 800338a:	d107      	bne.n	800339c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f06f 0201 	mvn.w	r2, #1
 8003394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f000 f9c8 	bl	800372c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033a6:	2b80      	cmp	r3, #128	; 0x80
 80033a8:	d10e      	bne.n	80033c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033b4:	2b80      	cmp	r3, #128	; 0x80
 80033b6:	d107      	bne.n	80033c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 fd7a 	bl	8003ebc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033d2:	2b40      	cmp	r3, #64	; 0x40
 80033d4:	d10e      	bne.n	80033f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033e0:	2b40      	cmp	r3, #64	; 0x40
 80033e2:	d107      	bne.n	80033f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80033ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 f9c4 	bl	800377c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	f003 0320 	and.w	r3, r3, #32
 80033fe:	2b20      	cmp	r3, #32
 8003400:	d10e      	bne.n	8003420 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	f003 0320 	and.w	r3, r3, #32
 800340c:	2b20      	cmp	r3, #32
 800340e:	d107      	bne.n	8003420 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f06f 0220 	mvn.w	r2, #32
 8003418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 fd44 	bl	8003ea8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003420:	bf00      	nop
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800343a:	2b01      	cmp	r3, #1
 800343c:	d101      	bne.n	8003442 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800343e:	2302      	movs	r3, #2
 8003440:	e0ac      	b.n	800359c <HAL_TIM_PWM_ConfigChannel+0x174>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2201      	movs	r2, #1
 8003446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2b0c      	cmp	r3, #12
 800344e:	f200 809f 	bhi.w	8003590 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003452:	a201      	add	r2, pc, #4	; (adr r2, 8003458 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003458:	0800348d 	.word	0x0800348d
 800345c:	08003591 	.word	0x08003591
 8003460:	08003591 	.word	0x08003591
 8003464:	08003591 	.word	0x08003591
 8003468:	080034cd 	.word	0x080034cd
 800346c:	08003591 	.word	0x08003591
 8003470:	08003591 	.word	0x08003591
 8003474:	08003591 	.word	0x08003591
 8003478:	0800350f 	.word	0x0800350f
 800347c:	08003591 	.word	0x08003591
 8003480:	08003591 	.word	0x08003591
 8003484:	08003591 	.word	0x08003591
 8003488:	0800354f 	.word	0x0800354f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68b9      	ldr	r1, [r7, #8]
 8003492:	4618      	mov	r0, r3
 8003494:	f000 fa1c 	bl	80038d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	699a      	ldr	r2, [r3, #24]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f042 0208 	orr.w	r2, r2, #8
 80034a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	699a      	ldr	r2, [r3, #24]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0204 	bic.w	r2, r2, #4
 80034b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6999      	ldr	r1, [r3, #24]
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	691a      	ldr	r2, [r3, #16]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	619a      	str	r2, [r3, #24]
      break;
 80034ca:	e062      	b.n	8003592 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68b9      	ldr	r1, [r7, #8]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 fa6c 	bl	80039b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	699a      	ldr	r2, [r3, #24]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	699a      	ldr	r2, [r3, #24]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6999      	ldr	r1, [r3, #24]
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	021a      	lsls	r2, r3, #8
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	619a      	str	r2, [r3, #24]
      break;
 800350c:	e041      	b.n	8003592 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68b9      	ldr	r1, [r7, #8]
 8003514:	4618      	mov	r0, r3
 8003516:	f000 fac1 	bl	8003a9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	69da      	ldr	r2, [r3, #28]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f042 0208 	orr.w	r2, r2, #8
 8003528:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	69da      	ldr	r2, [r3, #28]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0204 	bic.w	r2, r2, #4
 8003538:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	69d9      	ldr	r1, [r3, #28]
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	691a      	ldr	r2, [r3, #16]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	430a      	orrs	r2, r1
 800354a:	61da      	str	r2, [r3, #28]
      break;
 800354c:	e021      	b.n	8003592 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	68b9      	ldr	r1, [r7, #8]
 8003554:	4618      	mov	r0, r3
 8003556:	f000 fb15 	bl	8003b84 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	69da      	ldr	r2, [r3, #28]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003568:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	69da      	ldr	r2, [r3, #28]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003578:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	69d9      	ldr	r1, [r3, #28]
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	021a      	lsls	r2, r3, #8
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	430a      	orrs	r2, r1
 800358c:	61da      	str	r2, [r3, #28]
      break;
 800358e:	e000      	b.n	8003592 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003590:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800359a:	2300      	movs	r3, #0
}
 800359c:	4618      	mov	r0, r3
 800359e:	3710      	adds	r7, #16
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d101      	bne.n	80035bc <HAL_TIM_ConfigClockSource+0x18>
 80035b8:	2302      	movs	r3, #2
 80035ba:	e0b3      	b.n	8003724 <HAL_TIM_ConfigClockSource+0x180>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2202      	movs	r2, #2
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035e2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68fa      	ldr	r2, [r7, #12]
 80035ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035f4:	d03e      	beq.n	8003674 <HAL_TIM_ConfigClockSource+0xd0>
 80035f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035fa:	f200 8087 	bhi.w	800370c <HAL_TIM_ConfigClockSource+0x168>
 80035fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003602:	f000 8085 	beq.w	8003710 <HAL_TIM_ConfigClockSource+0x16c>
 8003606:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800360a:	d87f      	bhi.n	800370c <HAL_TIM_ConfigClockSource+0x168>
 800360c:	2b70      	cmp	r3, #112	; 0x70
 800360e:	d01a      	beq.n	8003646 <HAL_TIM_ConfigClockSource+0xa2>
 8003610:	2b70      	cmp	r3, #112	; 0x70
 8003612:	d87b      	bhi.n	800370c <HAL_TIM_ConfigClockSource+0x168>
 8003614:	2b60      	cmp	r3, #96	; 0x60
 8003616:	d050      	beq.n	80036ba <HAL_TIM_ConfigClockSource+0x116>
 8003618:	2b60      	cmp	r3, #96	; 0x60
 800361a:	d877      	bhi.n	800370c <HAL_TIM_ConfigClockSource+0x168>
 800361c:	2b50      	cmp	r3, #80	; 0x50
 800361e:	d03c      	beq.n	800369a <HAL_TIM_ConfigClockSource+0xf6>
 8003620:	2b50      	cmp	r3, #80	; 0x50
 8003622:	d873      	bhi.n	800370c <HAL_TIM_ConfigClockSource+0x168>
 8003624:	2b40      	cmp	r3, #64	; 0x40
 8003626:	d058      	beq.n	80036da <HAL_TIM_ConfigClockSource+0x136>
 8003628:	2b40      	cmp	r3, #64	; 0x40
 800362a:	d86f      	bhi.n	800370c <HAL_TIM_ConfigClockSource+0x168>
 800362c:	2b30      	cmp	r3, #48	; 0x30
 800362e:	d064      	beq.n	80036fa <HAL_TIM_ConfigClockSource+0x156>
 8003630:	2b30      	cmp	r3, #48	; 0x30
 8003632:	d86b      	bhi.n	800370c <HAL_TIM_ConfigClockSource+0x168>
 8003634:	2b20      	cmp	r3, #32
 8003636:	d060      	beq.n	80036fa <HAL_TIM_ConfigClockSource+0x156>
 8003638:	2b20      	cmp	r3, #32
 800363a:	d867      	bhi.n	800370c <HAL_TIM_ConfigClockSource+0x168>
 800363c:	2b00      	cmp	r3, #0
 800363e:	d05c      	beq.n	80036fa <HAL_TIM_ConfigClockSource+0x156>
 8003640:	2b10      	cmp	r3, #16
 8003642:	d05a      	beq.n	80036fa <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003644:	e062      	b.n	800370c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6818      	ldr	r0, [r3, #0]
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	6899      	ldr	r1, [r3, #8]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	685a      	ldr	r2, [r3, #4]
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	f000 fb65 	bl	8003d24 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003668:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	609a      	str	r2, [r3, #8]
      break;
 8003672:	e04e      	b.n	8003712 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6818      	ldr	r0, [r3, #0]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	6899      	ldr	r1, [r3, #8]
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685a      	ldr	r2, [r3, #4]
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	f000 fb4e 	bl	8003d24 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689a      	ldr	r2, [r3, #8]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003696:	609a      	str	r2, [r3, #8]
      break;
 8003698:	e03b      	b.n	8003712 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6818      	ldr	r0, [r3, #0]
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	6859      	ldr	r1, [r3, #4]
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	461a      	mov	r2, r3
 80036a8:	f000 fac2 	bl	8003c30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2150      	movs	r1, #80	; 0x50
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 fb1b 	bl	8003cee <TIM_ITRx_SetConfig>
      break;
 80036b8:	e02b      	b.n	8003712 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6818      	ldr	r0, [r3, #0]
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	6859      	ldr	r1, [r3, #4]
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	461a      	mov	r2, r3
 80036c8:	f000 fae1 	bl	8003c8e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2160      	movs	r1, #96	; 0x60
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 fb0b 	bl	8003cee <TIM_ITRx_SetConfig>
      break;
 80036d8:	e01b      	b.n	8003712 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6818      	ldr	r0, [r3, #0]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	6859      	ldr	r1, [r3, #4]
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	461a      	mov	r2, r3
 80036e8:	f000 faa2 	bl	8003c30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2140      	movs	r1, #64	; 0x40
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 fafb 	bl	8003cee <TIM_ITRx_SetConfig>
      break;
 80036f8:	e00b      	b.n	8003712 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4619      	mov	r1, r3
 8003704:	4610      	mov	r0, r2
 8003706:	f000 faf2 	bl	8003cee <TIM_ITRx_SetConfig>
        break;
 800370a:	e002      	b.n	8003712 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800370c:	bf00      	nop
 800370e:	e000      	b.n	8003712 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003710:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800375c:	bf00      	nop
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003790:	b480      	push	{r7}
 8003792:	b085      	sub	sp, #20
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a40      	ldr	r2, [pc, #256]	; (80038a4 <TIM_Base_SetConfig+0x114>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d013      	beq.n	80037d0 <TIM_Base_SetConfig+0x40>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ae:	d00f      	beq.n	80037d0 <TIM_Base_SetConfig+0x40>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a3d      	ldr	r2, [pc, #244]	; (80038a8 <TIM_Base_SetConfig+0x118>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d00b      	beq.n	80037d0 <TIM_Base_SetConfig+0x40>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	4a3c      	ldr	r2, [pc, #240]	; (80038ac <TIM_Base_SetConfig+0x11c>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d007      	beq.n	80037d0 <TIM_Base_SetConfig+0x40>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a3b      	ldr	r2, [pc, #236]	; (80038b0 <TIM_Base_SetConfig+0x120>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d003      	beq.n	80037d0 <TIM_Base_SetConfig+0x40>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4a3a      	ldr	r2, [pc, #232]	; (80038b4 <TIM_Base_SetConfig+0x124>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d108      	bne.n	80037e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	4313      	orrs	r3, r2
 80037e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a2f      	ldr	r2, [pc, #188]	; (80038a4 <TIM_Base_SetConfig+0x114>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d02b      	beq.n	8003842 <TIM_Base_SetConfig+0xb2>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037f0:	d027      	beq.n	8003842 <TIM_Base_SetConfig+0xb2>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a2c      	ldr	r2, [pc, #176]	; (80038a8 <TIM_Base_SetConfig+0x118>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d023      	beq.n	8003842 <TIM_Base_SetConfig+0xb2>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a2b      	ldr	r2, [pc, #172]	; (80038ac <TIM_Base_SetConfig+0x11c>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d01f      	beq.n	8003842 <TIM_Base_SetConfig+0xb2>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a2a      	ldr	r2, [pc, #168]	; (80038b0 <TIM_Base_SetConfig+0x120>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d01b      	beq.n	8003842 <TIM_Base_SetConfig+0xb2>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a29      	ldr	r2, [pc, #164]	; (80038b4 <TIM_Base_SetConfig+0x124>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d017      	beq.n	8003842 <TIM_Base_SetConfig+0xb2>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a28      	ldr	r2, [pc, #160]	; (80038b8 <TIM_Base_SetConfig+0x128>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d013      	beq.n	8003842 <TIM_Base_SetConfig+0xb2>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a27      	ldr	r2, [pc, #156]	; (80038bc <TIM_Base_SetConfig+0x12c>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d00f      	beq.n	8003842 <TIM_Base_SetConfig+0xb2>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a26      	ldr	r2, [pc, #152]	; (80038c0 <TIM_Base_SetConfig+0x130>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d00b      	beq.n	8003842 <TIM_Base_SetConfig+0xb2>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a25      	ldr	r2, [pc, #148]	; (80038c4 <TIM_Base_SetConfig+0x134>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d007      	beq.n	8003842 <TIM_Base_SetConfig+0xb2>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a24      	ldr	r2, [pc, #144]	; (80038c8 <TIM_Base_SetConfig+0x138>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d003      	beq.n	8003842 <TIM_Base_SetConfig+0xb2>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a23      	ldr	r2, [pc, #140]	; (80038cc <TIM_Base_SetConfig+0x13c>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d108      	bne.n	8003854 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003848:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	4313      	orrs	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	4313      	orrs	r3, r2
 8003860:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a0a      	ldr	r2, [pc, #40]	; (80038a4 <TIM_Base_SetConfig+0x114>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d003      	beq.n	8003888 <TIM_Base_SetConfig+0xf8>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a0c      	ldr	r2, [pc, #48]	; (80038b4 <TIM_Base_SetConfig+0x124>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d103      	bne.n	8003890 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	691a      	ldr	r2, [r3, #16]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	615a      	str	r2, [r3, #20]
}
 8003896:	bf00      	nop
 8003898:	3714      	adds	r7, #20
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	40010000 	.word	0x40010000
 80038a8:	40000400 	.word	0x40000400
 80038ac:	40000800 	.word	0x40000800
 80038b0:	40000c00 	.word	0x40000c00
 80038b4:	40010400 	.word	0x40010400
 80038b8:	40014000 	.word	0x40014000
 80038bc:	40014400 	.word	0x40014400
 80038c0:	40014800 	.word	0x40014800
 80038c4:	40001800 	.word	0x40001800
 80038c8:	40001c00 	.word	0x40001c00
 80038cc:	40002000 	.word	0x40002000

080038d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b087      	sub	sp, #28
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	f023 0201 	bic.w	r2, r3, #1
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a1b      	ldr	r3, [r3, #32]
 80038ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f023 0303 	bic.w	r3, r3, #3
 8003906:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	4313      	orrs	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	f023 0302 	bic.w	r3, r3, #2
 8003918:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	4313      	orrs	r3, r2
 8003922:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a20      	ldr	r2, [pc, #128]	; (80039a8 <TIM_OC1_SetConfig+0xd8>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d003      	beq.n	8003934 <TIM_OC1_SetConfig+0x64>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a1f      	ldr	r2, [pc, #124]	; (80039ac <TIM_OC1_SetConfig+0xdc>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d10c      	bne.n	800394e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	f023 0308 	bic.w	r3, r3, #8
 800393a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	697a      	ldr	r2, [r7, #20]
 8003942:	4313      	orrs	r3, r2
 8003944:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	f023 0304 	bic.w	r3, r3, #4
 800394c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a15      	ldr	r2, [pc, #84]	; (80039a8 <TIM_OC1_SetConfig+0xd8>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d003      	beq.n	800395e <TIM_OC1_SetConfig+0x8e>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a14      	ldr	r2, [pc, #80]	; (80039ac <TIM_OC1_SetConfig+0xdc>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d111      	bne.n	8003982 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800396c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	4313      	orrs	r3, r2
 8003976:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	699b      	ldr	r3, [r3, #24]
 800397c:	693a      	ldr	r2, [r7, #16]
 800397e:	4313      	orrs	r3, r2
 8003980:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	697a      	ldr	r2, [r7, #20]
 800399a:	621a      	str	r2, [r3, #32]
}
 800399c:	bf00      	nop
 800399e:	371c      	adds	r7, #28
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	40010000 	.word	0x40010000
 80039ac:	40010400 	.word	0x40010400

080039b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b087      	sub	sp, #28
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a1b      	ldr	r3, [r3, #32]
 80039be:	f023 0210 	bic.w	r2, r3, #16
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	021b      	lsls	r3, r3, #8
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	f023 0320 	bic.w	r3, r3, #32
 80039fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	011b      	lsls	r3, r3, #4
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4a22      	ldr	r2, [pc, #136]	; (8003a94 <TIM_OC2_SetConfig+0xe4>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d003      	beq.n	8003a18 <TIM_OC2_SetConfig+0x68>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a21      	ldr	r2, [pc, #132]	; (8003a98 <TIM_OC2_SetConfig+0xe8>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d10d      	bne.n	8003a34 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	011b      	lsls	r3, r3, #4
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a32:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a17      	ldr	r2, [pc, #92]	; (8003a94 <TIM_OC2_SetConfig+0xe4>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d003      	beq.n	8003a44 <TIM_OC2_SetConfig+0x94>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a16      	ldr	r2, [pc, #88]	; (8003a98 <TIM_OC2_SetConfig+0xe8>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d113      	bne.n	8003a6c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	693a      	ldr	r2, [r7, #16]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	693a      	ldr	r2, [r7, #16]
 8003a70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	68fa      	ldr	r2, [r7, #12]
 8003a76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	685a      	ldr	r2, [r3, #4]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	621a      	str	r2, [r3, #32]
}
 8003a86:	bf00      	nop
 8003a88:	371c      	adds	r7, #28
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	40010000 	.word	0x40010000
 8003a98:	40010400 	.word	0x40010400

08003a9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a1b      	ldr	r3, [r3, #32]
 8003ab6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f023 0303 	bic.w	r3, r3, #3
 8003ad2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68fa      	ldr	r2, [r7, #12]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ae4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	021b      	lsls	r3, r3, #8
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a21      	ldr	r2, [pc, #132]	; (8003b7c <TIM_OC3_SetConfig+0xe0>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d003      	beq.n	8003b02 <TIM_OC3_SetConfig+0x66>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a20      	ldr	r2, [pc, #128]	; (8003b80 <TIM_OC3_SetConfig+0xe4>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d10d      	bne.n	8003b1e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	021b      	lsls	r3, r3, #8
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a16      	ldr	r2, [pc, #88]	; (8003b7c <TIM_OC3_SetConfig+0xe0>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d003      	beq.n	8003b2e <TIM_OC3_SetConfig+0x92>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a15      	ldr	r2, [pc, #84]	; (8003b80 <TIM_OC3_SetConfig+0xe4>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d113      	bne.n	8003b56 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	011b      	lsls	r3, r3, #4
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	693a      	ldr	r2, [r7, #16]
 8003b5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	685a      	ldr	r2, [r3, #4]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	621a      	str	r2, [r3, #32]
}
 8003b70:	bf00      	nop
 8003b72:	371c      	adds	r7, #28
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr
 8003b7c:	40010000 	.word	0x40010000
 8003b80:	40010400 	.word	0x40010400

08003b84 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b087      	sub	sp, #28
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	021b      	lsls	r3, r3, #8
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	031b      	lsls	r3, r3, #12
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4a12      	ldr	r2, [pc, #72]	; (8003c28 <TIM_OC4_SetConfig+0xa4>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d003      	beq.n	8003bec <TIM_OC4_SetConfig+0x68>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4a11      	ldr	r2, [pc, #68]	; (8003c2c <TIM_OC4_SetConfig+0xa8>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d109      	bne.n	8003c00 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bf2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	019b      	lsls	r3, r3, #6
 8003bfa:	697a      	ldr	r2, [r7, #20]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	621a      	str	r2, [r3, #32]
}
 8003c1a:	bf00      	nop
 8003c1c:	371c      	adds	r7, #28
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	40010000 	.word	0x40010000
 8003c2c:	40010400 	.word	0x40010400

08003c30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b087      	sub	sp, #28
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6a1b      	ldr	r3, [r3, #32]
 8003c40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	f023 0201 	bic.w	r2, r3, #1
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	699b      	ldr	r3, [r3, #24]
 8003c52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	011b      	lsls	r3, r3, #4
 8003c60:	693a      	ldr	r2, [r7, #16]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	f023 030a 	bic.w	r3, r3, #10
 8003c6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c6e:	697a      	ldr	r2, [r7, #20]
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	621a      	str	r2, [r3, #32]
}
 8003c82:	bf00      	nop
 8003c84:	371c      	adds	r7, #28
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr

08003c8e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c8e:	b480      	push	{r7}
 8003c90:	b087      	sub	sp, #28
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	60f8      	str	r0, [r7, #12]
 8003c96:	60b9      	str	r1, [r7, #8]
 8003c98:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	f023 0210 	bic.w	r2, r3, #16
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6a1b      	ldr	r3, [r3, #32]
 8003cb0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003cb8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	031b      	lsls	r3, r3, #12
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003cca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	011b      	lsls	r3, r3, #4
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	621a      	str	r2, [r3, #32]
}
 8003ce2:	bf00      	nop
 8003ce4:	371c      	adds	r7, #28
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr

08003cee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003cee:	b480      	push	{r7}
 8003cf0:	b085      	sub	sp, #20
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
 8003cf6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	f043 0307 	orr.w	r3, r3, #7
 8003d10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68fa      	ldr	r2, [r7, #12]
 8003d16:	609a      	str	r2, [r3, #8]
}
 8003d18:	bf00      	nop
 8003d1a:	3714      	adds	r7, #20
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b087      	sub	sp, #28
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
 8003d30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	021a      	lsls	r2, r3, #8
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	431a      	orrs	r2, r3
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	697a      	ldr	r2, [r7, #20]
 8003d56:	609a      	str	r2, [r3, #8]
}
 8003d58:	bf00      	nop
 8003d5a:	371c      	adds	r7, #28
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b087      	sub	sp, #28
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	f003 031f 	and.w	r3, r3, #31
 8003d76:	2201      	movs	r2, #1
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6a1a      	ldr	r2, [r3, #32]
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	43db      	mvns	r3, r3
 8003d86:	401a      	ands	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6a1a      	ldr	r2, [r3, #32]
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	f003 031f 	and.w	r3, r3, #31
 8003d96:	6879      	ldr	r1, [r7, #4]
 8003d98:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9c:	431a      	orrs	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	621a      	str	r2, [r3, #32]
}
 8003da2:	bf00      	nop
 8003da4:	371c      	adds	r7, #28
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
	...

08003db0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b085      	sub	sp, #20
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d101      	bne.n	8003dc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	e05a      	b.n	8003e7e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a21      	ldr	r2, [pc, #132]	; (8003e8c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d022      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e14:	d01d      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a1d      	ldr	r2, [pc, #116]	; (8003e90 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d018      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a1b      	ldr	r2, [pc, #108]	; (8003e94 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d013      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a1a      	ldr	r2, [pc, #104]	; (8003e98 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d00e      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a18      	ldr	r2, [pc, #96]	; (8003e9c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d009      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a17      	ldr	r2, [pc, #92]	; (8003ea0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d004      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a15      	ldr	r2, [pc, #84]	; (8003ea4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d10c      	bne.n	8003e6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	68ba      	ldr	r2, [r7, #8]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68ba      	ldr	r2, [r7, #8]
 8003e6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	40010000 	.word	0x40010000
 8003e90:	40000400 	.word	0x40000400
 8003e94:	40000800 	.word	0x40000800
 8003e98:	40000c00 	.word	0x40000c00
 8003e9c:	40010400 	.word	0x40010400
 8003ea0:	40014000 	.word	0x40014000
 8003ea4:	40001800 	.word	0x40001800

08003ea8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e03f      	b.n	8003f62 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d106      	bne.n	8003efc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7fd f964 	bl	80011c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2224      	movs	r2, #36	; 0x24
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68da      	ldr	r2, [r3, #12]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 fe19 	bl	8004b4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	691a      	ldr	r2, [r3, #16]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	695a      	ldr	r2, [r3, #20]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68da      	ldr	r2, [r3, #12]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2220      	movs	r2, #32
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b08a      	sub	sp, #40	; 0x28
 8003f6e:	af02      	add	r7, sp, #8
 8003f70:	60f8      	str	r0, [r7, #12]
 8003f72:	60b9      	str	r1, [r7, #8]
 8003f74:	603b      	str	r3, [r7, #0]
 8003f76:	4613      	mov	r3, r2
 8003f78:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b20      	cmp	r3, #32
 8003f88:	d17c      	bne.n	8004084 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d002      	beq.n	8003f96 <HAL_UART_Transmit+0x2c>
 8003f90:	88fb      	ldrh	r3, [r7, #6]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d101      	bne.n	8003f9a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e075      	b.n	8004086 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d101      	bne.n	8003fa8 <HAL_UART_Transmit+0x3e>
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	e06e      	b.n	8004086 <HAL_UART_Transmit+0x11c>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2221      	movs	r2, #33	; 0x21
 8003fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fbe:	f7fd fb03 	bl	80015c8 <HAL_GetTick>
 8003fc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	88fa      	ldrh	r2, [r7, #6]
 8003fc8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	88fa      	ldrh	r2, [r7, #6]
 8003fce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fd8:	d108      	bne.n	8003fec <HAL_UART_Transmit+0x82>
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d104      	bne.n	8003fec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	61bb      	str	r3, [r7, #24]
 8003fea:	e003      	b.n	8003ff4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003ffc:	e02a      	b.n	8004054 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	2200      	movs	r2, #0
 8004006:	2180      	movs	r1, #128	; 0x80
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f000 fb9a 	bl	8004742 <UART_WaitOnFlagUntilTimeout>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d001      	beq.n	8004018 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e036      	b.n	8004086 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d10b      	bne.n	8004036 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	881b      	ldrh	r3, [r3, #0]
 8004022:	461a      	mov	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800402c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	3302      	adds	r3, #2
 8004032:	61bb      	str	r3, [r7, #24]
 8004034:	e007      	b.n	8004046 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	781a      	ldrb	r2, [r3, #0]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	3301      	adds	r3, #1
 8004044:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800404a:	b29b      	uxth	r3, r3
 800404c:	3b01      	subs	r3, #1
 800404e:	b29a      	uxth	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004058:	b29b      	uxth	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1cf      	bne.n	8003ffe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	9300      	str	r3, [sp, #0]
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2200      	movs	r2, #0
 8004066:	2140      	movs	r1, #64	; 0x40
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	f000 fb6a 	bl	8004742 <UART_WaitOnFlagUntilTimeout>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d001      	beq.n	8004078 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e006      	b.n	8004086 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2220      	movs	r2, #32
 800407c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004080:	2300      	movs	r3, #0
 8004082:	e000      	b.n	8004086 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004084:	2302      	movs	r3, #2
  }
}
 8004086:	4618      	mov	r0, r3
 8004088:	3720      	adds	r7, #32
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
	...

08004090 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	4613      	mov	r3, r2
 800409c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	2b20      	cmp	r3, #32
 80040a8:	d153      	bne.n	8004152 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d002      	beq.n	80040b6 <HAL_UART_Transmit_DMA+0x26>
 80040b0:	88fb      	ldrh	r3, [r7, #6]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e04c      	b.n	8004154 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d101      	bne.n	80040c8 <HAL_UART_Transmit_DMA+0x38>
 80040c4:	2302      	movs	r3, #2
 80040c6:	e045      	b.n	8004154 <HAL_UART_Transmit_DMA+0xc4>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80040d0:	68ba      	ldr	r2, [r7, #8]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	88fa      	ldrh	r2, [r7, #6]
 80040da:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	88fa      	ldrh	r2, [r7, #6]
 80040e0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2221      	movs	r2, #33	; 0x21
 80040ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040f4:	4a19      	ldr	r2, [pc, #100]	; (800415c <HAL_UART_Transmit_DMA+0xcc>)
 80040f6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040fc:	4a18      	ldr	r2, [pc, #96]	; (8004160 <HAL_UART_Transmit_DMA+0xd0>)
 80040fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004104:	4a17      	ldr	r2, [pc, #92]	; (8004164 <HAL_UART_Transmit_DMA+0xd4>)
 8004106:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800410c:	2200      	movs	r2, #0
 800410e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8004110:	f107 0308 	add.w	r3, r7, #8
 8004114:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	6819      	ldr	r1, [r3, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	3304      	adds	r3, #4
 8004124:	461a      	mov	r2, r3
 8004126:	88fb      	ldrh	r3, [r7, #6]
 8004128:	f7fd fc1a 	bl	8001960 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004134:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	695a      	ldr	r2, [r3, #20]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800414c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800414e:	2300      	movs	r3, #0
 8004150:	e000      	b.n	8004154 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8004152:	2302      	movs	r3, #2
  }
}
 8004154:	4618      	mov	r0, r3
 8004156:	3718      	adds	r7, #24
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	08004575 	.word	0x08004575
 8004160:	080045c7 	.word	0x080045c7
 8004164:	080046af 	.word	0x080046af

08004168 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	4613      	mov	r3, r2
 8004174:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b20      	cmp	r3, #32
 8004180:	d11d      	bne.n	80041be <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d002      	beq.n	800418e <HAL_UART_Receive_DMA+0x26>
 8004188:	88fb      	ldrh	r3, [r7, #6]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e016      	b.n	80041c0 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004198:	2b01      	cmp	r3, #1
 800419a:	d101      	bne.n	80041a0 <HAL_UART_Receive_DMA+0x38>
 800419c:	2302      	movs	r3, #2
 800419e:	e00f      	b.n	80041c0 <HAL_UART_Receive_DMA+0x58>
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80041ae:	88fb      	ldrh	r3, [r7, #6]
 80041b0:	461a      	mov	r2, r3
 80041b2:	68b9      	ldr	r1, [r7, #8]
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f000 fb0f 	bl	80047d8 <UART_Start_Receive_DMA>
 80041ba:	4603      	mov	r3, r0
 80041bc:	e000      	b.n	80041c0 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80041be:	2302      	movs	r3, #2
  }
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b08a      	sub	sp, #40	; 0x28
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80041e8:	2300      	movs	r3, #0
 80041ea:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80041ec:	2300      	movs	r3, #0
 80041ee:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80041f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10d      	bne.n	800421a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004200:	f003 0320 	and.w	r3, r3, #32
 8004204:	2b00      	cmp	r3, #0
 8004206:	d008      	beq.n	800421a <HAL_UART_IRQHandler+0x52>
 8004208:	6a3b      	ldr	r3, [r7, #32]
 800420a:	f003 0320 	and.w	r3, r3, #32
 800420e:	2b00      	cmp	r3, #0
 8004210:	d003      	beq.n	800421a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 fc03 	bl	8004a1e <UART_Receive_IT>
      return;
 8004218:	e17c      	b.n	8004514 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	2b00      	cmp	r3, #0
 800421e:	f000 80b1 	beq.w	8004384 <HAL_UART_IRQHandler+0x1bc>
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	f003 0301 	and.w	r3, r3, #1
 8004228:	2b00      	cmp	r3, #0
 800422a:	d105      	bne.n	8004238 <HAL_UART_IRQHandler+0x70>
 800422c:	6a3b      	ldr	r3, [r7, #32]
 800422e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004232:	2b00      	cmp	r3, #0
 8004234:	f000 80a6 	beq.w	8004384 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00a      	beq.n	8004258 <HAL_UART_IRQHandler+0x90>
 8004242:	6a3b      	ldr	r3, [r7, #32]
 8004244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004248:	2b00      	cmp	r3, #0
 800424a:	d005      	beq.n	8004258 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004250:	f043 0201 	orr.w	r2, r3, #1
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425a:	f003 0304 	and.w	r3, r3, #4
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00a      	beq.n	8004278 <HAL_UART_IRQHandler+0xb0>
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	f003 0301 	and.w	r3, r3, #1
 8004268:	2b00      	cmp	r3, #0
 800426a:	d005      	beq.n	8004278 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004270:	f043 0202 	orr.w	r2, r3, #2
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00a      	beq.n	8004298 <HAL_UART_IRQHandler+0xd0>
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	f003 0301 	and.w	r3, r3, #1
 8004288:	2b00      	cmp	r3, #0
 800428a:	d005      	beq.n	8004298 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004290:	f043 0204 	orr.w	r2, r3, #4
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429a:	f003 0308 	and.w	r3, r3, #8
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00f      	beq.n	80042c2 <HAL_UART_IRQHandler+0xfa>
 80042a2:	6a3b      	ldr	r3, [r7, #32]
 80042a4:	f003 0320 	and.w	r3, r3, #32
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d104      	bne.n	80042b6 <HAL_UART_IRQHandler+0xee>
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d005      	beq.n	80042c2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ba:	f043 0208 	orr.w	r2, r3, #8
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 811f 	beq.w	800450a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ce:	f003 0320 	and.w	r3, r3, #32
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d007      	beq.n	80042e6 <HAL_UART_IRQHandler+0x11e>
 80042d6:	6a3b      	ldr	r3, [r7, #32]
 80042d8:	f003 0320 	and.w	r3, r3, #32
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d002      	beq.n	80042e6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f000 fb9c 	bl	8004a1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	695b      	ldr	r3, [r3, #20]
 80042ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f0:	2b40      	cmp	r3, #64	; 0x40
 80042f2:	bf0c      	ite	eq
 80042f4:	2301      	moveq	r3, #1
 80042f6:	2300      	movne	r3, #0
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004300:	f003 0308 	and.w	r3, r3, #8
 8004304:	2b00      	cmp	r3, #0
 8004306:	d102      	bne.n	800430e <HAL_UART_IRQHandler+0x146>
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d031      	beq.n	8004372 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 fadc 	bl	80048cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800431e:	2b40      	cmp	r3, #64	; 0x40
 8004320:	d123      	bne.n	800436a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	695a      	ldr	r2, [r3, #20]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004330:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004336:	2b00      	cmp	r3, #0
 8004338:	d013      	beq.n	8004362 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433e:	4a77      	ldr	r2, [pc, #476]	; (800451c <HAL_UART_IRQHandler+0x354>)
 8004340:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004346:	4618      	mov	r0, r3
 8004348:	f7fd fbd2 	bl	8001af0 <HAL_DMA_Abort_IT>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d016      	beq.n	8004380 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004356:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800435c:	4610      	mov	r0, r2
 800435e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004360:	e00e      	b.n	8004380 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 f8f0 	bl	8004548 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004368:	e00a      	b.n	8004380 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f8ec 	bl	8004548 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004370:	e006      	b.n	8004380 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 f8e8 	bl	8004548 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800437e:	e0c4      	b.n	800450a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004380:	bf00      	nop
    return;
 8004382:	e0c2      	b.n	800450a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004388:	2b01      	cmp	r3, #1
 800438a:	f040 80a2 	bne.w	80044d2 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800438e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004390:	f003 0310 	and.w	r3, r3, #16
 8004394:	2b00      	cmp	r3, #0
 8004396:	f000 809c 	beq.w	80044d2 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800439a:	6a3b      	ldr	r3, [r7, #32]
 800439c:	f003 0310 	and.w	r3, r3, #16
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 8096 	beq.w	80044d2 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043a6:	2300      	movs	r3, #0
 80043a8:	60fb      	str	r3, [r7, #12]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	60fb      	str	r3, [r7, #12]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	60fb      	str	r3, [r7, #12]
 80043ba:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	695b      	ldr	r3, [r3, #20]
 80043c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043c6:	2b40      	cmp	r3, #64	; 0x40
 80043c8:	d14f      	bne.n	800446a <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80043d4:	8a3b      	ldrh	r3, [r7, #16]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	f000 8099 	beq.w	800450e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80043e0:	8a3a      	ldrh	r2, [r7, #16]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	f080 8093 	bcs.w	800450e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	8a3a      	ldrh	r2, [r7, #16]
 80043ec:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f2:	69db      	ldr	r3, [r3, #28]
 80043f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043f8:	d02b      	beq.n	8004452 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68da      	ldr	r2, [r3, #12]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004408:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	695a      	ldr	r2, [r3, #20]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 0201 	bic.w	r2, r2, #1
 8004418:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	695a      	ldr	r2, [r3, #20]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004428:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2220      	movs	r2, #32
 800442e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68da      	ldr	r2, [r3, #12]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f022 0210 	bic.w	r2, r2, #16
 8004446:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444c:	4618      	mov	r0, r3
 800444e:	f7fd fadf 	bl	8001a10 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800445a:	b29b      	uxth	r3, r3
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	b29b      	uxth	r3, r3
 8004460:	4619      	mov	r1, r3
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 f87a 	bl	800455c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004468:	e051      	b.n	800450e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004472:	b29b      	uxth	r3, r3
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800447c:	b29b      	uxth	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d047      	beq.n	8004512 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8004482:	8a7b      	ldrh	r3, [r7, #18]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d044      	beq.n	8004512 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68da      	ldr	r2, [r3, #12]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004496:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695a      	ldr	r2, [r3, #20]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f022 0201 	bic.w	r2, r2, #1
 80044a6:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2220      	movs	r2, #32
 80044ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68da      	ldr	r2, [r3, #12]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 0210 	bic.w	r2, r2, #16
 80044c4:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80044c6:	8a7b      	ldrh	r3, [r7, #18]
 80044c8:	4619      	mov	r1, r3
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f000 f846 	bl	800455c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80044d0:	e01f      	b.n	8004512 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80044d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d008      	beq.n	80044ee <HAL_UART_IRQHandler+0x326>
 80044dc:	6a3b      	ldr	r3, [r7, #32]
 80044de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 fa31 	bl	800494e <UART_Transmit_IT>
    return;
 80044ec:	e012      	b.n	8004514 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80044ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00d      	beq.n	8004514 <HAL_UART_IRQHandler+0x34c>
 80044f8:	6a3b      	ldr	r3, [r7, #32]
 80044fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d008      	beq.n	8004514 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 fa73 	bl	80049ee <UART_EndTransmit_IT>
    return;
 8004508:	e004      	b.n	8004514 <HAL_UART_IRQHandler+0x34c>
    return;
 800450a:	bf00      	nop
 800450c:	e002      	b.n	8004514 <HAL_UART_IRQHandler+0x34c>
      return;
 800450e:	bf00      	nop
 8004510:	e000      	b.n	8004514 <HAL_UART_IRQHandler+0x34c>
      return;
 8004512:	bf00      	nop
  }
}
 8004514:	3728      	adds	r7, #40	; 0x28
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	08004927 	.word	0x08004927

08004520 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004528:	bf00      	nop
 800452a:	370c      	adds	r7, #12
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr

08004534 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	460b      	mov	r3, r1
 8004566:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004568:	bf00      	nop
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004580:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800458c:	2b00      	cmp	r3, #0
 800458e:	d113      	bne.n	80045b8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2200      	movs	r2, #0
 8004594:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	695a      	ldr	r2, [r3, #20]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045a4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68da      	ldr	r2, [r3, #12]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045b4:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045b6:	e002      	b.n	80045be <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f7fc ff63 	bl	8001484 <HAL_UART_TxCpltCallback>
}
 80045be:	bf00      	nop
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80045c6:	b580      	push	{r7, lr}
 80045c8:	b084      	sub	sp, #16
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f7ff ffa3 	bl	8004520 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045da:	bf00      	nop
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80045e2:	b580      	push	{r7, lr}
 80045e4:	b084      	sub	sp, #16
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ee:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d12a      	bne.n	8004654 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004612:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	695a      	ldr	r2, [r3, #20]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f022 0201 	bic.w	r2, r2, #1
 8004622:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695a      	ldr	r2, [r3, #20]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004632:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2220      	movs	r2, #32
 8004638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004640:	2b01      	cmp	r3, #1
 8004642:	d107      	bne.n	8004654 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68da      	ldr	r2, [r3, #12]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f022 0210 	bic.w	r2, r2, #16
 8004652:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004658:	2b01      	cmp	r3, #1
 800465a:	d106      	bne.n	800466a <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004660:	4619      	mov	r1, r3
 8004662:	68f8      	ldr	r0, [r7, #12]
 8004664:	f7ff ff7a 	bl	800455c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004668:	e002      	b.n	8004670 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f7fc fe60 	bl	8001330 <HAL_UART_RxCpltCallback>
}
 8004670:	bf00      	nop
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004684:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468a:	2b01      	cmp	r3, #1
 800468c:	d108      	bne.n	80046a0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004692:	085b      	lsrs	r3, r3, #1
 8004694:	b29b      	uxth	r3, r3
 8004696:	4619      	mov	r1, r3
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f7ff ff5f 	bl	800455c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800469e:	e002      	b.n	80046a6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	f7ff ff47 	bl	8004534 <HAL_UART_RxHalfCpltCallback>
}
 80046a6:	bf00      	nop
 80046a8:	3710      	adds	r7, #16
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}

080046ae <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80046ae:	b580      	push	{r7, lr}
 80046b0:	b084      	sub	sp, #16
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80046b6:	2300      	movs	r3, #0
 80046b8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046be:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ca:	2b80      	cmp	r3, #128	; 0x80
 80046cc:	bf0c      	ite	eq
 80046ce:	2301      	moveq	r3, #1
 80046d0:	2300      	movne	r3, #0
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b21      	cmp	r3, #33	; 0x21
 80046e0:	d108      	bne.n	80046f4 <UART_DMAError+0x46>
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d005      	beq.n	80046f4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	2200      	movs	r2, #0
 80046ec:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80046ee:	68b8      	ldr	r0, [r7, #8]
 80046f0:	f000 f8d6 	bl	80048a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046fe:	2b40      	cmp	r3, #64	; 0x40
 8004700:	bf0c      	ite	eq
 8004702:	2301      	moveq	r3, #1
 8004704:	2300      	movne	r3, #0
 8004706:	b2db      	uxtb	r3, r3
 8004708:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b22      	cmp	r3, #34	; 0x22
 8004714:	d108      	bne.n	8004728 <UART_DMAError+0x7a>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d005      	beq.n	8004728 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2200      	movs	r2, #0
 8004720:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004722:	68b8      	ldr	r0, [r7, #8]
 8004724:	f000 f8d2 	bl	80048cc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472c:	f043 0210 	orr.w	r2, r3, #16
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004734:	68b8      	ldr	r0, [r7, #8]
 8004736:	f7ff ff07 	bl	8004548 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800473a:	bf00      	nop
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b084      	sub	sp, #16
 8004746:	af00      	add	r7, sp, #0
 8004748:	60f8      	str	r0, [r7, #12]
 800474a:	60b9      	str	r1, [r7, #8]
 800474c:	603b      	str	r3, [r7, #0]
 800474e:	4613      	mov	r3, r2
 8004750:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004752:	e02c      	b.n	80047ae <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800475a:	d028      	beq.n	80047ae <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d007      	beq.n	8004772 <UART_WaitOnFlagUntilTimeout+0x30>
 8004762:	f7fc ff31 	bl	80015c8 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	69ba      	ldr	r2, [r7, #24]
 800476e:	429a      	cmp	r2, r3
 8004770:	d21d      	bcs.n	80047ae <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68da      	ldr	r2, [r3, #12]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004780:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	695a      	ldr	r2, [r3, #20]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0201 	bic.w	r2, r2, #1
 8004790:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2220      	movs	r2, #32
 8004796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2220      	movs	r2, #32
 800479e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e00f      	b.n	80047ce <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	4013      	ands	r3, r2
 80047b8:	68ba      	ldr	r2, [r7, #8]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	bf0c      	ite	eq
 80047be:	2301      	moveq	r3, #1
 80047c0:	2300      	movne	r3, #0
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	461a      	mov	r2, r3
 80047c6:	79fb      	ldrb	r3, [r7, #7]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d0c3      	beq.n	8004754 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
	...

080047d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	4613      	mov	r3, r2
 80047e4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	88fa      	ldrh	r2, [r7, #6]
 80047f0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2222      	movs	r2, #34	; 0x22
 80047fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004804:	4a23      	ldr	r2, [pc, #140]	; (8004894 <UART_Start_Receive_DMA+0xbc>)
 8004806:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480c:	4a22      	ldr	r2, [pc, #136]	; (8004898 <UART_Start_Receive_DMA+0xc0>)
 800480e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004814:	4a21      	ldr	r2, [pc, #132]	; (800489c <UART_Start_Receive_DMA+0xc4>)
 8004816:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800481c:	2200      	movs	r2, #0
 800481e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004820:	f107 0308 	add.w	r3, r7, #8
 8004824:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	3304      	adds	r3, #4
 8004830:	4619      	mov	r1, r3
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	88fb      	ldrh	r3, [r7, #6]
 8004838:	f7fd f892 	bl	8001960 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800483c:	2300      	movs	r3, #0
 800483e:	613b      	str	r3, [r7, #16]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	613b      	str	r3, [r7, #16]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	613b      	str	r3, [r7, #16]
 8004850:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68da      	ldr	r2, [r3, #12]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004868:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	695a      	ldr	r2, [r3, #20]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f042 0201 	orr.w	r2, r2, #1
 8004878:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	695a      	ldr	r2, [r3, #20]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004888:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3718      	adds	r7, #24
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	080045e3 	.word	0x080045e3
 8004898:	08004679 	.word	0x08004679
 800489c:	080046af 	.word	0x080046af

080048a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68da      	ldr	r2, [r3, #12]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80048b6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2220      	movs	r2, #32
 80048bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80048c0:	bf00      	nop
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68da      	ldr	r2, [r3, #12]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80048e2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	695a      	ldr	r2, [r3, #20]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 0201 	bic.w	r2, r2, #1
 80048f2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d107      	bne.n	800490c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68da      	ldr	r2, [r3, #12]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 0210 	bic.w	r2, r2, #16
 800490a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2220      	movs	r2, #32
 8004910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	631a      	str	r2, [r3, #48]	; 0x30
}
 800491a:	bf00      	nop
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004926:	b580      	push	{r7, lr}
 8004928:	b084      	sub	sp, #16
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004932:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f7ff fe01 	bl	8004548 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004946:	bf00      	nop
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800494e:	b480      	push	{r7}
 8004950:	b085      	sub	sp, #20
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b21      	cmp	r3, #33	; 0x21
 8004960:	d13e      	bne.n	80049e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800496a:	d114      	bne.n	8004996 <UART_Transmit_IT+0x48>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	691b      	ldr	r3, [r3, #16]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d110      	bne.n	8004996 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a1b      	ldr	r3, [r3, #32]
 8004978:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	461a      	mov	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004988:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	1c9a      	adds	r2, r3, #2
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	621a      	str	r2, [r3, #32]
 8004994:	e008      	b.n	80049a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	1c59      	adds	r1, r3, #1
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	6211      	str	r1, [r2, #32]
 80049a0:	781a      	ldrb	r2, [r3, #0]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	3b01      	subs	r3, #1
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	4619      	mov	r1, r3
 80049b6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d10f      	bne.n	80049dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68da      	ldr	r2, [r3, #12]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68da      	ldr	r2, [r3, #12]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80049dc:	2300      	movs	r3, #0
 80049de:	e000      	b.n	80049e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80049e0:	2302      	movs	r3, #2
  }
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3714      	adds	r7, #20
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr

080049ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b082      	sub	sp, #8
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	68da      	ldr	r2, [r3, #12]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2220      	movs	r2, #32
 8004a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7fc fd38 	bl	8001484 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3708      	adds	r7, #8
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b084      	sub	sp, #16
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	2b22      	cmp	r3, #34	; 0x22
 8004a30:	f040 8087 	bne.w	8004b42 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a3c:	d117      	bne.n	8004a6e <UART_Receive_IT+0x50>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d113      	bne.n	8004a6e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004a46:	2300      	movs	r3, #0
 8004a48:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a4e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a5c:	b29a      	uxth	r2, r3
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a66:	1c9a      	adds	r2, r3, #2
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	629a      	str	r2, [r3, #40]	; 0x28
 8004a6c:	e026      	b.n	8004abc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a72:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8004a74:	2300      	movs	r3, #0
 8004a76:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a80:	d007      	beq.n	8004a92 <UART_Receive_IT+0x74>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10a      	bne.n	8004aa0 <UART_Receive_IT+0x82>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d106      	bne.n	8004aa0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	b2da      	uxtb	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	701a      	strb	r2, [r3, #0]
 8004a9e:	e008      	b.n	8004ab2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004aac:	b2da      	uxtb	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	4619      	mov	r1, r3
 8004aca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d136      	bne.n	8004b3e <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68da      	ldr	r2, [r3, #12]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 0220 	bic.w	r2, r2, #32
 8004ade:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68da      	ldr	r2, [r3, #12]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004aee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	695a      	ldr	r2, [r3, #20]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f022 0201 	bic.w	r2, r2, #1
 8004afe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2220      	movs	r2, #32
 8004b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d10e      	bne.n	8004b2e <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68da      	ldr	r2, [r3, #12]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 0210 	bic.w	r2, r2, #16
 8004b1e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004b24:	4619      	mov	r1, r3
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f7ff fd18 	bl	800455c <HAL_UARTEx_RxEventCallback>
 8004b2c:	e002      	b.n	8004b34 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f7fc fbfe 	bl	8001330 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	e002      	b.n	8004b44 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	e000      	b.n	8004b44 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004b42:	2302      	movs	r3, #2
  }
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3710      	adds	r7, #16
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b50:	b09f      	sub	sp, #124	; 0x7c
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b62:	68d9      	ldr	r1, [r3, #12]
 8004b64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	ea40 0301 	orr.w	r3, r0, r1
 8004b6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b70:	689a      	ldr	r2, [r3, #8]
 8004b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	431a      	orrs	r2, r3
 8004b78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b7a:	695b      	ldr	r3, [r3, #20]
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004b86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004b90:	f021 010c 	bic.w	r1, r1, #12
 8004b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b9a:	430b      	orrs	r3, r1
 8004b9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004ba8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004baa:	6999      	ldr	r1, [r3, #24]
 8004bac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	ea40 0301 	orr.w	r3, r0, r1
 8004bb4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	4bc5      	ldr	r3, [pc, #788]	; (8004ed0 <UART_SetConfig+0x384>)
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d004      	beq.n	8004bca <UART_SetConfig+0x7e>
 8004bc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	4bc3      	ldr	r3, [pc, #780]	; (8004ed4 <UART_SetConfig+0x388>)
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d103      	bne.n	8004bd2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004bca:	f7fe f833 	bl	8002c34 <HAL_RCC_GetPCLK2Freq>
 8004bce:	6778      	str	r0, [r7, #116]	; 0x74
 8004bd0:	e002      	b.n	8004bd8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004bd2:	f7fe f81b 	bl	8002c0c <HAL_RCC_GetPCLK1Freq>
 8004bd6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bda:	69db      	ldr	r3, [r3, #28]
 8004bdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004be0:	f040 80b6 	bne.w	8004d50 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004be4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004be6:	461c      	mov	r4, r3
 8004be8:	f04f 0500 	mov.w	r5, #0
 8004bec:	4622      	mov	r2, r4
 8004bee:	462b      	mov	r3, r5
 8004bf0:	1891      	adds	r1, r2, r2
 8004bf2:	6439      	str	r1, [r7, #64]	; 0x40
 8004bf4:	415b      	adcs	r3, r3
 8004bf6:	647b      	str	r3, [r7, #68]	; 0x44
 8004bf8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004bfc:	1912      	adds	r2, r2, r4
 8004bfe:	eb45 0303 	adc.w	r3, r5, r3
 8004c02:	f04f 0000 	mov.w	r0, #0
 8004c06:	f04f 0100 	mov.w	r1, #0
 8004c0a:	00d9      	lsls	r1, r3, #3
 8004c0c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004c10:	00d0      	lsls	r0, r2, #3
 8004c12:	4602      	mov	r2, r0
 8004c14:	460b      	mov	r3, r1
 8004c16:	1911      	adds	r1, r2, r4
 8004c18:	6639      	str	r1, [r7, #96]	; 0x60
 8004c1a:	416b      	adcs	r3, r5
 8004c1c:	667b      	str	r3, [r7, #100]	; 0x64
 8004c1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	461a      	mov	r2, r3
 8004c24:	f04f 0300 	mov.w	r3, #0
 8004c28:	1891      	adds	r1, r2, r2
 8004c2a:	63b9      	str	r1, [r7, #56]	; 0x38
 8004c2c:	415b      	adcs	r3, r3
 8004c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004c34:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004c38:	f7fb fb32 	bl	80002a0 <__aeabi_uldivmod>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	460b      	mov	r3, r1
 8004c40:	4ba5      	ldr	r3, [pc, #660]	; (8004ed8 <UART_SetConfig+0x38c>)
 8004c42:	fba3 2302 	umull	r2, r3, r3, r2
 8004c46:	095b      	lsrs	r3, r3, #5
 8004c48:	011e      	lsls	r6, r3, #4
 8004c4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c4c:	461c      	mov	r4, r3
 8004c4e:	f04f 0500 	mov.w	r5, #0
 8004c52:	4622      	mov	r2, r4
 8004c54:	462b      	mov	r3, r5
 8004c56:	1891      	adds	r1, r2, r2
 8004c58:	6339      	str	r1, [r7, #48]	; 0x30
 8004c5a:	415b      	adcs	r3, r3
 8004c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8004c5e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004c62:	1912      	adds	r2, r2, r4
 8004c64:	eb45 0303 	adc.w	r3, r5, r3
 8004c68:	f04f 0000 	mov.w	r0, #0
 8004c6c:	f04f 0100 	mov.w	r1, #0
 8004c70:	00d9      	lsls	r1, r3, #3
 8004c72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004c76:	00d0      	lsls	r0, r2, #3
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	1911      	adds	r1, r2, r4
 8004c7e:	65b9      	str	r1, [r7, #88]	; 0x58
 8004c80:	416b      	adcs	r3, r5
 8004c82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	461a      	mov	r2, r3
 8004c8a:	f04f 0300 	mov.w	r3, #0
 8004c8e:	1891      	adds	r1, r2, r2
 8004c90:	62b9      	str	r1, [r7, #40]	; 0x28
 8004c92:	415b      	adcs	r3, r3
 8004c94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c9a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004c9e:	f7fb faff 	bl	80002a0 <__aeabi_uldivmod>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	4b8c      	ldr	r3, [pc, #560]	; (8004ed8 <UART_SetConfig+0x38c>)
 8004ca8:	fba3 1302 	umull	r1, r3, r3, r2
 8004cac:	095b      	lsrs	r3, r3, #5
 8004cae:	2164      	movs	r1, #100	; 0x64
 8004cb0:	fb01 f303 	mul.w	r3, r1, r3
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	00db      	lsls	r3, r3, #3
 8004cb8:	3332      	adds	r3, #50	; 0x32
 8004cba:	4a87      	ldr	r2, [pc, #540]	; (8004ed8 <UART_SetConfig+0x38c>)
 8004cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc0:	095b      	lsrs	r3, r3, #5
 8004cc2:	005b      	lsls	r3, r3, #1
 8004cc4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004cc8:	441e      	add	r6, r3
 8004cca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f04f 0100 	mov.w	r1, #0
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	1894      	adds	r4, r2, r2
 8004cd8:	623c      	str	r4, [r7, #32]
 8004cda:	415b      	adcs	r3, r3
 8004cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8004cde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ce2:	1812      	adds	r2, r2, r0
 8004ce4:	eb41 0303 	adc.w	r3, r1, r3
 8004ce8:	f04f 0400 	mov.w	r4, #0
 8004cec:	f04f 0500 	mov.w	r5, #0
 8004cf0:	00dd      	lsls	r5, r3, #3
 8004cf2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004cf6:	00d4      	lsls	r4, r2, #3
 8004cf8:	4622      	mov	r2, r4
 8004cfa:	462b      	mov	r3, r5
 8004cfc:	1814      	adds	r4, r2, r0
 8004cfe:	653c      	str	r4, [r7, #80]	; 0x50
 8004d00:	414b      	adcs	r3, r1
 8004d02:	657b      	str	r3, [r7, #84]	; 0x54
 8004d04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	461a      	mov	r2, r3
 8004d0a:	f04f 0300 	mov.w	r3, #0
 8004d0e:	1891      	adds	r1, r2, r2
 8004d10:	61b9      	str	r1, [r7, #24]
 8004d12:	415b      	adcs	r3, r3
 8004d14:	61fb      	str	r3, [r7, #28]
 8004d16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d1a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004d1e:	f7fb fabf 	bl	80002a0 <__aeabi_uldivmod>
 8004d22:	4602      	mov	r2, r0
 8004d24:	460b      	mov	r3, r1
 8004d26:	4b6c      	ldr	r3, [pc, #432]	; (8004ed8 <UART_SetConfig+0x38c>)
 8004d28:	fba3 1302 	umull	r1, r3, r3, r2
 8004d2c:	095b      	lsrs	r3, r3, #5
 8004d2e:	2164      	movs	r1, #100	; 0x64
 8004d30:	fb01 f303 	mul.w	r3, r1, r3
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	3332      	adds	r3, #50	; 0x32
 8004d3a:	4a67      	ldr	r2, [pc, #412]	; (8004ed8 <UART_SetConfig+0x38c>)
 8004d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d40:	095b      	lsrs	r3, r3, #5
 8004d42:	f003 0207 	and.w	r2, r3, #7
 8004d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4432      	add	r2, r6
 8004d4c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d4e:	e0b9      	b.n	8004ec4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d52:	461c      	mov	r4, r3
 8004d54:	f04f 0500 	mov.w	r5, #0
 8004d58:	4622      	mov	r2, r4
 8004d5a:	462b      	mov	r3, r5
 8004d5c:	1891      	adds	r1, r2, r2
 8004d5e:	6139      	str	r1, [r7, #16]
 8004d60:	415b      	adcs	r3, r3
 8004d62:	617b      	str	r3, [r7, #20]
 8004d64:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004d68:	1912      	adds	r2, r2, r4
 8004d6a:	eb45 0303 	adc.w	r3, r5, r3
 8004d6e:	f04f 0000 	mov.w	r0, #0
 8004d72:	f04f 0100 	mov.w	r1, #0
 8004d76:	00d9      	lsls	r1, r3, #3
 8004d78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004d7c:	00d0      	lsls	r0, r2, #3
 8004d7e:	4602      	mov	r2, r0
 8004d80:	460b      	mov	r3, r1
 8004d82:	eb12 0804 	adds.w	r8, r2, r4
 8004d86:	eb43 0905 	adc.w	r9, r3, r5
 8004d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f04f 0100 	mov.w	r1, #0
 8004d94:	f04f 0200 	mov.w	r2, #0
 8004d98:	f04f 0300 	mov.w	r3, #0
 8004d9c:	008b      	lsls	r3, r1, #2
 8004d9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004da2:	0082      	lsls	r2, r0, #2
 8004da4:	4640      	mov	r0, r8
 8004da6:	4649      	mov	r1, r9
 8004da8:	f7fb fa7a 	bl	80002a0 <__aeabi_uldivmod>
 8004dac:	4602      	mov	r2, r0
 8004dae:	460b      	mov	r3, r1
 8004db0:	4b49      	ldr	r3, [pc, #292]	; (8004ed8 <UART_SetConfig+0x38c>)
 8004db2:	fba3 2302 	umull	r2, r3, r3, r2
 8004db6:	095b      	lsrs	r3, r3, #5
 8004db8:	011e      	lsls	r6, r3, #4
 8004dba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f04f 0100 	mov.w	r1, #0
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	1894      	adds	r4, r2, r2
 8004dc8:	60bc      	str	r4, [r7, #8]
 8004dca:	415b      	adcs	r3, r3
 8004dcc:	60fb      	str	r3, [r7, #12]
 8004dce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004dd2:	1812      	adds	r2, r2, r0
 8004dd4:	eb41 0303 	adc.w	r3, r1, r3
 8004dd8:	f04f 0400 	mov.w	r4, #0
 8004ddc:	f04f 0500 	mov.w	r5, #0
 8004de0:	00dd      	lsls	r5, r3, #3
 8004de2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004de6:	00d4      	lsls	r4, r2, #3
 8004de8:	4622      	mov	r2, r4
 8004dea:	462b      	mov	r3, r5
 8004dec:	1814      	adds	r4, r2, r0
 8004dee:	64bc      	str	r4, [r7, #72]	; 0x48
 8004df0:	414b      	adcs	r3, r1
 8004df2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004df4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f04f 0100 	mov.w	r1, #0
 8004dfe:	f04f 0200 	mov.w	r2, #0
 8004e02:	f04f 0300 	mov.w	r3, #0
 8004e06:	008b      	lsls	r3, r1, #2
 8004e08:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004e0c:	0082      	lsls	r2, r0, #2
 8004e0e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004e12:	f7fb fa45 	bl	80002a0 <__aeabi_uldivmod>
 8004e16:	4602      	mov	r2, r0
 8004e18:	460b      	mov	r3, r1
 8004e1a:	4b2f      	ldr	r3, [pc, #188]	; (8004ed8 <UART_SetConfig+0x38c>)
 8004e1c:	fba3 1302 	umull	r1, r3, r3, r2
 8004e20:	095b      	lsrs	r3, r3, #5
 8004e22:	2164      	movs	r1, #100	; 0x64
 8004e24:	fb01 f303 	mul.w	r3, r1, r3
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	3332      	adds	r3, #50	; 0x32
 8004e2e:	4a2a      	ldr	r2, [pc, #168]	; (8004ed8 <UART_SetConfig+0x38c>)
 8004e30:	fba2 2303 	umull	r2, r3, r2, r3
 8004e34:	095b      	lsrs	r3, r3, #5
 8004e36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e3a:	441e      	add	r6, r3
 8004e3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f04f 0100 	mov.w	r1, #0
 8004e44:	4602      	mov	r2, r0
 8004e46:	460b      	mov	r3, r1
 8004e48:	1894      	adds	r4, r2, r2
 8004e4a:	603c      	str	r4, [r7, #0]
 8004e4c:	415b      	adcs	r3, r3
 8004e4e:	607b      	str	r3, [r7, #4]
 8004e50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e54:	1812      	adds	r2, r2, r0
 8004e56:	eb41 0303 	adc.w	r3, r1, r3
 8004e5a:	f04f 0400 	mov.w	r4, #0
 8004e5e:	f04f 0500 	mov.w	r5, #0
 8004e62:	00dd      	lsls	r5, r3, #3
 8004e64:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004e68:	00d4      	lsls	r4, r2, #3
 8004e6a:	4622      	mov	r2, r4
 8004e6c:	462b      	mov	r3, r5
 8004e6e:	eb12 0a00 	adds.w	sl, r2, r0
 8004e72:	eb43 0b01 	adc.w	fp, r3, r1
 8004e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f04f 0100 	mov.w	r1, #0
 8004e80:	f04f 0200 	mov.w	r2, #0
 8004e84:	f04f 0300 	mov.w	r3, #0
 8004e88:	008b      	lsls	r3, r1, #2
 8004e8a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004e8e:	0082      	lsls	r2, r0, #2
 8004e90:	4650      	mov	r0, sl
 8004e92:	4659      	mov	r1, fp
 8004e94:	f7fb fa04 	bl	80002a0 <__aeabi_uldivmod>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	4b0e      	ldr	r3, [pc, #56]	; (8004ed8 <UART_SetConfig+0x38c>)
 8004e9e:	fba3 1302 	umull	r1, r3, r3, r2
 8004ea2:	095b      	lsrs	r3, r3, #5
 8004ea4:	2164      	movs	r1, #100	; 0x64
 8004ea6:	fb01 f303 	mul.w	r3, r1, r3
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	011b      	lsls	r3, r3, #4
 8004eae:	3332      	adds	r3, #50	; 0x32
 8004eb0:	4a09      	ldr	r2, [pc, #36]	; (8004ed8 <UART_SetConfig+0x38c>)
 8004eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb6:	095b      	lsrs	r3, r3, #5
 8004eb8:	f003 020f 	and.w	r2, r3, #15
 8004ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4432      	add	r2, r6
 8004ec2:	609a      	str	r2, [r3, #8]
}
 8004ec4:	bf00      	nop
 8004ec6:	377c      	adds	r7, #124	; 0x7c
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ece:	bf00      	nop
 8004ed0:	40011000 	.word	0x40011000
 8004ed4:	40011400 	.word	0x40011400
 8004ed8:	51eb851f 	.word	0x51eb851f

08004edc <__errno>:
 8004edc:	4b01      	ldr	r3, [pc, #4]	; (8004ee4 <__errno+0x8>)
 8004ede:	6818      	ldr	r0, [r3, #0]
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	2000002c 	.word	0x2000002c

08004ee8 <__libc_init_array>:
 8004ee8:	b570      	push	{r4, r5, r6, lr}
 8004eea:	4d0d      	ldr	r5, [pc, #52]	; (8004f20 <__libc_init_array+0x38>)
 8004eec:	4c0d      	ldr	r4, [pc, #52]	; (8004f24 <__libc_init_array+0x3c>)
 8004eee:	1b64      	subs	r4, r4, r5
 8004ef0:	10a4      	asrs	r4, r4, #2
 8004ef2:	2600      	movs	r6, #0
 8004ef4:	42a6      	cmp	r6, r4
 8004ef6:	d109      	bne.n	8004f0c <__libc_init_array+0x24>
 8004ef8:	4d0b      	ldr	r5, [pc, #44]	; (8004f28 <__libc_init_array+0x40>)
 8004efa:	4c0c      	ldr	r4, [pc, #48]	; (8004f2c <__libc_init_array+0x44>)
 8004efc:	f001 fa10 	bl	8006320 <_init>
 8004f00:	1b64      	subs	r4, r4, r5
 8004f02:	10a4      	asrs	r4, r4, #2
 8004f04:	2600      	movs	r6, #0
 8004f06:	42a6      	cmp	r6, r4
 8004f08:	d105      	bne.n	8004f16 <__libc_init_array+0x2e>
 8004f0a:	bd70      	pop	{r4, r5, r6, pc}
 8004f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f10:	4798      	blx	r3
 8004f12:	3601      	adds	r6, #1
 8004f14:	e7ee      	b.n	8004ef4 <__libc_init_array+0xc>
 8004f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f1a:	4798      	blx	r3
 8004f1c:	3601      	adds	r6, #1
 8004f1e:	e7f2      	b.n	8004f06 <__libc_init_array+0x1e>
 8004f20:	08006568 	.word	0x08006568
 8004f24:	08006568 	.word	0x08006568
 8004f28:	08006568 	.word	0x08006568
 8004f2c:	0800656c 	.word	0x0800656c

08004f30 <memset>:
 8004f30:	4402      	add	r2, r0
 8004f32:	4603      	mov	r3, r0
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d100      	bne.n	8004f3a <memset+0xa>
 8004f38:	4770      	bx	lr
 8004f3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f3e:	e7f9      	b.n	8004f34 <memset+0x4>

08004f40 <siprintf>:
 8004f40:	b40e      	push	{r1, r2, r3}
 8004f42:	b500      	push	{lr}
 8004f44:	b09c      	sub	sp, #112	; 0x70
 8004f46:	ab1d      	add	r3, sp, #116	; 0x74
 8004f48:	9002      	str	r0, [sp, #8]
 8004f4a:	9006      	str	r0, [sp, #24]
 8004f4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004f50:	4809      	ldr	r0, [pc, #36]	; (8004f78 <siprintf+0x38>)
 8004f52:	9107      	str	r1, [sp, #28]
 8004f54:	9104      	str	r1, [sp, #16]
 8004f56:	4909      	ldr	r1, [pc, #36]	; (8004f7c <siprintf+0x3c>)
 8004f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f5c:	9105      	str	r1, [sp, #20]
 8004f5e:	6800      	ldr	r0, [r0, #0]
 8004f60:	9301      	str	r3, [sp, #4]
 8004f62:	a902      	add	r1, sp, #8
 8004f64:	f000 f9a6 	bl	80052b4 <_svfiprintf_r>
 8004f68:	9b02      	ldr	r3, [sp, #8]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	701a      	strb	r2, [r3, #0]
 8004f6e:	b01c      	add	sp, #112	; 0x70
 8004f70:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f74:	b003      	add	sp, #12
 8004f76:	4770      	bx	lr
 8004f78:	2000002c 	.word	0x2000002c
 8004f7c:	ffff0208 	.word	0xffff0208

08004f80 <strtok>:
 8004f80:	4b16      	ldr	r3, [pc, #88]	; (8004fdc <strtok+0x5c>)
 8004f82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004f84:	681e      	ldr	r6, [r3, #0]
 8004f86:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8004f88:	4605      	mov	r5, r0
 8004f8a:	b9fc      	cbnz	r4, 8004fcc <strtok+0x4c>
 8004f8c:	2050      	movs	r0, #80	; 0x50
 8004f8e:	9101      	str	r1, [sp, #4]
 8004f90:	f000 f882 	bl	8005098 <malloc>
 8004f94:	9901      	ldr	r1, [sp, #4]
 8004f96:	65b0      	str	r0, [r6, #88]	; 0x58
 8004f98:	4602      	mov	r2, r0
 8004f9a:	b920      	cbnz	r0, 8004fa6 <strtok+0x26>
 8004f9c:	4b10      	ldr	r3, [pc, #64]	; (8004fe0 <strtok+0x60>)
 8004f9e:	4811      	ldr	r0, [pc, #68]	; (8004fe4 <strtok+0x64>)
 8004fa0:	2157      	movs	r1, #87	; 0x57
 8004fa2:	f000 f849 	bl	8005038 <__assert_func>
 8004fa6:	e9c0 4400 	strd	r4, r4, [r0]
 8004faa:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004fae:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004fb2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8004fb6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004fba:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8004fbe:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8004fc2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8004fc6:	6184      	str	r4, [r0, #24]
 8004fc8:	7704      	strb	r4, [r0, #28]
 8004fca:	6244      	str	r4, [r0, #36]	; 0x24
 8004fcc:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8004fce:	2301      	movs	r3, #1
 8004fd0:	4628      	mov	r0, r5
 8004fd2:	b002      	add	sp, #8
 8004fd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004fd8:	f000 b806 	b.w	8004fe8 <__strtok_r>
 8004fdc:	2000002c 	.word	0x2000002c
 8004fe0:	08006418 	.word	0x08006418
 8004fe4:	0800642f 	.word	0x0800642f

08004fe8 <__strtok_r>:
 8004fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fea:	b908      	cbnz	r0, 8004ff0 <__strtok_r+0x8>
 8004fec:	6810      	ldr	r0, [r2, #0]
 8004fee:	b188      	cbz	r0, 8005014 <__strtok_r+0x2c>
 8004ff0:	4604      	mov	r4, r0
 8004ff2:	4620      	mov	r0, r4
 8004ff4:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004ff8:	460f      	mov	r7, r1
 8004ffa:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004ffe:	b91e      	cbnz	r6, 8005008 <__strtok_r+0x20>
 8005000:	b965      	cbnz	r5, 800501c <__strtok_r+0x34>
 8005002:	6015      	str	r5, [r2, #0]
 8005004:	4628      	mov	r0, r5
 8005006:	e005      	b.n	8005014 <__strtok_r+0x2c>
 8005008:	42b5      	cmp	r5, r6
 800500a:	d1f6      	bne.n	8004ffa <__strtok_r+0x12>
 800500c:	2b00      	cmp	r3, #0
 800500e:	d1f0      	bne.n	8004ff2 <__strtok_r+0xa>
 8005010:	6014      	str	r4, [r2, #0]
 8005012:	7003      	strb	r3, [r0, #0]
 8005014:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005016:	461c      	mov	r4, r3
 8005018:	e00c      	b.n	8005034 <__strtok_r+0x4c>
 800501a:	b915      	cbnz	r5, 8005022 <__strtok_r+0x3a>
 800501c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005020:	460e      	mov	r6, r1
 8005022:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005026:	42ab      	cmp	r3, r5
 8005028:	d1f7      	bne.n	800501a <__strtok_r+0x32>
 800502a:	2b00      	cmp	r3, #0
 800502c:	d0f3      	beq.n	8005016 <__strtok_r+0x2e>
 800502e:	2300      	movs	r3, #0
 8005030:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005034:	6014      	str	r4, [r2, #0]
 8005036:	e7ed      	b.n	8005014 <__strtok_r+0x2c>

08005038 <__assert_func>:
 8005038:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800503a:	4614      	mov	r4, r2
 800503c:	461a      	mov	r2, r3
 800503e:	4b09      	ldr	r3, [pc, #36]	; (8005064 <__assert_func+0x2c>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4605      	mov	r5, r0
 8005044:	68d8      	ldr	r0, [r3, #12]
 8005046:	b14c      	cbz	r4, 800505c <__assert_func+0x24>
 8005048:	4b07      	ldr	r3, [pc, #28]	; (8005068 <__assert_func+0x30>)
 800504a:	9100      	str	r1, [sp, #0]
 800504c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005050:	4906      	ldr	r1, [pc, #24]	; (800506c <__assert_func+0x34>)
 8005052:	462b      	mov	r3, r5
 8005054:	f000 f80e 	bl	8005074 <fiprintf>
 8005058:	f000 fdea 	bl	8005c30 <abort>
 800505c:	4b04      	ldr	r3, [pc, #16]	; (8005070 <__assert_func+0x38>)
 800505e:	461c      	mov	r4, r3
 8005060:	e7f3      	b.n	800504a <__assert_func+0x12>
 8005062:	bf00      	nop
 8005064:	2000002c 	.word	0x2000002c
 8005068:	08006490 	.word	0x08006490
 800506c:	0800649d 	.word	0x0800649d
 8005070:	080064cb 	.word	0x080064cb

08005074 <fiprintf>:
 8005074:	b40e      	push	{r1, r2, r3}
 8005076:	b503      	push	{r0, r1, lr}
 8005078:	4601      	mov	r1, r0
 800507a:	ab03      	add	r3, sp, #12
 800507c:	4805      	ldr	r0, [pc, #20]	; (8005094 <fiprintf+0x20>)
 800507e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005082:	6800      	ldr	r0, [r0, #0]
 8005084:	9301      	str	r3, [sp, #4]
 8005086:	f000 fa3f 	bl	8005508 <_vfiprintf_r>
 800508a:	b002      	add	sp, #8
 800508c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005090:	b003      	add	sp, #12
 8005092:	4770      	bx	lr
 8005094:	2000002c 	.word	0x2000002c

08005098 <malloc>:
 8005098:	4b02      	ldr	r3, [pc, #8]	; (80050a4 <malloc+0xc>)
 800509a:	4601      	mov	r1, r0
 800509c:	6818      	ldr	r0, [r3, #0]
 800509e:	f000 b853 	b.w	8005148 <_malloc_r>
 80050a2:	bf00      	nop
 80050a4:	2000002c 	.word	0x2000002c

080050a8 <_free_r>:
 80050a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80050aa:	2900      	cmp	r1, #0
 80050ac:	d048      	beq.n	8005140 <_free_r+0x98>
 80050ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050b2:	9001      	str	r0, [sp, #4]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f1a1 0404 	sub.w	r4, r1, #4
 80050ba:	bfb8      	it	lt
 80050bc:	18e4      	addlt	r4, r4, r3
 80050be:	f001 f805 	bl	80060cc <__malloc_lock>
 80050c2:	4a20      	ldr	r2, [pc, #128]	; (8005144 <_free_r+0x9c>)
 80050c4:	9801      	ldr	r0, [sp, #4]
 80050c6:	6813      	ldr	r3, [r2, #0]
 80050c8:	4615      	mov	r5, r2
 80050ca:	b933      	cbnz	r3, 80050da <_free_r+0x32>
 80050cc:	6063      	str	r3, [r4, #4]
 80050ce:	6014      	str	r4, [r2, #0]
 80050d0:	b003      	add	sp, #12
 80050d2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80050d6:	f000 bfff 	b.w	80060d8 <__malloc_unlock>
 80050da:	42a3      	cmp	r3, r4
 80050dc:	d90b      	bls.n	80050f6 <_free_r+0x4e>
 80050de:	6821      	ldr	r1, [r4, #0]
 80050e0:	1862      	adds	r2, r4, r1
 80050e2:	4293      	cmp	r3, r2
 80050e4:	bf04      	itt	eq
 80050e6:	681a      	ldreq	r2, [r3, #0]
 80050e8:	685b      	ldreq	r3, [r3, #4]
 80050ea:	6063      	str	r3, [r4, #4]
 80050ec:	bf04      	itt	eq
 80050ee:	1852      	addeq	r2, r2, r1
 80050f0:	6022      	streq	r2, [r4, #0]
 80050f2:	602c      	str	r4, [r5, #0]
 80050f4:	e7ec      	b.n	80050d0 <_free_r+0x28>
 80050f6:	461a      	mov	r2, r3
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	b10b      	cbz	r3, 8005100 <_free_r+0x58>
 80050fc:	42a3      	cmp	r3, r4
 80050fe:	d9fa      	bls.n	80050f6 <_free_r+0x4e>
 8005100:	6811      	ldr	r1, [r2, #0]
 8005102:	1855      	adds	r5, r2, r1
 8005104:	42a5      	cmp	r5, r4
 8005106:	d10b      	bne.n	8005120 <_free_r+0x78>
 8005108:	6824      	ldr	r4, [r4, #0]
 800510a:	4421      	add	r1, r4
 800510c:	1854      	adds	r4, r2, r1
 800510e:	42a3      	cmp	r3, r4
 8005110:	6011      	str	r1, [r2, #0]
 8005112:	d1dd      	bne.n	80050d0 <_free_r+0x28>
 8005114:	681c      	ldr	r4, [r3, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	6053      	str	r3, [r2, #4]
 800511a:	4421      	add	r1, r4
 800511c:	6011      	str	r1, [r2, #0]
 800511e:	e7d7      	b.n	80050d0 <_free_r+0x28>
 8005120:	d902      	bls.n	8005128 <_free_r+0x80>
 8005122:	230c      	movs	r3, #12
 8005124:	6003      	str	r3, [r0, #0]
 8005126:	e7d3      	b.n	80050d0 <_free_r+0x28>
 8005128:	6825      	ldr	r5, [r4, #0]
 800512a:	1961      	adds	r1, r4, r5
 800512c:	428b      	cmp	r3, r1
 800512e:	bf04      	itt	eq
 8005130:	6819      	ldreq	r1, [r3, #0]
 8005132:	685b      	ldreq	r3, [r3, #4]
 8005134:	6063      	str	r3, [r4, #4]
 8005136:	bf04      	itt	eq
 8005138:	1949      	addeq	r1, r1, r5
 800513a:	6021      	streq	r1, [r4, #0]
 800513c:	6054      	str	r4, [r2, #4]
 800513e:	e7c7      	b.n	80050d0 <_free_r+0x28>
 8005140:	b003      	add	sp, #12
 8005142:	bd30      	pop	{r4, r5, pc}
 8005144:	200000b4 	.word	0x200000b4

08005148 <_malloc_r>:
 8005148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800514a:	1ccd      	adds	r5, r1, #3
 800514c:	f025 0503 	bic.w	r5, r5, #3
 8005150:	3508      	adds	r5, #8
 8005152:	2d0c      	cmp	r5, #12
 8005154:	bf38      	it	cc
 8005156:	250c      	movcc	r5, #12
 8005158:	2d00      	cmp	r5, #0
 800515a:	4606      	mov	r6, r0
 800515c:	db01      	blt.n	8005162 <_malloc_r+0x1a>
 800515e:	42a9      	cmp	r1, r5
 8005160:	d903      	bls.n	800516a <_malloc_r+0x22>
 8005162:	230c      	movs	r3, #12
 8005164:	6033      	str	r3, [r6, #0]
 8005166:	2000      	movs	r0, #0
 8005168:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800516a:	f000 ffaf 	bl	80060cc <__malloc_lock>
 800516e:	4921      	ldr	r1, [pc, #132]	; (80051f4 <_malloc_r+0xac>)
 8005170:	680a      	ldr	r2, [r1, #0]
 8005172:	4614      	mov	r4, r2
 8005174:	b99c      	cbnz	r4, 800519e <_malloc_r+0x56>
 8005176:	4f20      	ldr	r7, [pc, #128]	; (80051f8 <_malloc_r+0xb0>)
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	b923      	cbnz	r3, 8005186 <_malloc_r+0x3e>
 800517c:	4621      	mov	r1, r4
 800517e:	4630      	mov	r0, r6
 8005180:	f000 fc86 	bl	8005a90 <_sbrk_r>
 8005184:	6038      	str	r0, [r7, #0]
 8005186:	4629      	mov	r1, r5
 8005188:	4630      	mov	r0, r6
 800518a:	f000 fc81 	bl	8005a90 <_sbrk_r>
 800518e:	1c43      	adds	r3, r0, #1
 8005190:	d123      	bne.n	80051da <_malloc_r+0x92>
 8005192:	230c      	movs	r3, #12
 8005194:	6033      	str	r3, [r6, #0]
 8005196:	4630      	mov	r0, r6
 8005198:	f000 ff9e 	bl	80060d8 <__malloc_unlock>
 800519c:	e7e3      	b.n	8005166 <_malloc_r+0x1e>
 800519e:	6823      	ldr	r3, [r4, #0]
 80051a0:	1b5b      	subs	r3, r3, r5
 80051a2:	d417      	bmi.n	80051d4 <_malloc_r+0x8c>
 80051a4:	2b0b      	cmp	r3, #11
 80051a6:	d903      	bls.n	80051b0 <_malloc_r+0x68>
 80051a8:	6023      	str	r3, [r4, #0]
 80051aa:	441c      	add	r4, r3
 80051ac:	6025      	str	r5, [r4, #0]
 80051ae:	e004      	b.n	80051ba <_malloc_r+0x72>
 80051b0:	6863      	ldr	r3, [r4, #4]
 80051b2:	42a2      	cmp	r2, r4
 80051b4:	bf0c      	ite	eq
 80051b6:	600b      	streq	r3, [r1, #0]
 80051b8:	6053      	strne	r3, [r2, #4]
 80051ba:	4630      	mov	r0, r6
 80051bc:	f000 ff8c 	bl	80060d8 <__malloc_unlock>
 80051c0:	f104 000b 	add.w	r0, r4, #11
 80051c4:	1d23      	adds	r3, r4, #4
 80051c6:	f020 0007 	bic.w	r0, r0, #7
 80051ca:	1ac2      	subs	r2, r0, r3
 80051cc:	d0cc      	beq.n	8005168 <_malloc_r+0x20>
 80051ce:	1a1b      	subs	r3, r3, r0
 80051d0:	50a3      	str	r3, [r4, r2]
 80051d2:	e7c9      	b.n	8005168 <_malloc_r+0x20>
 80051d4:	4622      	mov	r2, r4
 80051d6:	6864      	ldr	r4, [r4, #4]
 80051d8:	e7cc      	b.n	8005174 <_malloc_r+0x2c>
 80051da:	1cc4      	adds	r4, r0, #3
 80051dc:	f024 0403 	bic.w	r4, r4, #3
 80051e0:	42a0      	cmp	r0, r4
 80051e2:	d0e3      	beq.n	80051ac <_malloc_r+0x64>
 80051e4:	1a21      	subs	r1, r4, r0
 80051e6:	4630      	mov	r0, r6
 80051e8:	f000 fc52 	bl	8005a90 <_sbrk_r>
 80051ec:	3001      	adds	r0, #1
 80051ee:	d1dd      	bne.n	80051ac <_malloc_r+0x64>
 80051f0:	e7cf      	b.n	8005192 <_malloc_r+0x4a>
 80051f2:	bf00      	nop
 80051f4:	200000b4 	.word	0x200000b4
 80051f8:	200000b8 	.word	0x200000b8

080051fc <__ssputs_r>:
 80051fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005200:	688e      	ldr	r6, [r1, #8]
 8005202:	429e      	cmp	r6, r3
 8005204:	4682      	mov	sl, r0
 8005206:	460c      	mov	r4, r1
 8005208:	4690      	mov	r8, r2
 800520a:	461f      	mov	r7, r3
 800520c:	d838      	bhi.n	8005280 <__ssputs_r+0x84>
 800520e:	898a      	ldrh	r2, [r1, #12]
 8005210:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005214:	d032      	beq.n	800527c <__ssputs_r+0x80>
 8005216:	6825      	ldr	r5, [r4, #0]
 8005218:	6909      	ldr	r1, [r1, #16]
 800521a:	eba5 0901 	sub.w	r9, r5, r1
 800521e:	6965      	ldr	r5, [r4, #20]
 8005220:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005224:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005228:	3301      	adds	r3, #1
 800522a:	444b      	add	r3, r9
 800522c:	106d      	asrs	r5, r5, #1
 800522e:	429d      	cmp	r5, r3
 8005230:	bf38      	it	cc
 8005232:	461d      	movcc	r5, r3
 8005234:	0553      	lsls	r3, r2, #21
 8005236:	d531      	bpl.n	800529c <__ssputs_r+0xa0>
 8005238:	4629      	mov	r1, r5
 800523a:	f7ff ff85 	bl	8005148 <_malloc_r>
 800523e:	4606      	mov	r6, r0
 8005240:	b950      	cbnz	r0, 8005258 <__ssputs_r+0x5c>
 8005242:	230c      	movs	r3, #12
 8005244:	f8ca 3000 	str.w	r3, [sl]
 8005248:	89a3      	ldrh	r3, [r4, #12]
 800524a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800524e:	81a3      	strh	r3, [r4, #12]
 8005250:	f04f 30ff 	mov.w	r0, #4294967295
 8005254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005258:	6921      	ldr	r1, [r4, #16]
 800525a:	464a      	mov	r2, r9
 800525c:	f000 ff0e 	bl	800607c <memcpy>
 8005260:	89a3      	ldrh	r3, [r4, #12]
 8005262:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005266:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800526a:	81a3      	strh	r3, [r4, #12]
 800526c:	6126      	str	r6, [r4, #16]
 800526e:	6165      	str	r5, [r4, #20]
 8005270:	444e      	add	r6, r9
 8005272:	eba5 0509 	sub.w	r5, r5, r9
 8005276:	6026      	str	r6, [r4, #0]
 8005278:	60a5      	str	r5, [r4, #8]
 800527a:	463e      	mov	r6, r7
 800527c:	42be      	cmp	r6, r7
 800527e:	d900      	bls.n	8005282 <__ssputs_r+0x86>
 8005280:	463e      	mov	r6, r7
 8005282:	4632      	mov	r2, r6
 8005284:	6820      	ldr	r0, [r4, #0]
 8005286:	4641      	mov	r1, r8
 8005288:	f000 ff06 	bl	8006098 <memmove>
 800528c:	68a3      	ldr	r3, [r4, #8]
 800528e:	6822      	ldr	r2, [r4, #0]
 8005290:	1b9b      	subs	r3, r3, r6
 8005292:	4432      	add	r2, r6
 8005294:	60a3      	str	r3, [r4, #8]
 8005296:	6022      	str	r2, [r4, #0]
 8005298:	2000      	movs	r0, #0
 800529a:	e7db      	b.n	8005254 <__ssputs_r+0x58>
 800529c:	462a      	mov	r2, r5
 800529e:	f000 ff21 	bl	80060e4 <_realloc_r>
 80052a2:	4606      	mov	r6, r0
 80052a4:	2800      	cmp	r0, #0
 80052a6:	d1e1      	bne.n	800526c <__ssputs_r+0x70>
 80052a8:	6921      	ldr	r1, [r4, #16]
 80052aa:	4650      	mov	r0, sl
 80052ac:	f7ff fefc 	bl	80050a8 <_free_r>
 80052b0:	e7c7      	b.n	8005242 <__ssputs_r+0x46>
	...

080052b4 <_svfiprintf_r>:
 80052b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052b8:	4698      	mov	r8, r3
 80052ba:	898b      	ldrh	r3, [r1, #12]
 80052bc:	061b      	lsls	r3, r3, #24
 80052be:	b09d      	sub	sp, #116	; 0x74
 80052c0:	4607      	mov	r7, r0
 80052c2:	460d      	mov	r5, r1
 80052c4:	4614      	mov	r4, r2
 80052c6:	d50e      	bpl.n	80052e6 <_svfiprintf_r+0x32>
 80052c8:	690b      	ldr	r3, [r1, #16]
 80052ca:	b963      	cbnz	r3, 80052e6 <_svfiprintf_r+0x32>
 80052cc:	2140      	movs	r1, #64	; 0x40
 80052ce:	f7ff ff3b 	bl	8005148 <_malloc_r>
 80052d2:	6028      	str	r0, [r5, #0]
 80052d4:	6128      	str	r0, [r5, #16]
 80052d6:	b920      	cbnz	r0, 80052e2 <_svfiprintf_r+0x2e>
 80052d8:	230c      	movs	r3, #12
 80052da:	603b      	str	r3, [r7, #0]
 80052dc:	f04f 30ff 	mov.w	r0, #4294967295
 80052e0:	e0d1      	b.n	8005486 <_svfiprintf_r+0x1d2>
 80052e2:	2340      	movs	r3, #64	; 0x40
 80052e4:	616b      	str	r3, [r5, #20]
 80052e6:	2300      	movs	r3, #0
 80052e8:	9309      	str	r3, [sp, #36]	; 0x24
 80052ea:	2320      	movs	r3, #32
 80052ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80052f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80052f4:	2330      	movs	r3, #48	; 0x30
 80052f6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80054a0 <_svfiprintf_r+0x1ec>
 80052fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80052fe:	f04f 0901 	mov.w	r9, #1
 8005302:	4623      	mov	r3, r4
 8005304:	469a      	mov	sl, r3
 8005306:	f813 2b01 	ldrb.w	r2, [r3], #1
 800530a:	b10a      	cbz	r2, 8005310 <_svfiprintf_r+0x5c>
 800530c:	2a25      	cmp	r2, #37	; 0x25
 800530e:	d1f9      	bne.n	8005304 <_svfiprintf_r+0x50>
 8005310:	ebba 0b04 	subs.w	fp, sl, r4
 8005314:	d00b      	beq.n	800532e <_svfiprintf_r+0x7a>
 8005316:	465b      	mov	r3, fp
 8005318:	4622      	mov	r2, r4
 800531a:	4629      	mov	r1, r5
 800531c:	4638      	mov	r0, r7
 800531e:	f7ff ff6d 	bl	80051fc <__ssputs_r>
 8005322:	3001      	adds	r0, #1
 8005324:	f000 80aa 	beq.w	800547c <_svfiprintf_r+0x1c8>
 8005328:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800532a:	445a      	add	r2, fp
 800532c:	9209      	str	r2, [sp, #36]	; 0x24
 800532e:	f89a 3000 	ldrb.w	r3, [sl]
 8005332:	2b00      	cmp	r3, #0
 8005334:	f000 80a2 	beq.w	800547c <_svfiprintf_r+0x1c8>
 8005338:	2300      	movs	r3, #0
 800533a:	f04f 32ff 	mov.w	r2, #4294967295
 800533e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005342:	f10a 0a01 	add.w	sl, sl, #1
 8005346:	9304      	str	r3, [sp, #16]
 8005348:	9307      	str	r3, [sp, #28]
 800534a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800534e:	931a      	str	r3, [sp, #104]	; 0x68
 8005350:	4654      	mov	r4, sl
 8005352:	2205      	movs	r2, #5
 8005354:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005358:	4851      	ldr	r0, [pc, #324]	; (80054a0 <_svfiprintf_r+0x1ec>)
 800535a:	f7fa ff51 	bl	8000200 <memchr>
 800535e:	9a04      	ldr	r2, [sp, #16]
 8005360:	b9d8      	cbnz	r0, 800539a <_svfiprintf_r+0xe6>
 8005362:	06d0      	lsls	r0, r2, #27
 8005364:	bf44      	itt	mi
 8005366:	2320      	movmi	r3, #32
 8005368:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800536c:	0711      	lsls	r1, r2, #28
 800536e:	bf44      	itt	mi
 8005370:	232b      	movmi	r3, #43	; 0x2b
 8005372:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005376:	f89a 3000 	ldrb.w	r3, [sl]
 800537a:	2b2a      	cmp	r3, #42	; 0x2a
 800537c:	d015      	beq.n	80053aa <_svfiprintf_r+0xf6>
 800537e:	9a07      	ldr	r2, [sp, #28]
 8005380:	4654      	mov	r4, sl
 8005382:	2000      	movs	r0, #0
 8005384:	f04f 0c0a 	mov.w	ip, #10
 8005388:	4621      	mov	r1, r4
 800538a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800538e:	3b30      	subs	r3, #48	; 0x30
 8005390:	2b09      	cmp	r3, #9
 8005392:	d94e      	bls.n	8005432 <_svfiprintf_r+0x17e>
 8005394:	b1b0      	cbz	r0, 80053c4 <_svfiprintf_r+0x110>
 8005396:	9207      	str	r2, [sp, #28]
 8005398:	e014      	b.n	80053c4 <_svfiprintf_r+0x110>
 800539a:	eba0 0308 	sub.w	r3, r0, r8
 800539e:	fa09 f303 	lsl.w	r3, r9, r3
 80053a2:	4313      	orrs	r3, r2
 80053a4:	9304      	str	r3, [sp, #16]
 80053a6:	46a2      	mov	sl, r4
 80053a8:	e7d2      	b.n	8005350 <_svfiprintf_r+0x9c>
 80053aa:	9b03      	ldr	r3, [sp, #12]
 80053ac:	1d19      	adds	r1, r3, #4
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	9103      	str	r1, [sp, #12]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	bfbb      	ittet	lt
 80053b6:	425b      	neglt	r3, r3
 80053b8:	f042 0202 	orrlt.w	r2, r2, #2
 80053bc:	9307      	strge	r3, [sp, #28]
 80053be:	9307      	strlt	r3, [sp, #28]
 80053c0:	bfb8      	it	lt
 80053c2:	9204      	strlt	r2, [sp, #16]
 80053c4:	7823      	ldrb	r3, [r4, #0]
 80053c6:	2b2e      	cmp	r3, #46	; 0x2e
 80053c8:	d10c      	bne.n	80053e4 <_svfiprintf_r+0x130>
 80053ca:	7863      	ldrb	r3, [r4, #1]
 80053cc:	2b2a      	cmp	r3, #42	; 0x2a
 80053ce:	d135      	bne.n	800543c <_svfiprintf_r+0x188>
 80053d0:	9b03      	ldr	r3, [sp, #12]
 80053d2:	1d1a      	adds	r2, r3, #4
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	9203      	str	r2, [sp, #12]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	bfb8      	it	lt
 80053dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80053e0:	3402      	adds	r4, #2
 80053e2:	9305      	str	r3, [sp, #20]
 80053e4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80054b0 <_svfiprintf_r+0x1fc>
 80053e8:	7821      	ldrb	r1, [r4, #0]
 80053ea:	2203      	movs	r2, #3
 80053ec:	4650      	mov	r0, sl
 80053ee:	f7fa ff07 	bl	8000200 <memchr>
 80053f2:	b140      	cbz	r0, 8005406 <_svfiprintf_r+0x152>
 80053f4:	2340      	movs	r3, #64	; 0x40
 80053f6:	eba0 000a 	sub.w	r0, r0, sl
 80053fa:	fa03 f000 	lsl.w	r0, r3, r0
 80053fe:	9b04      	ldr	r3, [sp, #16]
 8005400:	4303      	orrs	r3, r0
 8005402:	3401      	adds	r4, #1
 8005404:	9304      	str	r3, [sp, #16]
 8005406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800540a:	4826      	ldr	r0, [pc, #152]	; (80054a4 <_svfiprintf_r+0x1f0>)
 800540c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005410:	2206      	movs	r2, #6
 8005412:	f7fa fef5 	bl	8000200 <memchr>
 8005416:	2800      	cmp	r0, #0
 8005418:	d038      	beq.n	800548c <_svfiprintf_r+0x1d8>
 800541a:	4b23      	ldr	r3, [pc, #140]	; (80054a8 <_svfiprintf_r+0x1f4>)
 800541c:	bb1b      	cbnz	r3, 8005466 <_svfiprintf_r+0x1b2>
 800541e:	9b03      	ldr	r3, [sp, #12]
 8005420:	3307      	adds	r3, #7
 8005422:	f023 0307 	bic.w	r3, r3, #7
 8005426:	3308      	adds	r3, #8
 8005428:	9303      	str	r3, [sp, #12]
 800542a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800542c:	4433      	add	r3, r6
 800542e:	9309      	str	r3, [sp, #36]	; 0x24
 8005430:	e767      	b.n	8005302 <_svfiprintf_r+0x4e>
 8005432:	fb0c 3202 	mla	r2, ip, r2, r3
 8005436:	460c      	mov	r4, r1
 8005438:	2001      	movs	r0, #1
 800543a:	e7a5      	b.n	8005388 <_svfiprintf_r+0xd4>
 800543c:	2300      	movs	r3, #0
 800543e:	3401      	adds	r4, #1
 8005440:	9305      	str	r3, [sp, #20]
 8005442:	4619      	mov	r1, r3
 8005444:	f04f 0c0a 	mov.w	ip, #10
 8005448:	4620      	mov	r0, r4
 800544a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800544e:	3a30      	subs	r2, #48	; 0x30
 8005450:	2a09      	cmp	r2, #9
 8005452:	d903      	bls.n	800545c <_svfiprintf_r+0x1a8>
 8005454:	2b00      	cmp	r3, #0
 8005456:	d0c5      	beq.n	80053e4 <_svfiprintf_r+0x130>
 8005458:	9105      	str	r1, [sp, #20]
 800545a:	e7c3      	b.n	80053e4 <_svfiprintf_r+0x130>
 800545c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005460:	4604      	mov	r4, r0
 8005462:	2301      	movs	r3, #1
 8005464:	e7f0      	b.n	8005448 <_svfiprintf_r+0x194>
 8005466:	ab03      	add	r3, sp, #12
 8005468:	9300      	str	r3, [sp, #0]
 800546a:	462a      	mov	r2, r5
 800546c:	4b0f      	ldr	r3, [pc, #60]	; (80054ac <_svfiprintf_r+0x1f8>)
 800546e:	a904      	add	r1, sp, #16
 8005470:	4638      	mov	r0, r7
 8005472:	f3af 8000 	nop.w
 8005476:	1c42      	adds	r2, r0, #1
 8005478:	4606      	mov	r6, r0
 800547a:	d1d6      	bne.n	800542a <_svfiprintf_r+0x176>
 800547c:	89ab      	ldrh	r3, [r5, #12]
 800547e:	065b      	lsls	r3, r3, #25
 8005480:	f53f af2c 	bmi.w	80052dc <_svfiprintf_r+0x28>
 8005484:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005486:	b01d      	add	sp, #116	; 0x74
 8005488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800548c:	ab03      	add	r3, sp, #12
 800548e:	9300      	str	r3, [sp, #0]
 8005490:	462a      	mov	r2, r5
 8005492:	4b06      	ldr	r3, [pc, #24]	; (80054ac <_svfiprintf_r+0x1f8>)
 8005494:	a904      	add	r1, sp, #16
 8005496:	4638      	mov	r0, r7
 8005498:	f000 f9d4 	bl	8005844 <_printf_i>
 800549c:	e7eb      	b.n	8005476 <_svfiprintf_r+0x1c2>
 800549e:	bf00      	nop
 80054a0:	080064cc 	.word	0x080064cc
 80054a4:	080064d6 	.word	0x080064d6
 80054a8:	00000000 	.word	0x00000000
 80054ac:	080051fd 	.word	0x080051fd
 80054b0:	080064d2 	.word	0x080064d2

080054b4 <__sfputc_r>:
 80054b4:	6893      	ldr	r3, [r2, #8]
 80054b6:	3b01      	subs	r3, #1
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	b410      	push	{r4}
 80054bc:	6093      	str	r3, [r2, #8]
 80054be:	da08      	bge.n	80054d2 <__sfputc_r+0x1e>
 80054c0:	6994      	ldr	r4, [r2, #24]
 80054c2:	42a3      	cmp	r3, r4
 80054c4:	db01      	blt.n	80054ca <__sfputc_r+0x16>
 80054c6:	290a      	cmp	r1, #10
 80054c8:	d103      	bne.n	80054d2 <__sfputc_r+0x1e>
 80054ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054ce:	f000 baef 	b.w	8005ab0 <__swbuf_r>
 80054d2:	6813      	ldr	r3, [r2, #0]
 80054d4:	1c58      	adds	r0, r3, #1
 80054d6:	6010      	str	r0, [r2, #0]
 80054d8:	7019      	strb	r1, [r3, #0]
 80054da:	4608      	mov	r0, r1
 80054dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <__sfputs_r>:
 80054e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054e4:	4606      	mov	r6, r0
 80054e6:	460f      	mov	r7, r1
 80054e8:	4614      	mov	r4, r2
 80054ea:	18d5      	adds	r5, r2, r3
 80054ec:	42ac      	cmp	r4, r5
 80054ee:	d101      	bne.n	80054f4 <__sfputs_r+0x12>
 80054f0:	2000      	movs	r0, #0
 80054f2:	e007      	b.n	8005504 <__sfputs_r+0x22>
 80054f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054f8:	463a      	mov	r2, r7
 80054fa:	4630      	mov	r0, r6
 80054fc:	f7ff ffda 	bl	80054b4 <__sfputc_r>
 8005500:	1c43      	adds	r3, r0, #1
 8005502:	d1f3      	bne.n	80054ec <__sfputs_r+0xa>
 8005504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005508 <_vfiprintf_r>:
 8005508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800550c:	460d      	mov	r5, r1
 800550e:	b09d      	sub	sp, #116	; 0x74
 8005510:	4614      	mov	r4, r2
 8005512:	4698      	mov	r8, r3
 8005514:	4606      	mov	r6, r0
 8005516:	b118      	cbz	r0, 8005520 <_vfiprintf_r+0x18>
 8005518:	6983      	ldr	r3, [r0, #24]
 800551a:	b90b      	cbnz	r3, 8005520 <_vfiprintf_r+0x18>
 800551c:	f000 fcaa 	bl	8005e74 <__sinit>
 8005520:	4b89      	ldr	r3, [pc, #548]	; (8005748 <_vfiprintf_r+0x240>)
 8005522:	429d      	cmp	r5, r3
 8005524:	d11b      	bne.n	800555e <_vfiprintf_r+0x56>
 8005526:	6875      	ldr	r5, [r6, #4]
 8005528:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800552a:	07d9      	lsls	r1, r3, #31
 800552c:	d405      	bmi.n	800553a <_vfiprintf_r+0x32>
 800552e:	89ab      	ldrh	r3, [r5, #12]
 8005530:	059a      	lsls	r2, r3, #22
 8005532:	d402      	bmi.n	800553a <_vfiprintf_r+0x32>
 8005534:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005536:	f000 fd3b 	bl	8005fb0 <__retarget_lock_acquire_recursive>
 800553a:	89ab      	ldrh	r3, [r5, #12]
 800553c:	071b      	lsls	r3, r3, #28
 800553e:	d501      	bpl.n	8005544 <_vfiprintf_r+0x3c>
 8005540:	692b      	ldr	r3, [r5, #16]
 8005542:	b9eb      	cbnz	r3, 8005580 <_vfiprintf_r+0x78>
 8005544:	4629      	mov	r1, r5
 8005546:	4630      	mov	r0, r6
 8005548:	f000 fb04 	bl	8005b54 <__swsetup_r>
 800554c:	b1c0      	cbz	r0, 8005580 <_vfiprintf_r+0x78>
 800554e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005550:	07dc      	lsls	r4, r3, #31
 8005552:	d50e      	bpl.n	8005572 <_vfiprintf_r+0x6a>
 8005554:	f04f 30ff 	mov.w	r0, #4294967295
 8005558:	b01d      	add	sp, #116	; 0x74
 800555a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800555e:	4b7b      	ldr	r3, [pc, #492]	; (800574c <_vfiprintf_r+0x244>)
 8005560:	429d      	cmp	r5, r3
 8005562:	d101      	bne.n	8005568 <_vfiprintf_r+0x60>
 8005564:	68b5      	ldr	r5, [r6, #8]
 8005566:	e7df      	b.n	8005528 <_vfiprintf_r+0x20>
 8005568:	4b79      	ldr	r3, [pc, #484]	; (8005750 <_vfiprintf_r+0x248>)
 800556a:	429d      	cmp	r5, r3
 800556c:	bf08      	it	eq
 800556e:	68f5      	ldreq	r5, [r6, #12]
 8005570:	e7da      	b.n	8005528 <_vfiprintf_r+0x20>
 8005572:	89ab      	ldrh	r3, [r5, #12]
 8005574:	0598      	lsls	r0, r3, #22
 8005576:	d4ed      	bmi.n	8005554 <_vfiprintf_r+0x4c>
 8005578:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800557a:	f000 fd1a 	bl	8005fb2 <__retarget_lock_release_recursive>
 800557e:	e7e9      	b.n	8005554 <_vfiprintf_r+0x4c>
 8005580:	2300      	movs	r3, #0
 8005582:	9309      	str	r3, [sp, #36]	; 0x24
 8005584:	2320      	movs	r3, #32
 8005586:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800558a:	f8cd 800c 	str.w	r8, [sp, #12]
 800558e:	2330      	movs	r3, #48	; 0x30
 8005590:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005754 <_vfiprintf_r+0x24c>
 8005594:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005598:	f04f 0901 	mov.w	r9, #1
 800559c:	4623      	mov	r3, r4
 800559e:	469a      	mov	sl, r3
 80055a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055a4:	b10a      	cbz	r2, 80055aa <_vfiprintf_r+0xa2>
 80055a6:	2a25      	cmp	r2, #37	; 0x25
 80055a8:	d1f9      	bne.n	800559e <_vfiprintf_r+0x96>
 80055aa:	ebba 0b04 	subs.w	fp, sl, r4
 80055ae:	d00b      	beq.n	80055c8 <_vfiprintf_r+0xc0>
 80055b0:	465b      	mov	r3, fp
 80055b2:	4622      	mov	r2, r4
 80055b4:	4629      	mov	r1, r5
 80055b6:	4630      	mov	r0, r6
 80055b8:	f7ff ff93 	bl	80054e2 <__sfputs_r>
 80055bc:	3001      	adds	r0, #1
 80055be:	f000 80aa 	beq.w	8005716 <_vfiprintf_r+0x20e>
 80055c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055c4:	445a      	add	r2, fp
 80055c6:	9209      	str	r2, [sp, #36]	; 0x24
 80055c8:	f89a 3000 	ldrb.w	r3, [sl]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f000 80a2 	beq.w	8005716 <_vfiprintf_r+0x20e>
 80055d2:	2300      	movs	r3, #0
 80055d4:	f04f 32ff 	mov.w	r2, #4294967295
 80055d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80055dc:	f10a 0a01 	add.w	sl, sl, #1
 80055e0:	9304      	str	r3, [sp, #16]
 80055e2:	9307      	str	r3, [sp, #28]
 80055e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80055e8:	931a      	str	r3, [sp, #104]	; 0x68
 80055ea:	4654      	mov	r4, sl
 80055ec:	2205      	movs	r2, #5
 80055ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055f2:	4858      	ldr	r0, [pc, #352]	; (8005754 <_vfiprintf_r+0x24c>)
 80055f4:	f7fa fe04 	bl	8000200 <memchr>
 80055f8:	9a04      	ldr	r2, [sp, #16]
 80055fa:	b9d8      	cbnz	r0, 8005634 <_vfiprintf_r+0x12c>
 80055fc:	06d1      	lsls	r1, r2, #27
 80055fe:	bf44      	itt	mi
 8005600:	2320      	movmi	r3, #32
 8005602:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005606:	0713      	lsls	r3, r2, #28
 8005608:	bf44      	itt	mi
 800560a:	232b      	movmi	r3, #43	; 0x2b
 800560c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005610:	f89a 3000 	ldrb.w	r3, [sl]
 8005614:	2b2a      	cmp	r3, #42	; 0x2a
 8005616:	d015      	beq.n	8005644 <_vfiprintf_r+0x13c>
 8005618:	9a07      	ldr	r2, [sp, #28]
 800561a:	4654      	mov	r4, sl
 800561c:	2000      	movs	r0, #0
 800561e:	f04f 0c0a 	mov.w	ip, #10
 8005622:	4621      	mov	r1, r4
 8005624:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005628:	3b30      	subs	r3, #48	; 0x30
 800562a:	2b09      	cmp	r3, #9
 800562c:	d94e      	bls.n	80056cc <_vfiprintf_r+0x1c4>
 800562e:	b1b0      	cbz	r0, 800565e <_vfiprintf_r+0x156>
 8005630:	9207      	str	r2, [sp, #28]
 8005632:	e014      	b.n	800565e <_vfiprintf_r+0x156>
 8005634:	eba0 0308 	sub.w	r3, r0, r8
 8005638:	fa09 f303 	lsl.w	r3, r9, r3
 800563c:	4313      	orrs	r3, r2
 800563e:	9304      	str	r3, [sp, #16]
 8005640:	46a2      	mov	sl, r4
 8005642:	e7d2      	b.n	80055ea <_vfiprintf_r+0xe2>
 8005644:	9b03      	ldr	r3, [sp, #12]
 8005646:	1d19      	adds	r1, r3, #4
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	9103      	str	r1, [sp, #12]
 800564c:	2b00      	cmp	r3, #0
 800564e:	bfbb      	ittet	lt
 8005650:	425b      	neglt	r3, r3
 8005652:	f042 0202 	orrlt.w	r2, r2, #2
 8005656:	9307      	strge	r3, [sp, #28]
 8005658:	9307      	strlt	r3, [sp, #28]
 800565a:	bfb8      	it	lt
 800565c:	9204      	strlt	r2, [sp, #16]
 800565e:	7823      	ldrb	r3, [r4, #0]
 8005660:	2b2e      	cmp	r3, #46	; 0x2e
 8005662:	d10c      	bne.n	800567e <_vfiprintf_r+0x176>
 8005664:	7863      	ldrb	r3, [r4, #1]
 8005666:	2b2a      	cmp	r3, #42	; 0x2a
 8005668:	d135      	bne.n	80056d6 <_vfiprintf_r+0x1ce>
 800566a:	9b03      	ldr	r3, [sp, #12]
 800566c:	1d1a      	adds	r2, r3, #4
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	9203      	str	r2, [sp, #12]
 8005672:	2b00      	cmp	r3, #0
 8005674:	bfb8      	it	lt
 8005676:	f04f 33ff 	movlt.w	r3, #4294967295
 800567a:	3402      	adds	r4, #2
 800567c:	9305      	str	r3, [sp, #20]
 800567e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005764 <_vfiprintf_r+0x25c>
 8005682:	7821      	ldrb	r1, [r4, #0]
 8005684:	2203      	movs	r2, #3
 8005686:	4650      	mov	r0, sl
 8005688:	f7fa fdba 	bl	8000200 <memchr>
 800568c:	b140      	cbz	r0, 80056a0 <_vfiprintf_r+0x198>
 800568e:	2340      	movs	r3, #64	; 0x40
 8005690:	eba0 000a 	sub.w	r0, r0, sl
 8005694:	fa03 f000 	lsl.w	r0, r3, r0
 8005698:	9b04      	ldr	r3, [sp, #16]
 800569a:	4303      	orrs	r3, r0
 800569c:	3401      	adds	r4, #1
 800569e:	9304      	str	r3, [sp, #16]
 80056a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056a4:	482c      	ldr	r0, [pc, #176]	; (8005758 <_vfiprintf_r+0x250>)
 80056a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80056aa:	2206      	movs	r2, #6
 80056ac:	f7fa fda8 	bl	8000200 <memchr>
 80056b0:	2800      	cmp	r0, #0
 80056b2:	d03f      	beq.n	8005734 <_vfiprintf_r+0x22c>
 80056b4:	4b29      	ldr	r3, [pc, #164]	; (800575c <_vfiprintf_r+0x254>)
 80056b6:	bb1b      	cbnz	r3, 8005700 <_vfiprintf_r+0x1f8>
 80056b8:	9b03      	ldr	r3, [sp, #12]
 80056ba:	3307      	adds	r3, #7
 80056bc:	f023 0307 	bic.w	r3, r3, #7
 80056c0:	3308      	adds	r3, #8
 80056c2:	9303      	str	r3, [sp, #12]
 80056c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056c6:	443b      	add	r3, r7
 80056c8:	9309      	str	r3, [sp, #36]	; 0x24
 80056ca:	e767      	b.n	800559c <_vfiprintf_r+0x94>
 80056cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80056d0:	460c      	mov	r4, r1
 80056d2:	2001      	movs	r0, #1
 80056d4:	e7a5      	b.n	8005622 <_vfiprintf_r+0x11a>
 80056d6:	2300      	movs	r3, #0
 80056d8:	3401      	adds	r4, #1
 80056da:	9305      	str	r3, [sp, #20]
 80056dc:	4619      	mov	r1, r3
 80056de:	f04f 0c0a 	mov.w	ip, #10
 80056e2:	4620      	mov	r0, r4
 80056e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056e8:	3a30      	subs	r2, #48	; 0x30
 80056ea:	2a09      	cmp	r2, #9
 80056ec:	d903      	bls.n	80056f6 <_vfiprintf_r+0x1ee>
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d0c5      	beq.n	800567e <_vfiprintf_r+0x176>
 80056f2:	9105      	str	r1, [sp, #20]
 80056f4:	e7c3      	b.n	800567e <_vfiprintf_r+0x176>
 80056f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80056fa:	4604      	mov	r4, r0
 80056fc:	2301      	movs	r3, #1
 80056fe:	e7f0      	b.n	80056e2 <_vfiprintf_r+0x1da>
 8005700:	ab03      	add	r3, sp, #12
 8005702:	9300      	str	r3, [sp, #0]
 8005704:	462a      	mov	r2, r5
 8005706:	4b16      	ldr	r3, [pc, #88]	; (8005760 <_vfiprintf_r+0x258>)
 8005708:	a904      	add	r1, sp, #16
 800570a:	4630      	mov	r0, r6
 800570c:	f3af 8000 	nop.w
 8005710:	4607      	mov	r7, r0
 8005712:	1c78      	adds	r0, r7, #1
 8005714:	d1d6      	bne.n	80056c4 <_vfiprintf_r+0x1bc>
 8005716:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005718:	07d9      	lsls	r1, r3, #31
 800571a:	d405      	bmi.n	8005728 <_vfiprintf_r+0x220>
 800571c:	89ab      	ldrh	r3, [r5, #12]
 800571e:	059a      	lsls	r2, r3, #22
 8005720:	d402      	bmi.n	8005728 <_vfiprintf_r+0x220>
 8005722:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005724:	f000 fc45 	bl	8005fb2 <__retarget_lock_release_recursive>
 8005728:	89ab      	ldrh	r3, [r5, #12]
 800572a:	065b      	lsls	r3, r3, #25
 800572c:	f53f af12 	bmi.w	8005554 <_vfiprintf_r+0x4c>
 8005730:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005732:	e711      	b.n	8005558 <_vfiprintf_r+0x50>
 8005734:	ab03      	add	r3, sp, #12
 8005736:	9300      	str	r3, [sp, #0]
 8005738:	462a      	mov	r2, r5
 800573a:	4b09      	ldr	r3, [pc, #36]	; (8005760 <_vfiprintf_r+0x258>)
 800573c:	a904      	add	r1, sp, #16
 800573e:	4630      	mov	r0, r6
 8005740:	f000 f880 	bl	8005844 <_printf_i>
 8005744:	e7e4      	b.n	8005710 <_vfiprintf_r+0x208>
 8005746:	bf00      	nop
 8005748:	08006520 	.word	0x08006520
 800574c:	08006540 	.word	0x08006540
 8005750:	08006500 	.word	0x08006500
 8005754:	080064cc 	.word	0x080064cc
 8005758:	080064d6 	.word	0x080064d6
 800575c:	00000000 	.word	0x00000000
 8005760:	080054e3 	.word	0x080054e3
 8005764:	080064d2 	.word	0x080064d2

08005768 <_printf_common>:
 8005768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800576c:	4616      	mov	r6, r2
 800576e:	4699      	mov	r9, r3
 8005770:	688a      	ldr	r2, [r1, #8]
 8005772:	690b      	ldr	r3, [r1, #16]
 8005774:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005778:	4293      	cmp	r3, r2
 800577a:	bfb8      	it	lt
 800577c:	4613      	movlt	r3, r2
 800577e:	6033      	str	r3, [r6, #0]
 8005780:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005784:	4607      	mov	r7, r0
 8005786:	460c      	mov	r4, r1
 8005788:	b10a      	cbz	r2, 800578e <_printf_common+0x26>
 800578a:	3301      	adds	r3, #1
 800578c:	6033      	str	r3, [r6, #0]
 800578e:	6823      	ldr	r3, [r4, #0]
 8005790:	0699      	lsls	r1, r3, #26
 8005792:	bf42      	ittt	mi
 8005794:	6833      	ldrmi	r3, [r6, #0]
 8005796:	3302      	addmi	r3, #2
 8005798:	6033      	strmi	r3, [r6, #0]
 800579a:	6825      	ldr	r5, [r4, #0]
 800579c:	f015 0506 	ands.w	r5, r5, #6
 80057a0:	d106      	bne.n	80057b0 <_printf_common+0x48>
 80057a2:	f104 0a19 	add.w	sl, r4, #25
 80057a6:	68e3      	ldr	r3, [r4, #12]
 80057a8:	6832      	ldr	r2, [r6, #0]
 80057aa:	1a9b      	subs	r3, r3, r2
 80057ac:	42ab      	cmp	r3, r5
 80057ae:	dc26      	bgt.n	80057fe <_printf_common+0x96>
 80057b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057b4:	1e13      	subs	r3, r2, #0
 80057b6:	6822      	ldr	r2, [r4, #0]
 80057b8:	bf18      	it	ne
 80057ba:	2301      	movne	r3, #1
 80057bc:	0692      	lsls	r2, r2, #26
 80057be:	d42b      	bmi.n	8005818 <_printf_common+0xb0>
 80057c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057c4:	4649      	mov	r1, r9
 80057c6:	4638      	mov	r0, r7
 80057c8:	47c0      	blx	r8
 80057ca:	3001      	adds	r0, #1
 80057cc:	d01e      	beq.n	800580c <_printf_common+0xa4>
 80057ce:	6823      	ldr	r3, [r4, #0]
 80057d0:	68e5      	ldr	r5, [r4, #12]
 80057d2:	6832      	ldr	r2, [r6, #0]
 80057d4:	f003 0306 	and.w	r3, r3, #6
 80057d8:	2b04      	cmp	r3, #4
 80057da:	bf08      	it	eq
 80057dc:	1aad      	subeq	r5, r5, r2
 80057de:	68a3      	ldr	r3, [r4, #8]
 80057e0:	6922      	ldr	r2, [r4, #16]
 80057e2:	bf0c      	ite	eq
 80057e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057e8:	2500      	movne	r5, #0
 80057ea:	4293      	cmp	r3, r2
 80057ec:	bfc4      	itt	gt
 80057ee:	1a9b      	subgt	r3, r3, r2
 80057f0:	18ed      	addgt	r5, r5, r3
 80057f2:	2600      	movs	r6, #0
 80057f4:	341a      	adds	r4, #26
 80057f6:	42b5      	cmp	r5, r6
 80057f8:	d11a      	bne.n	8005830 <_printf_common+0xc8>
 80057fa:	2000      	movs	r0, #0
 80057fc:	e008      	b.n	8005810 <_printf_common+0xa8>
 80057fe:	2301      	movs	r3, #1
 8005800:	4652      	mov	r2, sl
 8005802:	4649      	mov	r1, r9
 8005804:	4638      	mov	r0, r7
 8005806:	47c0      	blx	r8
 8005808:	3001      	adds	r0, #1
 800580a:	d103      	bne.n	8005814 <_printf_common+0xac>
 800580c:	f04f 30ff 	mov.w	r0, #4294967295
 8005810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005814:	3501      	adds	r5, #1
 8005816:	e7c6      	b.n	80057a6 <_printf_common+0x3e>
 8005818:	18e1      	adds	r1, r4, r3
 800581a:	1c5a      	adds	r2, r3, #1
 800581c:	2030      	movs	r0, #48	; 0x30
 800581e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005822:	4422      	add	r2, r4
 8005824:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005828:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800582c:	3302      	adds	r3, #2
 800582e:	e7c7      	b.n	80057c0 <_printf_common+0x58>
 8005830:	2301      	movs	r3, #1
 8005832:	4622      	mov	r2, r4
 8005834:	4649      	mov	r1, r9
 8005836:	4638      	mov	r0, r7
 8005838:	47c0      	blx	r8
 800583a:	3001      	adds	r0, #1
 800583c:	d0e6      	beq.n	800580c <_printf_common+0xa4>
 800583e:	3601      	adds	r6, #1
 8005840:	e7d9      	b.n	80057f6 <_printf_common+0x8e>
	...

08005844 <_printf_i>:
 8005844:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005848:	460c      	mov	r4, r1
 800584a:	4691      	mov	r9, r2
 800584c:	7e27      	ldrb	r7, [r4, #24]
 800584e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005850:	2f78      	cmp	r7, #120	; 0x78
 8005852:	4680      	mov	r8, r0
 8005854:	469a      	mov	sl, r3
 8005856:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800585a:	d807      	bhi.n	800586c <_printf_i+0x28>
 800585c:	2f62      	cmp	r7, #98	; 0x62
 800585e:	d80a      	bhi.n	8005876 <_printf_i+0x32>
 8005860:	2f00      	cmp	r7, #0
 8005862:	f000 80d8 	beq.w	8005a16 <_printf_i+0x1d2>
 8005866:	2f58      	cmp	r7, #88	; 0x58
 8005868:	f000 80a3 	beq.w	80059b2 <_printf_i+0x16e>
 800586c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005870:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005874:	e03a      	b.n	80058ec <_printf_i+0xa8>
 8005876:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800587a:	2b15      	cmp	r3, #21
 800587c:	d8f6      	bhi.n	800586c <_printf_i+0x28>
 800587e:	a001      	add	r0, pc, #4	; (adr r0, 8005884 <_printf_i+0x40>)
 8005880:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005884:	080058dd 	.word	0x080058dd
 8005888:	080058f1 	.word	0x080058f1
 800588c:	0800586d 	.word	0x0800586d
 8005890:	0800586d 	.word	0x0800586d
 8005894:	0800586d 	.word	0x0800586d
 8005898:	0800586d 	.word	0x0800586d
 800589c:	080058f1 	.word	0x080058f1
 80058a0:	0800586d 	.word	0x0800586d
 80058a4:	0800586d 	.word	0x0800586d
 80058a8:	0800586d 	.word	0x0800586d
 80058ac:	0800586d 	.word	0x0800586d
 80058b0:	080059fd 	.word	0x080059fd
 80058b4:	08005921 	.word	0x08005921
 80058b8:	080059df 	.word	0x080059df
 80058bc:	0800586d 	.word	0x0800586d
 80058c0:	0800586d 	.word	0x0800586d
 80058c4:	08005a1f 	.word	0x08005a1f
 80058c8:	0800586d 	.word	0x0800586d
 80058cc:	08005921 	.word	0x08005921
 80058d0:	0800586d 	.word	0x0800586d
 80058d4:	0800586d 	.word	0x0800586d
 80058d8:	080059e7 	.word	0x080059e7
 80058dc:	680b      	ldr	r3, [r1, #0]
 80058de:	1d1a      	adds	r2, r3, #4
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	600a      	str	r2, [r1, #0]
 80058e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80058e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058ec:	2301      	movs	r3, #1
 80058ee:	e0a3      	b.n	8005a38 <_printf_i+0x1f4>
 80058f0:	6825      	ldr	r5, [r4, #0]
 80058f2:	6808      	ldr	r0, [r1, #0]
 80058f4:	062e      	lsls	r6, r5, #24
 80058f6:	f100 0304 	add.w	r3, r0, #4
 80058fa:	d50a      	bpl.n	8005912 <_printf_i+0xce>
 80058fc:	6805      	ldr	r5, [r0, #0]
 80058fe:	600b      	str	r3, [r1, #0]
 8005900:	2d00      	cmp	r5, #0
 8005902:	da03      	bge.n	800590c <_printf_i+0xc8>
 8005904:	232d      	movs	r3, #45	; 0x2d
 8005906:	426d      	negs	r5, r5
 8005908:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800590c:	485e      	ldr	r0, [pc, #376]	; (8005a88 <_printf_i+0x244>)
 800590e:	230a      	movs	r3, #10
 8005910:	e019      	b.n	8005946 <_printf_i+0x102>
 8005912:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005916:	6805      	ldr	r5, [r0, #0]
 8005918:	600b      	str	r3, [r1, #0]
 800591a:	bf18      	it	ne
 800591c:	b22d      	sxthne	r5, r5
 800591e:	e7ef      	b.n	8005900 <_printf_i+0xbc>
 8005920:	680b      	ldr	r3, [r1, #0]
 8005922:	6825      	ldr	r5, [r4, #0]
 8005924:	1d18      	adds	r0, r3, #4
 8005926:	6008      	str	r0, [r1, #0]
 8005928:	0628      	lsls	r0, r5, #24
 800592a:	d501      	bpl.n	8005930 <_printf_i+0xec>
 800592c:	681d      	ldr	r5, [r3, #0]
 800592e:	e002      	b.n	8005936 <_printf_i+0xf2>
 8005930:	0669      	lsls	r1, r5, #25
 8005932:	d5fb      	bpl.n	800592c <_printf_i+0xe8>
 8005934:	881d      	ldrh	r5, [r3, #0]
 8005936:	4854      	ldr	r0, [pc, #336]	; (8005a88 <_printf_i+0x244>)
 8005938:	2f6f      	cmp	r7, #111	; 0x6f
 800593a:	bf0c      	ite	eq
 800593c:	2308      	moveq	r3, #8
 800593e:	230a      	movne	r3, #10
 8005940:	2100      	movs	r1, #0
 8005942:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005946:	6866      	ldr	r6, [r4, #4]
 8005948:	60a6      	str	r6, [r4, #8]
 800594a:	2e00      	cmp	r6, #0
 800594c:	bfa2      	ittt	ge
 800594e:	6821      	ldrge	r1, [r4, #0]
 8005950:	f021 0104 	bicge.w	r1, r1, #4
 8005954:	6021      	strge	r1, [r4, #0]
 8005956:	b90d      	cbnz	r5, 800595c <_printf_i+0x118>
 8005958:	2e00      	cmp	r6, #0
 800595a:	d04d      	beq.n	80059f8 <_printf_i+0x1b4>
 800595c:	4616      	mov	r6, r2
 800595e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005962:	fb03 5711 	mls	r7, r3, r1, r5
 8005966:	5dc7      	ldrb	r7, [r0, r7]
 8005968:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800596c:	462f      	mov	r7, r5
 800596e:	42bb      	cmp	r3, r7
 8005970:	460d      	mov	r5, r1
 8005972:	d9f4      	bls.n	800595e <_printf_i+0x11a>
 8005974:	2b08      	cmp	r3, #8
 8005976:	d10b      	bne.n	8005990 <_printf_i+0x14c>
 8005978:	6823      	ldr	r3, [r4, #0]
 800597a:	07df      	lsls	r7, r3, #31
 800597c:	d508      	bpl.n	8005990 <_printf_i+0x14c>
 800597e:	6923      	ldr	r3, [r4, #16]
 8005980:	6861      	ldr	r1, [r4, #4]
 8005982:	4299      	cmp	r1, r3
 8005984:	bfde      	ittt	le
 8005986:	2330      	movle	r3, #48	; 0x30
 8005988:	f806 3c01 	strble.w	r3, [r6, #-1]
 800598c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005990:	1b92      	subs	r2, r2, r6
 8005992:	6122      	str	r2, [r4, #16]
 8005994:	f8cd a000 	str.w	sl, [sp]
 8005998:	464b      	mov	r3, r9
 800599a:	aa03      	add	r2, sp, #12
 800599c:	4621      	mov	r1, r4
 800599e:	4640      	mov	r0, r8
 80059a0:	f7ff fee2 	bl	8005768 <_printf_common>
 80059a4:	3001      	adds	r0, #1
 80059a6:	d14c      	bne.n	8005a42 <_printf_i+0x1fe>
 80059a8:	f04f 30ff 	mov.w	r0, #4294967295
 80059ac:	b004      	add	sp, #16
 80059ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059b2:	4835      	ldr	r0, [pc, #212]	; (8005a88 <_printf_i+0x244>)
 80059b4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80059b8:	6823      	ldr	r3, [r4, #0]
 80059ba:	680e      	ldr	r6, [r1, #0]
 80059bc:	061f      	lsls	r7, r3, #24
 80059be:	f856 5b04 	ldr.w	r5, [r6], #4
 80059c2:	600e      	str	r6, [r1, #0]
 80059c4:	d514      	bpl.n	80059f0 <_printf_i+0x1ac>
 80059c6:	07d9      	lsls	r1, r3, #31
 80059c8:	bf44      	itt	mi
 80059ca:	f043 0320 	orrmi.w	r3, r3, #32
 80059ce:	6023      	strmi	r3, [r4, #0]
 80059d0:	b91d      	cbnz	r5, 80059da <_printf_i+0x196>
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	f023 0320 	bic.w	r3, r3, #32
 80059d8:	6023      	str	r3, [r4, #0]
 80059da:	2310      	movs	r3, #16
 80059dc:	e7b0      	b.n	8005940 <_printf_i+0xfc>
 80059de:	6823      	ldr	r3, [r4, #0]
 80059e0:	f043 0320 	orr.w	r3, r3, #32
 80059e4:	6023      	str	r3, [r4, #0]
 80059e6:	2378      	movs	r3, #120	; 0x78
 80059e8:	4828      	ldr	r0, [pc, #160]	; (8005a8c <_printf_i+0x248>)
 80059ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80059ee:	e7e3      	b.n	80059b8 <_printf_i+0x174>
 80059f0:	065e      	lsls	r6, r3, #25
 80059f2:	bf48      	it	mi
 80059f4:	b2ad      	uxthmi	r5, r5
 80059f6:	e7e6      	b.n	80059c6 <_printf_i+0x182>
 80059f8:	4616      	mov	r6, r2
 80059fa:	e7bb      	b.n	8005974 <_printf_i+0x130>
 80059fc:	680b      	ldr	r3, [r1, #0]
 80059fe:	6826      	ldr	r6, [r4, #0]
 8005a00:	6960      	ldr	r0, [r4, #20]
 8005a02:	1d1d      	adds	r5, r3, #4
 8005a04:	600d      	str	r5, [r1, #0]
 8005a06:	0635      	lsls	r5, r6, #24
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	d501      	bpl.n	8005a10 <_printf_i+0x1cc>
 8005a0c:	6018      	str	r0, [r3, #0]
 8005a0e:	e002      	b.n	8005a16 <_printf_i+0x1d2>
 8005a10:	0671      	lsls	r1, r6, #25
 8005a12:	d5fb      	bpl.n	8005a0c <_printf_i+0x1c8>
 8005a14:	8018      	strh	r0, [r3, #0]
 8005a16:	2300      	movs	r3, #0
 8005a18:	6123      	str	r3, [r4, #16]
 8005a1a:	4616      	mov	r6, r2
 8005a1c:	e7ba      	b.n	8005994 <_printf_i+0x150>
 8005a1e:	680b      	ldr	r3, [r1, #0]
 8005a20:	1d1a      	adds	r2, r3, #4
 8005a22:	600a      	str	r2, [r1, #0]
 8005a24:	681e      	ldr	r6, [r3, #0]
 8005a26:	6862      	ldr	r2, [r4, #4]
 8005a28:	2100      	movs	r1, #0
 8005a2a:	4630      	mov	r0, r6
 8005a2c:	f7fa fbe8 	bl	8000200 <memchr>
 8005a30:	b108      	cbz	r0, 8005a36 <_printf_i+0x1f2>
 8005a32:	1b80      	subs	r0, r0, r6
 8005a34:	6060      	str	r0, [r4, #4]
 8005a36:	6863      	ldr	r3, [r4, #4]
 8005a38:	6123      	str	r3, [r4, #16]
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a40:	e7a8      	b.n	8005994 <_printf_i+0x150>
 8005a42:	6923      	ldr	r3, [r4, #16]
 8005a44:	4632      	mov	r2, r6
 8005a46:	4649      	mov	r1, r9
 8005a48:	4640      	mov	r0, r8
 8005a4a:	47d0      	blx	sl
 8005a4c:	3001      	adds	r0, #1
 8005a4e:	d0ab      	beq.n	80059a8 <_printf_i+0x164>
 8005a50:	6823      	ldr	r3, [r4, #0]
 8005a52:	079b      	lsls	r3, r3, #30
 8005a54:	d413      	bmi.n	8005a7e <_printf_i+0x23a>
 8005a56:	68e0      	ldr	r0, [r4, #12]
 8005a58:	9b03      	ldr	r3, [sp, #12]
 8005a5a:	4298      	cmp	r0, r3
 8005a5c:	bfb8      	it	lt
 8005a5e:	4618      	movlt	r0, r3
 8005a60:	e7a4      	b.n	80059ac <_printf_i+0x168>
 8005a62:	2301      	movs	r3, #1
 8005a64:	4632      	mov	r2, r6
 8005a66:	4649      	mov	r1, r9
 8005a68:	4640      	mov	r0, r8
 8005a6a:	47d0      	blx	sl
 8005a6c:	3001      	adds	r0, #1
 8005a6e:	d09b      	beq.n	80059a8 <_printf_i+0x164>
 8005a70:	3501      	adds	r5, #1
 8005a72:	68e3      	ldr	r3, [r4, #12]
 8005a74:	9903      	ldr	r1, [sp, #12]
 8005a76:	1a5b      	subs	r3, r3, r1
 8005a78:	42ab      	cmp	r3, r5
 8005a7a:	dcf2      	bgt.n	8005a62 <_printf_i+0x21e>
 8005a7c:	e7eb      	b.n	8005a56 <_printf_i+0x212>
 8005a7e:	2500      	movs	r5, #0
 8005a80:	f104 0619 	add.w	r6, r4, #25
 8005a84:	e7f5      	b.n	8005a72 <_printf_i+0x22e>
 8005a86:	bf00      	nop
 8005a88:	080064dd 	.word	0x080064dd
 8005a8c:	080064ee 	.word	0x080064ee

08005a90 <_sbrk_r>:
 8005a90:	b538      	push	{r3, r4, r5, lr}
 8005a92:	4d06      	ldr	r5, [pc, #24]	; (8005aac <_sbrk_r+0x1c>)
 8005a94:	2300      	movs	r3, #0
 8005a96:	4604      	mov	r4, r0
 8005a98:	4608      	mov	r0, r1
 8005a9a:	602b      	str	r3, [r5, #0]
 8005a9c:	f7fb f9be 	bl	8000e1c <_sbrk>
 8005aa0:	1c43      	adds	r3, r0, #1
 8005aa2:	d102      	bne.n	8005aaa <_sbrk_r+0x1a>
 8005aa4:	682b      	ldr	r3, [r5, #0]
 8005aa6:	b103      	cbz	r3, 8005aaa <_sbrk_r+0x1a>
 8005aa8:	6023      	str	r3, [r4, #0]
 8005aaa:	bd38      	pop	{r3, r4, r5, pc}
 8005aac:	2001307c 	.word	0x2001307c

08005ab0 <__swbuf_r>:
 8005ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ab2:	460e      	mov	r6, r1
 8005ab4:	4614      	mov	r4, r2
 8005ab6:	4605      	mov	r5, r0
 8005ab8:	b118      	cbz	r0, 8005ac2 <__swbuf_r+0x12>
 8005aba:	6983      	ldr	r3, [r0, #24]
 8005abc:	b90b      	cbnz	r3, 8005ac2 <__swbuf_r+0x12>
 8005abe:	f000 f9d9 	bl	8005e74 <__sinit>
 8005ac2:	4b21      	ldr	r3, [pc, #132]	; (8005b48 <__swbuf_r+0x98>)
 8005ac4:	429c      	cmp	r4, r3
 8005ac6:	d12b      	bne.n	8005b20 <__swbuf_r+0x70>
 8005ac8:	686c      	ldr	r4, [r5, #4]
 8005aca:	69a3      	ldr	r3, [r4, #24]
 8005acc:	60a3      	str	r3, [r4, #8]
 8005ace:	89a3      	ldrh	r3, [r4, #12]
 8005ad0:	071a      	lsls	r2, r3, #28
 8005ad2:	d52f      	bpl.n	8005b34 <__swbuf_r+0x84>
 8005ad4:	6923      	ldr	r3, [r4, #16]
 8005ad6:	b36b      	cbz	r3, 8005b34 <__swbuf_r+0x84>
 8005ad8:	6923      	ldr	r3, [r4, #16]
 8005ada:	6820      	ldr	r0, [r4, #0]
 8005adc:	1ac0      	subs	r0, r0, r3
 8005ade:	6963      	ldr	r3, [r4, #20]
 8005ae0:	b2f6      	uxtb	r6, r6
 8005ae2:	4283      	cmp	r3, r0
 8005ae4:	4637      	mov	r7, r6
 8005ae6:	dc04      	bgt.n	8005af2 <__swbuf_r+0x42>
 8005ae8:	4621      	mov	r1, r4
 8005aea:	4628      	mov	r0, r5
 8005aec:	f000 f92e 	bl	8005d4c <_fflush_r>
 8005af0:	bb30      	cbnz	r0, 8005b40 <__swbuf_r+0x90>
 8005af2:	68a3      	ldr	r3, [r4, #8]
 8005af4:	3b01      	subs	r3, #1
 8005af6:	60a3      	str	r3, [r4, #8]
 8005af8:	6823      	ldr	r3, [r4, #0]
 8005afa:	1c5a      	adds	r2, r3, #1
 8005afc:	6022      	str	r2, [r4, #0]
 8005afe:	701e      	strb	r6, [r3, #0]
 8005b00:	6963      	ldr	r3, [r4, #20]
 8005b02:	3001      	adds	r0, #1
 8005b04:	4283      	cmp	r3, r0
 8005b06:	d004      	beq.n	8005b12 <__swbuf_r+0x62>
 8005b08:	89a3      	ldrh	r3, [r4, #12]
 8005b0a:	07db      	lsls	r3, r3, #31
 8005b0c:	d506      	bpl.n	8005b1c <__swbuf_r+0x6c>
 8005b0e:	2e0a      	cmp	r6, #10
 8005b10:	d104      	bne.n	8005b1c <__swbuf_r+0x6c>
 8005b12:	4621      	mov	r1, r4
 8005b14:	4628      	mov	r0, r5
 8005b16:	f000 f919 	bl	8005d4c <_fflush_r>
 8005b1a:	b988      	cbnz	r0, 8005b40 <__swbuf_r+0x90>
 8005b1c:	4638      	mov	r0, r7
 8005b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b20:	4b0a      	ldr	r3, [pc, #40]	; (8005b4c <__swbuf_r+0x9c>)
 8005b22:	429c      	cmp	r4, r3
 8005b24:	d101      	bne.n	8005b2a <__swbuf_r+0x7a>
 8005b26:	68ac      	ldr	r4, [r5, #8]
 8005b28:	e7cf      	b.n	8005aca <__swbuf_r+0x1a>
 8005b2a:	4b09      	ldr	r3, [pc, #36]	; (8005b50 <__swbuf_r+0xa0>)
 8005b2c:	429c      	cmp	r4, r3
 8005b2e:	bf08      	it	eq
 8005b30:	68ec      	ldreq	r4, [r5, #12]
 8005b32:	e7ca      	b.n	8005aca <__swbuf_r+0x1a>
 8005b34:	4621      	mov	r1, r4
 8005b36:	4628      	mov	r0, r5
 8005b38:	f000 f80c 	bl	8005b54 <__swsetup_r>
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	d0cb      	beq.n	8005ad8 <__swbuf_r+0x28>
 8005b40:	f04f 37ff 	mov.w	r7, #4294967295
 8005b44:	e7ea      	b.n	8005b1c <__swbuf_r+0x6c>
 8005b46:	bf00      	nop
 8005b48:	08006520 	.word	0x08006520
 8005b4c:	08006540 	.word	0x08006540
 8005b50:	08006500 	.word	0x08006500

08005b54 <__swsetup_r>:
 8005b54:	4b32      	ldr	r3, [pc, #200]	; (8005c20 <__swsetup_r+0xcc>)
 8005b56:	b570      	push	{r4, r5, r6, lr}
 8005b58:	681d      	ldr	r5, [r3, #0]
 8005b5a:	4606      	mov	r6, r0
 8005b5c:	460c      	mov	r4, r1
 8005b5e:	b125      	cbz	r5, 8005b6a <__swsetup_r+0x16>
 8005b60:	69ab      	ldr	r3, [r5, #24]
 8005b62:	b913      	cbnz	r3, 8005b6a <__swsetup_r+0x16>
 8005b64:	4628      	mov	r0, r5
 8005b66:	f000 f985 	bl	8005e74 <__sinit>
 8005b6a:	4b2e      	ldr	r3, [pc, #184]	; (8005c24 <__swsetup_r+0xd0>)
 8005b6c:	429c      	cmp	r4, r3
 8005b6e:	d10f      	bne.n	8005b90 <__swsetup_r+0x3c>
 8005b70:	686c      	ldr	r4, [r5, #4]
 8005b72:	89a3      	ldrh	r3, [r4, #12]
 8005b74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b78:	0719      	lsls	r1, r3, #28
 8005b7a:	d42c      	bmi.n	8005bd6 <__swsetup_r+0x82>
 8005b7c:	06dd      	lsls	r5, r3, #27
 8005b7e:	d411      	bmi.n	8005ba4 <__swsetup_r+0x50>
 8005b80:	2309      	movs	r3, #9
 8005b82:	6033      	str	r3, [r6, #0]
 8005b84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005b88:	81a3      	strh	r3, [r4, #12]
 8005b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b8e:	e03e      	b.n	8005c0e <__swsetup_r+0xba>
 8005b90:	4b25      	ldr	r3, [pc, #148]	; (8005c28 <__swsetup_r+0xd4>)
 8005b92:	429c      	cmp	r4, r3
 8005b94:	d101      	bne.n	8005b9a <__swsetup_r+0x46>
 8005b96:	68ac      	ldr	r4, [r5, #8]
 8005b98:	e7eb      	b.n	8005b72 <__swsetup_r+0x1e>
 8005b9a:	4b24      	ldr	r3, [pc, #144]	; (8005c2c <__swsetup_r+0xd8>)
 8005b9c:	429c      	cmp	r4, r3
 8005b9e:	bf08      	it	eq
 8005ba0:	68ec      	ldreq	r4, [r5, #12]
 8005ba2:	e7e6      	b.n	8005b72 <__swsetup_r+0x1e>
 8005ba4:	0758      	lsls	r0, r3, #29
 8005ba6:	d512      	bpl.n	8005bce <__swsetup_r+0x7a>
 8005ba8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005baa:	b141      	cbz	r1, 8005bbe <__swsetup_r+0x6a>
 8005bac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005bb0:	4299      	cmp	r1, r3
 8005bb2:	d002      	beq.n	8005bba <__swsetup_r+0x66>
 8005bb4:	4630      	mov	r0, r6
 8005bb6:	f7ff fa77 	bl	80050a8 <_free_r>
 8005bba:	2300      	movs	r3, #0
 8005bbc:	6363      	str	r3, [r4, #52]	; 0x34
 8005bbe:	89a3      	ldrh	r3, [r4, #12]
 8005bc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005bc4:	81a3      	strh	r3, [r4, #12]
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	6063      	str	r3, [r4, #4]
 8005bca:	6923      	ldr	r3, [r4, #16]
 8005bcc:	6023      	str	r3, [r4, #0]
 8005bce:	89a3      	ldrh	r3, [r4, #12]
 8005bd0:	f043 0308 	orr.w	r3, r3, #8
 8005bd4:	81a3      	strh	r3, [r4, #12]
 8005bd6:	6923      	ldr	r3, [r4, #16]
 8005bd8:	b94b      	cbnz	r3, 8005bee <__swsetup_r+0x9a>
 8005bda:	89a3      	ldrh	r3, [r4, #12]
 8005bdc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005be0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005be4:	d003      	beq.n	8005bee <__swsetup_r+0x9a>
 8005be6:	4621      	mov	r1, r4
 8005be8:	4630      	mov	r0, r6
 8005bea:	f000 fa07 	bl	8005ffc <__smakebuf_r>
 8005bee:	89a0      	ldrh	r0, [r4, #12]
 8005bf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005bf4:	f010 0301 	ands.w	r3, r0, #1
 8005bf8:	d00a      	beq.n	8005c10 <__swsetup_r+0xbc>
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	60a3      	str	r3, [r4, #8]
 8005bfe:	6963      	ldr	r3, [r4, #20]
 8005c00:	425b      	negs	r3, r3
 8005c02:	61a3      	str	r3, [r4, #24]
 8005c04:	6923      	ldr	r3, [r4, #16]
 8005c06:	b943      	cbnz	r3, 8005c1a <__swsetup_r+0xc6>
 8005c08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005c0c:	d1ba      	bne.n	8005b84 <__swsetup_r+0x30>
 8005c0e:	bd70      	pop	{r4, r5, r6, pc}
 8005c10:	0781      	lsls	r1, r0, #30
 8005c12:	bf58      	it	pl
 8005c14:	6963      	ldrpl	r3, [r4, #20]
 8005c16:	60a3      	str	r3, [r4, #8]
 8005c18:	e7f4      	b.n	8005c04 <__swsetup_r+0xb0>
 8005c1a:	2000      	movs	r0, #0
 8005c1c:	e7f7      	b.n	8005c0e <__swsetup_r+0xba>
 8005c1e:	bf00      	nop
 8005c20:	2000002c 	.word	0x2000002c
 8005c24:	08006520 	.word	0x08006520
 8005c28:	08006540 	.word	0x08006540
 8005c2c:	08006500 	.word	0x08006500

08005c30 <abort>:
 8005c30:	b508      	push	{r3, lr}
 8005c32:	2006      	movs	r0, #6
 8005c34:	f000 faa4 	bl	8006180 <raise>
 8005c38:	2001      	movs	r0, #1
 8005c3a:	f7fb f877 	bl	8000d2c <_exit>
	...

08005c40 <__sflush_r>:
 8005c40:	898a      	ldrh	r2, [r1, #12]
 8005c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c46:	4605      	mov	r5, r0
 8005c48:	0710      	lsls	r0, r2, #28
 8005c4a:	460c      	mov	r4, r1
 8005c4c:	d458      	bmi.n	8005d00 <__sflush_r+0xc0>
 8005c4e:	684b      	ldr	r3, [r1, #4]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	dc05      	bgt.n	8005c60 <__sflush_r+0x20>
 8005c54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	dc02      	bgt.n	8005c60 <__sflush_r+0x20>
 8005c5a:	2000      	movs	r0, #0
 8005c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c62:	2e00      	cmp	r6, #0
 8005c64:	d0f9      	beq.n	8005c5a <__sflush_r+0x1a>
 8005c66:	2300      	movs	r3, #0
 8005c68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005c6c:	682f      	ldr	r7, [r5, #0]
 8005c6e:	602b      	str	r3, [r5, #0]
 8005c70:	d032      	beq.n	8005cd8 <__sflush_r+0x98>
 8005c72:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005c74:	89a3      	ldrh	r3, [r4, #12]
 8005c76:	075a      	lsls	r2, r3, #29
 8005c78:	d505      	bpl.n	8005c86 <__sflush_r+0x46>
 8005c7a:	6863      	ldr	r3, [r4, #4]
 8005c7c:	1ac0      	subs	r0, r0, r3
 8005c7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005c80:	b10b      	cbz	r3, 8005c86 <__sflush_r+0x46>
 8005c82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005c84:	1ac0      	subs	r0, r0, r3
 8005c86:	2300      	movs	r3, #0
 8005c88:	4602      	mov	r2, r0
 8005c8a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c8c:	6a21      	ldr	r1, [r4, #32]
 8005c8e:	4628      	mov	r0, r5
 8005c90:	47b0      	blx	r6
 8005c92:	1c43      	adds	r3, r0, #1
 8005c94:	89a3      	ldrh	r3, [r4, #12]
 8005c96:	d106      	bne.n	8005ca6 <__sflush_r+0x66>
 8005c98:	6829      	ldr	r1, [r5, #0]
 8005c9a:	291d      	cmp	r1, #29
 8005c9c:	d82c      	bhi.n	8005cf8 <__sflush_r+0xb8>
 8005c9e:	4a2a      	ldr	r2, [pc, #168]	; (8005d48 <__sflush_r+0x108>)
 8005ca0:	40ca      	lsrs	r2, r1
 8005ca2:	07d6      	lsls	r6, r2, #31
 8005ca4:	d528      	bpl.n	8005cf8 <__sflush_r+0xb8>
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	6062      	str	r2, [r4, #4]
 8005caa:	04d9      	lsls	r1, r3, #19
 8005cac:	6922      	ldr	r2, [r4, #16]
 8005cae:	6022      	str	r2, [r4, #0]
 8005cb0:	d504      	bpl.n	8005cbc <__sflush_r+0x7c>
 8005cb2:	1c42      	adds	r2, r0, #1
 8005cb4:	d101      	bne.n	8005cba <__sflush_r+0x7a>
 8005cb6:	682b      	ldr	r3, [r5, #0]
 8005cb8:	b903      	cbnz	r3, 8005cbc <__sflush_r+0x7c>
 8005cba:	6560      	str	r0, [r4, #84]	; 0x54
 8005cbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005cbe:	602f      	str	r7, [r5, #0]
 8005cc0:	2900      	cmp	r1, #0
 8005cc2:	d0ca      	beq.n	8005c5a <__sflush_r+0x1a>
 8005cc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005cc8:	4299      	cmp	r1, r3
 8005cca:	d002      	beq.n	8005cd2 <__sflush_r+0x92>
 8005ccc:	4628      	mov	r0, r5
 8005cce:	f7ff f9eb 	bl	80050a8 <_free_r>
 8005cd2:	2000      	movs	r0, #0
 8005cd4:	6360      	str	r0, [r4, #52]	; 0x34
 8005cd6:	e7c1      	b.n	8005c5c <__sflush_r+0x1c>
 8005cd8:	6a21      	ldr	r1, [r4, #32]
 8005cda:	2301      	movs	r3, #1
 8005cdc:	4628      	mov	r0, r5
 8005cde:	47b0      	blx	r6
 8005ce0:	1c41      	adds	r1, r0, #1
 8005ce2:	d1c7      	bne.n	8005c74 <__sflush_r+0x34>
 8005ce4:	682b      	ldr	r3, [r5, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d0c4      	beq.n	8005c74 <__sflush_r+0x34>
 8005cea:	2b1d      	cmp	r3, #29
 8005cec:	d001      	beq.n	8005cf2 <__sflush_r+0xb2>
 8005cee:	2b16      	cmp	r3, #22
 8005cf0:	d101      	bne.n	8005cf6 <__sflush_r+0xb6>
 8005cf2:	602f      	str	r7, [r5, #0]
 8005cf4:	e7b1      	b.n	8005c5a <__sflush_r+0x1a>
 8005cf6:	89a3      	ldrh	r3, [r4, #12]
 8005cf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cfc:	81a3      	strh	r3, [r4, #12]
 8005cfe:	e7ad      	b.n	8005c5c <__sflush_r+0x1c>
 8005d00:	690f      	ldr	r7, [r1, #16]
 8005d02:	2f00      	cmp	r7, #0
 8005d04:	d0a9      	beq.n	8005c5a <__sflush_r+0x1a>
 8005d06:	0793      	lsls	r3, r2, #30
 8005d08:	680e      	ldr	r6, [r1, #0]
 8005d0a:	bf08      	it	eq
 8005d0c:	694b      	ldreq	r3, [r1, #20]
 8005d0e:	600f      	str	r7, [r1, #0]
 8005d10:	bf18      	it	ne
 8005d12:	2300      	movne	r3, #0
 8005d14:	eba6 0807 	sub.w	r8, r6, r7
 8005d18:	608b      	str	r3, [r1, #8]
 8005d1a:	f1b8 0f00 	cmp.w	r8, #0
 8005d1e:	dd9c      	ble.n	8005c5a <__sflush_r+0x1a>
 8005d20:	6a21      	ldr	r1, [r4, #32]
 8005d22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005d24:	4643      	mov	r3, r8
 8005d26:	463a      	mov	r2, r7
 8005d28:	4628      	mov	r0, r5
 8005d2a:	47b0      	blx	r6
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	dc06      	bgt.n	8005d3e <__sflush_r+0xfe>
 8005d30:	89a3      	ldrh	r3, [r4, #12]
 8005d32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d36:	81a3      	strh	r3, [r4, #12]
 8005d38:	f04f 30ff 	mov.w	r0, #4294967295
 8005d3c:	e78e      	b.n	8005c5c <__sflush_r+0x1c>
 8005d3e:	4407      	add	r7, r0
 8005d40:	eba8 0800 	sub.w	r8, r8, r0
 8005d44:	e7e9      	b.n	8005d1a <__sflush_r+0xda>
 8005d46:	bf00      	nop
 8005d48:	20400001 	.word	0x20400001

08005d4c <_fflush_r>:
 8005d4c:	b538      	push	{r3, r4, r5, lr}
 8005d4e:	690b      	ldr	r3, [r1, #16]
 8005d50:	4605      	mov	r5, r0
 8005d52:	460c      	mov	r4, r1
 8005d54:	b913      	cbnz	r3, 8005d5c <_fflush_r+0x10>
 8005d56:	2500      	movs	r5, #0
 8005d58:	4628      	mov	r0, r5
 8005d5a:	bd38      	pop	{r3, r4, r5, pc}
 8005d5c:	b118      	cbz	r0, 8005d66 <_fflush_r+0x1a>
 8005d5e:	6983      	ldr	r3, [r0, #24]
 8005d60:	b90b      	cbnz	r3, 8005d66 <_fflush_r+0x1a>
 8005d62:	f000 f887 	bl	8005e74 <__sinit>
 8005d66:	4b14      	ldr	r3, [pc, #80]	; (8005db8 <_fflush_r+0x6c>)
 8005d68:	429c      	cmp	r4, r3
 8005d6a:	d11b      	bne.n	8005da4 <_fflush_r+0x58>
 8005d6c:	686c      	ldr	r4, [r5, #4]
 8005d6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d0ef      	beq.n	8005d56 <_fflush_r+0xa>
 8005d76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005d78:	07d0      	lsls	r0, r2, #31
 8005d7a:	d404      	bmi.n	8005d86 <_fflush_r+0x3a>
 8005d7c:	0599      	lsls	r1, r3, #22
 8005d7e:	d402      	bmi.n	8005d86 <_fflush_r+0x3a>
 8005d80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d82:	f000 f915 	bl	8005fb0 <__retarget_lock_acquire_recursive>
 8005d86:	4628      	mov	r0, r5
 8005d88:	4621      	mov	r1, r4
 8005d8a:	f7ff ff59 	bl	8005c40 <__sflush_r>
 8005d8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d90:	07da      	lsls	r2, r3, #31
 8005d92:	4605      	mov	r5, r0
 8005d94:	d4e0      	bmi.n	8005d58 <_fflush_r+0xc>
 8005d96:	89a3      	ldrh	r3, [r4, #12]
 8005d98:	059b      	lsls	r3, r3, #22
 8005d9a:	d4dd      	bmi.n	8005d58 <_fflush_r+0xc>
 8005d9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d9e:	f000 f908 	bl	8005fb2 <__retarget_lock_release_recursive>
 8005da2:	e7d9      	b.n	8005d58 <_fflush_r+0xc>
 8005da4:	4b05      	ldr	r3, [pc, #20]	; (8005dbc <_fflush_r+0x70>)
 8005da6:	429c      	cmp	r4, r3
 8005da8:	d101      	bne.n	8005dae <_fflush_r+0x62>
 8005daa:	68ac      	ldr	r4, [r5, #8]
 8005dac:	e7df      	b.n	8005d6e <_fflush_r+0x22>
 8005dae:	4b04      	ldr	r3, [pc, #16]	; (8005dc0 <_fflush_r+0x74>)
 8005db0:	429c      	cmp	r4, r3
 8005db2:	bf08      	it	eq
 8005db4:	68ec      	ldreq	r4, [r5, #12]
 8005db6:	e7da      	b.n	8005d6e <_fflush_r+0x22>
 8005db8:	08006520 	.word	0x08006520
 8005dbc:	08006540 	.word	0x08006540
 8005dc0:	08006500 	.word	0x08006500

08005dc4 <std>:
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	b510      	push	{r4, lr}
 8005dc8:	4604      	mov	r4, r0
 8005dca:	e9c0 3300 	strd	r3, r3, [r0]
 8005dce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005dd2:	6083      	str	r3, [r0, #8]
 8005dd4:	8181      	strh	r1, [r0, #12]
 8005dd6:	6643      	str	r3, [r0, #100]	; 0x64
 8005dd8:	81c2      	strh	r2, [r0, #14]
 8005dda:	6183      	str	r3, [r0, #24]
 8005ddc:	4619      	mov	r1, r3
 8005dde:	2208      	movs	r2, #8
 8005de0:	305c      	adds	r0, #92	; 0x5c
 8005de2:	f7ff f8a5 	bl	8004f30 <memset>
 8005de6:	4b05      	ldr	r3, [pc, #20]	; (8005dfc <std+0x38>)
 8005de8:	6263      	str	r3, [r4, #36]	; 0x24
 8005dea:	4b05      	ldr	r3, [pc, #20]	; (8005e00 <std+0x3c>)
 8005dec:	62a3      	str	r3, [r4, #40]	; 0x28
 8005dee:	4b05      	ldr	r3, [pc, #20]	; (8005e04 <std+0x40>)
 8005df0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005df2:	4b05      	ldr	r3, [pc, #20]	; (8005e08 <std+0x44>)
 8005df4:	6224      	str	r4, [r4, #32]
 8005df6:	6323      	str	r3, [r4, #48]	; 0x30
 8005df8:	bd10      	pop	{r4, pc}
 8005dfa:	bf00      	nop
 8005dfc:	080061b9 	.word	0x080061b9
 8005e00:	080061db 	.word	0x080061db
 8005e04:	08006213 	.word	0x08006213
 8005e08:	08006237 	.word	0x08006237

08005e0c <_cleanup_r>:
 8005e0c:	4901      	ldr	r1, [pc, #4]	; (8005e14 <_cleanup_r+0x8>)
 8005e0e:	f000 b8af 	b.w	8005f70 <_fwalk_reent>
 8005e12:	bf00      	nop
 8005e14:	08005d4d 	.word	0x08005d4d

08005e18 <__sfmoreglue>:
 8005e18:	b570      	push	{r4, r5, r6, lr}
 8005e1a:	1e4a      	subs	r2, r1, #1
 8005e1c:	2568      	movs	r5, #104	; 0x68
 8005e1e:	4355      	muls	r5, r2
 8005e20:	460e      	mov	r6, r1
 8005e22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e26:	f7ff f98f 	bl	8005148 <_malloc_r>
 8005e2a:	4604      	mov	r4, r0
 8005e2c:	b140      	cbz	r0, 8005e40 <__sfmoreglue+0x28>
 8005e2e:	2100      	movs	r1, #0
 8005e30:	e9c0 1600 	strd	r1, r6, [r0]
 8005e34:	300c      	adds	r0, #12
 8005e36:	60a0      	str	r0, [r4, #8]
 8005e38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005e3c:	f7ff f878 	bl	8004f30 <memset>
 8005e40:	4620      	mov	r0, r4
 8005e42:	bd70      	pop	{r4, r5, r6, pc}

08005e44 <__sfp_lock_acquire>:
 8005e44:	4801      	ldr	r0, [pc, #4]	; (8005e4c <__sfp_lock_acquire+0x8>)
 8005e46:	f000 b8b3 	b.w	8005fb0 <__retarget_lock_acquire_recursive>
 8005e4a:	bf00      	nop
 8005e4c:	20013078 	.word	0x20013078

08005e50 <__sfp_lock_release>:
 8005e50:	4801      	ldr	r0, [pc, #4]	; (8005e58 <__sfp_lock_release+0x8>)
 8005e52:	f000 b8ae 	b.w	8005fb2 <__retarget_lock_release_recursive>
 8005e56:	bf00      	nop
 8005e58:	20013078 	.word	0x20013078

08005e5c <__sinit_lock_acquire>:
 8005e5c:	4801      	ldr	r0, [pc, #4]	; (8005e64 <__sinit_lock_acquire+0x8>)
 8005e5e:	f000 b8a7 	b.w	8005fb0 <__retarget_lock_acquire_recursive>
 8005e62:	bf00      	nop
 8005e64:	20013073 	.word	0x20013073

08005e68 <__sinit_lock_release>:
 8005e68:	4801      	ldr	r0, [pc, #4]	; (8005e70 <__sinit_lock_release+0x8>)
 8005e6a:	f000 b8a2 	b.w	8005fb2 <__retarget_lock_release_recursive>
 8005e6e:	bf00      	nop
 8005e70:	20013073 	.word	0x20013073

08005e74 <__sinit>:
 8005e74:	b510      	push	{r4, lr}
 8005e76:	4604      	mov	r4, r0
 8005e78:	f7ff fff0 	bl	8005e5c <__sinit_lock_acquire>
 8005e7c:	69a3      	ldr	r3, [r4, #24]
 8005e7e:	b11b      	cbz	r3, 8005e88 <__sinit+0x14>
 8005e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e84:	f7ff bff0 	b.w	8005e68 <__sinit_lock_release>
 8005e88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005e8c:	6523      	str	r3, [r4, #80]	; 0x50
 8005e8e:	4b13      	ldr	r3, [pc, #76]	; (8005edc <__sinit+0x68>)
 8005e90:	4a13      	ldr	r2, [pc, #76]	; (8005ee0 <__sinit+0x6c>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	62a2      	str	r2, [r4, #40]	; 0x28
 8005e96:	42a3      	cmp	r3, r4
 8005e98:	bf04      	itt	eq
 8005e9a:	2301      	moveq	r3, #1
 8005e9c:	61a3      	streq	r3, [r4, #24]
 8005e9e:	4620      	mov	r0, r4
 8005ea0:	f000 f820 	bl	8005ee4 <__sfp>
 8005ea4:	6060      	str	r0, [r4, #4]
 8005ea6:	4620      	mov	r0, r4
 8005ea8:	f000 f81c 	bl	8005ee4 <__sfp>
 8005eac:	60a0      	str	r0, [r4, #8]
 8005eae:	4620      	mov	r0, r4
 8005eb0:	f000 f818 	bl	8005ee4 <__sfp>
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	60e0      	str	r0, [r4, #12]
 8005eb8:	2104      	movs	r1, #4
 8005eba:	6860      	ldr	r0, [r4, #4]
 8005ebc:	f7ff ff82 	bl	8005dc4 <std>
 8005ec0:	68a0      	ldr	r0, [r4, #8]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	2109      	movs	r1, #9
 8005ec6:	f7ff ff7d 	bl	8005dc4 <std>
 8005eca:	68e0      	ldr	r0, [r4, #12]
 8005ecc:	2202      	movs	r2, #2
 8005ece:	2112      	movs	r1, #18
 8005ed0:	f7ff ff78 	bl	8005dc4 <std>
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	61a3      	str	r3, [r4, #24]
 8005ed8:	e7d2      	b.n	8005e80 <__sinit+0xc>
 8005eda:	bf00      	nop
 8005edc:	08006414 	.word	0x08006414
 8005ee0:	08005e0d 	.word	0x08005e0d

08005ee4 <__sfp>:
 8005ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ee6:	4607      	mov	r7, r0
 8005ee8:	f7ff ffac 	bl	8005e44 <__sfp_lock_acquire>
 8005eec:	4b1e      	ldr	r3, [pc, #120]	; (8005f68 <__sfp+0x84>)
 8005eee:	681e      	ldr	r6, [r3, #0]
 8005ef0:	69b3      	ldr	r3, [r6, #24]
 8005ef2:	b913      	cbnz	r3, 8005efa <__sfp+0x16>
 8005ef4:	4630      	mov	r0, r6
 8005ef6:	f7ff ffbd 	bl	8005e74 <__sinit>
 8005efa:	3648      	adds	r6, #72	; 0x48
 8005efc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f00:	3b01      	subs	r3, #1
 8005f02:	d503      	bpl.n	8005f0c <__sfp+0x28>
 8005f04:	6833      	ldr	r3, [r6, #0]
 8005f06:	b30b      	cbz	r3, 8005f4c <__sfp+0x68>
 8005f08:	6836      	ldr	r6, [r6, #0]
 8005f0a:	e7f7      	b.n	8005efc <__sfp+0x18>
 8005f0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f10:	b9d5      	cbnz	r5, 8005f48 <__sfp+0x64>
 8005f12:	4b16      	ldr	r3, [pc, #88]	; (8005f6c <__sfp+0x88>)
 8005f14:	60e3      	str	r3, [r4, #12]
 8005f16:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005f1a:	6665      	str	r5, [r4, #100]	; 0x64
 8005f1c:	f000 f847 	bl	8005fae <__retarget_lock_init_recursive>
 8005f20:	f7ff ff96 	bl	8005e50 <__sfp_lock_release>
 8005f24:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005f28:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005f2c:	6025      	str	r5, [r4, #0]
 8005f2e:	61a5      	str	r5, [r4, #24]
 8005f30:	2208      	movs	r2, #8
 8005f32:	4629      	mov	r1, r5
 8005f34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005f38:	f7fe fffa 	bl	8004f30 <memset>
 8005f3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005f40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005f44:	4620      	mov	r0, r4
 8005f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f48:	3468      	adds	r4, #104	; 0x68
 8005f4a:	e7d9      	b.n	8005f00 <__sfp+0x1c>
 8005f4c:	2104      	movs	r1, #4
 8005f4e:	4638      	mov	r0, r7
 8005f50:	f7ff ff62 	bl	8005e18 <__sfmoreglue>
 8005f54:	4604      	mov	r4, r0
 8005f56:	6030      	str	r0, [r6, #0]
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	d1d5      	bne.n	8005f08 <__sfp+0x24>
 8005f5c:	f7ff ff78 	bl	8005e50 <__sfp_lock_release>
 8005f60:	230c      	movs	r3, #12
 8005f62:	603b      	str	r3, [r7, #0]
 8005f64:	e7ee      	b.n	8005f44 <__sfp+0x60>
 8005f66:	bf00      	nop
 8005f68:	08006414 	.word	0x08006414
 8005f6c:	ffff0001 	.word	0xffff0001

08005f70 <_fwalk_reent>:
 8005f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f74:	4606      	mov	r6, r0
 8005f76:	4688      	mov	r8, r1
 8005f78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005f7c:	2700      	movs	r7, #0
 8005f7e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f82:	f1b9 0901 	subs.w	r9, r9, #1
 8005f86:	d505      	bpl.n	8005f94 <_fwalk_reent+0x24>
 8005f88:	6824      	ldr	r4, [r4, #0]
 8005f8a:	2c00      	cmp	r4, #0
 8005f8c:	d1f7      	bne.n	8005f7e <_fwalk_reent+0xe>
 8005f8e:	4638      	mov	r0, r7
 8005f90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f94:	89ab      	ldrh	r3, [r5, #12]
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d907      	bls.n	8005faa <_fwalk_reent+0x3a>
 8005f9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	d003      	beq.n	8005faa <_fwalk_reent+0x3a>
 8005fa2:	4629      	mov	r1, r5
 8005fa4:	4630      	mov	r0, r6
 8005fa6:	47c0      	blx	r8
 8005fa8:	4307      	orrs	r7, r0
 8005faa:	3568      	adds	r5, #104	; 0x68
 8005fac:	e7e9      	b.n	8005f82 <_fwalk_reent+0x12>

08005fae <__retarget_lock_init_recursive>:
 8005fae:	4770      	bx	lr

08005fb0 <__retarget_lock_acquire_recursive>:
 8005fb0:	4770      	bx	lr

08005fb2 <__retarget_lock_release_recursive>:
 8005fb2:	4770      	bx	lr

08005fb4 <__swhatbuf_r>:
 8005fb4:	b570      	push	{r4, r5, r6, lr}
 8005fb6:	460e      	mov	r6, r1
 8005fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fbc:	2900      	cmp	r1, #0
 8005fbe:	b096      	sub	sp, #88	; 0x58
 8005fc0:	4614      	mov	r4, r2
 8005fc2:	461d      	mov	r5, r3
 8005fc4:	da07      	bge.n	8005fd6 <__swhatbuf_r+0x22>
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	602b      	str	r3, [r5, #0]
 8005fca:	89b3      	ldrh	r3, [r6, #12]
 8005fcc:	061a      	lsls	r2, r3, #24
 8005fce:	d410      	bmi.n	8005ff2 <__swhatbuf_r+0x3e>
 8005fd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fd4:	e00e      	b.n	8005ff4 <__swhatbuf_r+0x40>
 8005fd6:	466a      	mov	r2, sp
 8005fd8:	f000 f954 	bl	8006284 <_fstat_r>
 8005fdc:	2800      	cmp	r0, #0
 8005fde:	dbf2      	blt.n	8005fc6 <__swhatbuf_r+0x12>
 8005fe0:	9a01      	ldr	r2, [sp, #4]
 8005fe2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005fe6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005fea:	425a      	negs	r2, r3
 8005fec:	415a      	adcs	r2, r3
 8005fee:	602a      	str	r2, [r5, #0]
 8005ff0:	e7ee      	b.n	8005fd0 <__swhatbuf_r+0x1c>
 8005ff2:	2340      	movs	r3, #64	; 0x40
 8005ff4:	2000      	movs	r0, #0
 8005ff6:	6023      	str	r3, [r4, #0]
 8005ff8:	b016      	add	sp, #88	; 0x58
 8005ffa:	bd70      	pop	{r4, r5, r6, pc}

08005ffc <__smakebuf_r>:
 8005ffc:	898b      	ldrh	r3, [r1, #12]
 8005ffe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006000:	079d      	lsls	r5, r3, #30
 8006002:	4606      	mov	r6, r0
 8006004:	460c      	mov	r4, r1
 8006006:	d507      	bpl.n	8006018 <__smakebuf_r+0x1c>
 8006008:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800600c:	6023      	str	r3, [r4, #0]
 800600e:	6123      	str	r3, [r4, #16]
 8006010:	2301      	movs	r3, #1
 8006012:	6163      	str	r3, [r4, #20]
 8006014:	b002      	add	sp, #8
 8006016:	bd70      	pop	{r4, r5, r6, pc}
 8006018:	ab01      	add	r3, sp, #4
 800601a:	466a      	mov	r2, sp
 800601c:	f7ff ffca 	bl	8005fb4 <__swhatbuf_r>
 8006020:	9900      	ldr	r1, [sp, #0]
 8006022:	4605      	mov	r5, r0
 8006024:	4630      	mov	r0, r6
 8006026:	f7ff f88f 	bl	8005148 <_malloc_r>
 800602a:	b948      	cbnz	r0, 8006040 <__smakebuf_r+0x44>
 800602c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006030:	059a      	lsls	r2, r3, #22
 8006032:	d4ef      	bmi.n	8006014 <__smakebuf_r+0x18>
 8006034:	f023 0303 	bic.w	r3, r3, #3
 8006038:	f043 0302 	orr.w	r3, r3, #2
 800603c:	81a3      	strh	r3, [r4, #12]
 800603e:	e7e3      	b.n	8006008 <__smakebuf_r+0xc>
 8006040:	4b0d      	ldr	r3, [pc, #52]	; (8006078 <__smakebuf_r+0x7c>)
 8006042:	62b3      	str	r3, [r6, #40]	; 0x28
 8006044:	89a3      	ldrh	r3, [r4, #12]
 8006046:	6020      	str	r0, [r4, #0]
 8006048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800604c:	81a3      	strh	r3, [r4, #12]
 800604e:	9b00      	ldr	r3, [sp, #0]
 8006050:	6163      	str	r3, [r4, #20]
 8006052:	9b01      	ldr	r3, [sp, #4]
 8006054:	6120      	str	r0, [r4, #16]
 8006056:	b15b      	cbz	r3, 8006070 <__smakebuf_r+0x74>
 8006058:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800605c:	4630      	mov	r0, r6
 800605e:	f000 f923 	bl	80062a8 <_isatty_r>
 8006062:	b128      	cbz	r0, 8006070 <__smakebuf_r+0x74>
 8006064:	89a3      	ldrh	r3, [r4, #12]
 8006066:	f023 0303 	bic.w	r3, r3, #3
 800606a:	f043 0301 	orr.w	r3, r3, #1
 800606e:	81a3      	strh	r3, [r4, #12]
 8006070:	89a0      	ldrh	r0, [r4, #12]
 8006072:	4305      	orrs	r5, r0
 8006074:	81a5      	strh	r5, [r4, #12]
 8006076:	e7cd      	b.n	8006014 <__smakebuf_r+0x18>
 8006078:	08005e0d 	.word	0x08005e0d

0800607c <memcpy>:
 800607c:	440a      	add	r2, r1
 800607e:	4291      	cmp	r1, r2
 8006080:	f100 33ff 	add.w	r3, r0, #4294967295
 8006084:	d100      	bne.n	8006088 <memcpy+0xc>
 8006086:	4770      	bx	lr
 8006088:	b510      	push	{r4, lr}
 800608a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800608e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006092:	4291      	cmp	r1, r2
 8006094:	d1f9      	bne.n	800608a <memcpy+0xe>
 8006096:	bd10      	pop	{r4, pc}

08006098 <memmove>:
 8006098:	4288      	cmp	r0, r1
 800609a:	b510      	push	{r4, lr}
 800609c:	eb01 0402 	add.w	r4, r1, r2
 80060a0:	d902      	bls.n	80060a8 <memmove+0x10>
 80060a2:	4284      	cmp	r4, r0
 80060a4:	4623      	mov	r3, r4
 80060a6:	d807      	bhi.n	80060b8 <memmove+0x20>
 80060a8:	1e43      	subs	r3, r0, #1
 80060aa:	42a1      	cmp	r1, r4
 80060ac:	d008      	beq.n	80060c0 <memmove+0x28>
 80060ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80060b6:	e7f8      	b.n	80060aa <memmove+0x12>
 80060b8:	4402      	add	r2, r0
 80060ba:	4601      	mov	r1, r0
 80060bc:	428a      	cmp	r2, r1
 80060be:	d100      	bne.n	80060c2 <memmove+0x2a>
 80060c0:	bd10      	pop	{r4, pc}
 80060c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80060c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80060ca:	e7f7      	b.n	80060bc <memmove+0x24>

080060cc <__malloc_lock>:
 80060cc:	4801      	ldr	r0, [pc, #4]	; (80060d4 <__malloc_lock+0x8>)
 80060ce:	f7ff bf6f 	b.w	8005fb0 <__retarget_lock_acquire_recursive>
 80060d2:	bf00      	nop
 80060d4:	20013074 	.word	0x20013074

080060d8 <__malloc_unlock>:
 80060d8:	4801      	ldr	r0, [pc, #4]	; (80060e0 <__malloc_unlock+0x8>)
 80060da:	f7ff bf6a 	b.w	8005fb2 <__retarget_lock_release_recursive>
 80060de:	bf00      	nop
 80060e0:	20013074 	.word	0x20013074

080060e4 <_realloc_r>:
 80060e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060e6:	4607      	mov	r7, r0
 80060e8:	4614      	mov	r4, r2
 80060ea:	460e      	mov	r6, r1
 80060ec:	b921      	cbnz	r1, 80060f8 <_realloc_r+0x14>
 80060ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80060f2:	4611      	mov	r1, r2
 80060f4:	f7ff b828 	b.w	8005148 <_malloc_r>
 80060f8:	b922      	cbnz	r2, 8006104 <_realloc_r+0x20>
 80060fa:	f7fe ffd5 	bl	80050a8 <_free_r>
 80060fe:	4625      	mov	r5, r4
 8006100:	4628      	mov	r0, r5
 8006102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006104:	f000 f8f2 	bl	80062ec <_malloc_usable_size_r>
 8006108:	42a0      	cmp	r0, r4
 800610a:	d20f      	bcs.n	800612c <_realloc_r+0x48>
 800610c:	4621      	mov	r1, r4
 800610e:	4638      	mov	r0, r7
 8006110:	f7ff f81a 	bl	8005148 <_malloc_r>
 8006114:	4605      	mov	r5, r0
 8006116:	2800      	cmp	r0, #0
 8006118:	d0f2      	beq.n	8006100 <_realloc_r+0x1c>
 800611a:	4631      	mov	r1, r6
 800611c:	4622      	mov	r2, r4
 800611e:	f7ff ffad 	bl	800607c <memcpy>
 8006122:	4631      	mov	r1, r6
 8006124:	4638      	mov	r0, r7
 8006126:	f7fe ffbf 	bl	80050a8 <_free_r>
 800612a:	e7e9      	b.n	8006100 <_realloc_r+0x1c>
 800612c:	4635      	mov	r5, r6
 800612e:	e7e7      	b.n	8006100 <_realloc_r+0x1c>

08006130 <_raise_r>:
 8006130:	291f      	cmp	r1, #31
 8006132:	b538      	push	{r3, r4, r5, lr}
 8006134:	4604      	mov	r4, r0
 8006136:	460d      	mov	r5, r1
 8006138:	d904      	bls.n	8006144 <_raise_r+0x14>
 800613a:	2316      	movs	r3, #22
 800613c:	6003      	str	r3, [r0, #0]
 800613e:	f04f 30ff 	mov.w	r0, #4294967295
 8006142:	bd38      	pop	{r3, r4, r5, pc}
 8006144:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006146:	b112      	cbz	r2, 800614e <_raise_r+0x1e>
 8006148:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800614c:	b94b      	cbnz	r3, 8006162 <_raise_r+0x32>
 800614e:	4620      	mov	r0, r4
 8006150:	f000 f830 	bl	80061b4 <_getpid_r>
 8006154:	462a      	mov	r2, r5
 8006156:	4601      	mov	r1, r0
 8006158:	4620      	mov	r0, r4
 800615a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800615e:	f000 b817 	b.w	8006190 <_kill_r>
 8006162:	2b01      	cmp	r3, #1
 8006164:	d00a      	beq.n	800617c <_raise_r+0x4c>
 8006166:	1c59      	adds	r1, r3, #1
 8006168:	d103      	bne.n	8006172 <_raise_r+0x42>
 800616a:	2316      	movs	r3, #22
 800616c:	6003      	str	r3, [r0, #0]
 800616e:	2001      	movs	r0, #1
 8006170:	e7e7      	b.n	8006142 <_raise_r+0x12>
 8006172:	2400      	movs	r4, #0
 8006174:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006178:	4628      	mov	r0, r5
 800617a:	4798      	blx	r3
 800617c:	2000      	movs	r0, #0
 800617e:	e7e0      	b.n	8006142 <_raise_r+0x12>

08006180 <raise>:
 8006180:	4b02      	ldr	r3, [pc, #8]	; (800618c <raise+0xc>)
 8006182:	4601      	mov	r1, r0
 8006184:	6818      	ldr	r0, [r3, #0]
 8006186:	f7ff bfd3 	b.w	8006130 <_raise_r>
 800618a:	bf00      	nop
 800618c:	2000002c 	.word	0x2000002c

08006190 <_kill_r>:
 8006190:	b538      	push	{r3, r4, r5, lr}
 8006192:	4d07      	ldr	r5, [pc, #28]	; (80061b0 <_kill_r+0x20>)
 8006194:	2300      	movs	r3, #0
 8006196:	4604      	mov	r4, r0
 8006198:	4608      	mov	r0, r1
 800619a:	4611      	mov	r1, r2
 800619c:	602b      	str	r3, [r5, #0]
 800619e:	f7fa fdb5 	bl	8000d0c <_kill>
 80061a2:	1c43      	adds	r3, r0, #1
 80061a4:	d102      	bne.n	80061ac <_kill_r+0x1c>
 80061a6:	682b      	ldr	r3, [r5, #0]
 80061a8:	b103      	cbz	r3, 80061ac <_kill_r+0x1c>
 80061aa:	6023      	str	r3, [r4, #0]
 80061ac:	bd38      	pop	{r3, r4, r5, pc}
 80061ae:	bf00      	nop
 80061b0:	2001307c 	.word	0x2001307c

080061b4 <_getpid_r>:
 80061b4:	f7fa bda2 	b.w	8000cfc <_getpid>

080061b8 <__sread>:
 80061b8:	b510      	push	{r4, lr}
 80061ba:	460c      	mov	r4, r1
 80061bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061c0:	f000 f89c 	bl	80062fc <_read_r>
 80061c4:	2800      	cmp	r0, #0
 80061c6:	bfab      	itete	ge
 80061c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80061ca:	89a3      	ldrhlt	r3, [r4, #12]
 80061cc:	181b      	addge	r3, r3, r0
 80061ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80061d2:	bfac      	ite	ge
 80061d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80061d6:	81a3      	strhlt	r3, [r4, #12]
 80061d8:	bd10      	pop	{r4, pc}

080061da <__swrite>:
 80061da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061de:	461f      	mov	r7, r3
 80061e0:	898b      	ldrh	r3, [r1, #12]
 80061e2:	05db      	lsls	r3, r3, #23
 80061e4:	4605      	mov	r5, r0
 80061e6:	460c      	mov	r4, r1
 80061e8:	4616      	mov	r6, r2
 80061ea:	d505      	bpl.n	80061f8 <__swrite+0x1e>
 80061ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061f0:	2302      	movs	r3, #2
 80061f2:	2200      	movs	r2, #0
 80061f4:	f000 f868 	bl	80062c8 <_lseek_r>
 80061f8:	89a3      	ldrh	r3, [r4, #12]
 80061fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006202:	81a3      	strh	r3, [r4, #12]
 8006204:	4632      	mov	r2, r6
 8006206:	463b      	mov	r3, r7
 8006208:	4628      	mov	r0, r5
 800620a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800620e:	f000 b817 	b.w	8006240 <_write_r>

08006212 <__sseek>:
 8006212:	b510      	push	{r4, lr}
 8006214:	460c      	mov	r4, r1
 8006216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800621a:	f000 f855 	bl	80062c8 <_lseek_r>
 800621e:	1c43      	adds	r3, r0, #1
 8006220:	89a3      	ldrh	r3, [r4, #12]
 8006222:	bf15      	itete	ne
 8006224:	6560      	strne	r0, [r4, #84]	; 0x54
 8006226:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800622a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800622e:	81a3      	strheq	r3, [r4, #12]
 8006230:	bf18      	it	ne
 8006232:	81a3      	strhne	r3, [r4, #12]
 8006234:	bd10      	pop	{r4, pc}

08006236 <__sclose>:
 8006236:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800623a:	f000 b813 	b.w	8006264 <_close_r>
	...

08006240 <_write_r>:
 8006240:	b538      	push	{r3, r4, r5, lr}
 8006242:	4d07      	ldr	r5, [pc, #28]	; (8006260 <_write_r+0x20>)
 8006244:	4604      	mov	r4, r0
 8006246:	4608      	mov	r0, r1
 8006248:	4611      	mov	r1, r2
 800624a:	2200      	movs	r2, #0
 800624c:	602a      	str	r2, [r5, #0]
 800624e:	461a      	mov	r2, r3
 8006250:	f7fa fd93 	bl	8000d7a <_write>
 8006254:	1c43      	adds	r3, r0, #1
 8006256:	d102      	bne.n	800625e <_write_r+0x1e>
 8006258:	682b      	ldr	r3, [r5, #0]
 800625a:	b103      	cbz	r3, 800625e <_write_r+0x1e>
 800625c:	6023      	str	r3, [r4, #0]
 800625e:	bd38      	pop	{r3, r4, r5, pc}
 8006260:	2001307c 	.word	0x2001307c

08006264 <_close_r>:
 8006264:	b538      	push	{r3, r4, r5, lr}
 8006266:	4d06      	ldr	r5, [pc, #24]	; (8006280 <_close_r+0x1c>)
 8006268:	2300      	movs	r3, #0
 800626a:	4604      	mov	r4, r0
 800626c:	4608      	mov	r0, r1
 800626e:	602b      	str	r3, [r5, #0]
 8006270:	f7fa fd9f 	bl	8000db2 <_close>
 8006274:	1c43      	adds	r3, r0, #1
 8006276:	d102      	bne.n	800627e <_close_r+0x1a>
 8006278:	682b      	ldr	r3, [r5, #0]
 800627a:	b103      	cbz	r3, 800627e <_close_r+0x1a>
 800627c:	6023      	str	r3, [r4, #0]
 800627e:	bd38      	pop	{r3, r4, r5, pc}
 8006280:	2001307c 	.word	0x2001307c

08006284 <_fstat_r>:
 8006284:	b538      	push	{r3, r4, r5, lr}
 8006286:	4d07      	ldr	r5, [pc, #28]	; (80062a4 <_fstat_r+0x20>)
 8006288:	2300      	movs	r3, #0
 800628a:	4604      	mov	r4, r0
 800628c:	4608      	mov	r0, r1
 800628e:	4611      	mov	r1, r2
 8006290:	602b      	str	r3, [r5, #0]
 8006292:	f7fa fd9a 	bl	8000dca <_fstat>
 8006296:	1c43      	adds	r3, r0, #1
 8006298:	d102      	bne.n	80062a0 <_fstat_r+0x1c>
 800629a:	682b      	ldr	r3, [r5, #0]
 800629c:	b103      	cbz	r3, 80062a0 <_fstat_r+0x1c>
 800629e:	6023      	str	r3, [r4, #0]
 80062a0:	bd38      	pop	{r3, r4, r5, pc}
 80062a2:	bf00      	nop
 80062a4:	2001307c 	.word	0x2001307c

080062a8 <_isatty_r>:
 80062a8:	b538      	push	{r3, r4, r5, lr}
 80062aa:	4d06      	ldr	r5, [pc, #24]	; (80062c4 <_isatty_r+0x1c>)
 80062ac:	2300      	movs	r3, #0
 80062ae:	4604      	mov	r4, r0
 80062b0:	4608      	mov	r0, r1
 80062b2:	602b      	str	r3, [r5, #0]
 80062b4:	f7fa fd99 	bl	8000dea <_isatty>
 80062b8:	1c43      	adds	r3, r0, #1
 80062ba:	d102      	bne.n	80062c2 <_isatty_r+0x1a>
 80062bc:	682b      	ldr	r3, [r5, #0]
 80062be:	b103      	cbz	r3, 80062c2 <_isatty_r+0x1a>
 80062c0:	6023      	str	r3, [r4, #0]
 80062c2:	bd38      	pop	{r3, r4, r5, pc}
 80062c4:	2001307c 	.word	0x2001307c

080062c8 <_lseek_r>:
 80062c8:	b538      	push	{r3, r4, r5, lr}
 80062ca:	4d07      	ldr	r5, [pc, #28]	; (80062e8 <_lseek_r+0x20>)
 80062cc:	4604      	mov	r4, r0
 80062ce:	4608      	mov	r0, r1
 80062d0:	4611      	mov	r1, r2
 80062d2:	2200      	movs	r2, #0
 80062d4:	602a      	str	r2, [r5, #0]
 80062d6:	461a      	mov	r2, r3
 80062d8:	f7fa fd92 	bl	8000e00 <_lseek>
 80062dc:	1c43      	adds	r3, r0, #1
 80062de:	d102      	bne.n	80062e6 <_lseek_r+0x1e>
 80062e0:	682b      	ldr	r3, [r5, #0]
 80062e2:	b103      	cbz	r3, 80062e6 <_lseek_r+0x1e>
 80062e4:	6023      	str	r3, [r4, #0]
 80062e6:	bd38      	pop	{r3, r4, r5, pc}
 80062e8:	2001307c 	.word	0x2001307c

080062ec <_malloc_usable_size_r>:
 80062ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062f0:	1f18      	subs	r0, r3, #4
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	bfbc      	itt	lt
 80062f6:	580b      	ldrlt	r3, [r1, r0]
 80062f8:	18c0      	addlt	r0, r0, r3
 80062fa:	4770      	bx	lr

080062fc <_read_r>:
 80062fc:	b538      	push	{r3, r4, r5, lr}
 80062fe:	4d07      	ldr	r5, [pc, #28]	; (800631c <_read_r+0x20>)
 8006300:	4604      	mov	r4, r0
 8006302:	4608      	mov	r0, r1
 8006304:	4611      	mov	r1, r2
 8006306:	2200      	movs	r2, #0
 8006308:	602a      	str	r2, [r5, #0]
 800630a:	461a      	mov	r2, r3
 800630c:	f7fa fd18 	bl	8000d40 <_read>
 8006310:	1c43      	adds	r3, r0, #1
 8006312:	d102      	bne.n	800631a <_read_r+0x1e>
 8006314:	682b      	ldr	r3, [r5, #0]
 8006316:	b103      	cbz	r3, 800631a <_read_r+0x1e>
 8006318:	6023      	str	r3, [r4, #0]
 800631a:	bd38      	pop	{r3, r4, r5, pc}
 800631c:	2001307c 	.word	0x2001307c

08006320 <_init>:
 8006320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006322:	bf00      	nop
 8006324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006326:	bc08      	pop	{r3}
 8006328:	469e      	mov	lr, r3
 800632a:	4770      	bx	lr

0800632c <_fini>:
 800632c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800632e:	bf00      	nop
 8006330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006332:	bc08      	pop	{r3}
 8006334:	469e      	mov	lr, r3
 8006336:	4770      	bx	lr
