

##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 06 12:52:52 2013
#


Top view:               gc
Operating conditions:   smartfusion.COMWC-2
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    C:\Users\mikechri\Downloads\gc\gc\component\work\gc_MSS\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 0.192

                                     Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                              100.0 MHz     79.1 MHz      10.000        12.647        -2.647     declared     clk_group_0        
FCLK                                 100.0 MHz     NA            10.000        NA            NA         declared     clk_group_0        
clockdiv|clockout_inferred_clock     100.0 MHz     128.2 MHz     10.000        7.800         2.200      inferred     Inferred_clkgroup_0
gc|CAPTURE_SWITCH                    100.0 MHz     238.2 MHz     10.000        4.199         5.801      inferred     Inferred_clkgroup_1
System                               100.0 MHz     133.7 MHz     10.000        7.479         2.521      system       system_clkgroup    
========================================================================================================================================



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
System                            System                            |  0.000       0.192  |  No paths    -      |  No paths    -      |  No paths    -    
System                            FAB_CLK                           |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           System                            |  0.000       1.319  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           FAB_CLK                           |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           clockdiv|clockout_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           gc|CAPTURE_SWITCH                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
clockdiv|clockout_inferred_clock  FAB_CLK                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
clockdiv|clockout_inferred_clock  clockdiv|clockout_inferred_clock  |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
gc|CAPTURE_SWITCH                 FAB_CLK                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
gc|CAPTURE_SWITCH                 gc|CAPTURE_SWITCH                 |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                              Arrival          
Instance                                     Reference     Type       Pin     Net                                  Time        Slack
                                             Clock                                                                                  
------------------------------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.bus_read_data[4]      FAB_CLK       DFN1E1     Q       CoreAPB3_0_APBmslave1_PRDATA[4]      0.494       1.483
motorWrapper_0.motor_0.bus_read_data[19]     FAB_CLK       DFN1E1     Q       CoreAPB3_0_APBmslave1_PRDATA[19]     0.494       1.483
motorWrapper_0.motor_0.bus_read_data[25]     FAB_CLK       DFN1E1     Q       CoreAPB3_0_APBmslave1_PRDATA[25]     0.494       1.483
motorWrapper_0.motor_0.bus_read_data[31]     FAB_CLK       DFN1E1     Q       CoreAPB3_0_APBmslave1_PRDATA[31]     0.494       1.483
motorWrapper_0.motor_0.bus_read_data[0]      FAB_CLK       DFN1E1     Q       CoreAPB3_0_APBmslave1_PRDATA[0]      0.494       1.523
motorWrapper_0.motor_0.bus_read_data[1]      FAB_CLK       DFN1E1     Q       CoreAPB3_0_APBmslave1_PRDATA[1]      0.494       1.523
motorWrapper_0.motor_0.bus_read_data[2]      FAB_CLK       DFN1E1     Q       CoreAPB3_0_APBmslave1_PRDATA[2]      0.494       1.523
motorWrapper_0.motor_0.bus_read_data[3]      FAB_CLK       DFN1E1     Q       CoreAPB3_0_APBmslave1_PRDATA[3]      0.494       1.523
motorWrapper_0.motor_0.bus_read_data[5]      FAB_CLK       DFN1E1     Q       CoreAPB3_0_APBmslave1_PRDATA[5]      0.494       1.523
motorWrapper_0.motor_0.bus_read_data[6]      FAB_CLK       DFN1E1     Q       CoreAPB3_0_APBmslave1_PRDATA[6]      0.494       1.523
====================================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                           Required          
Instance                    Reference     Type        Pin               Net                                    Time         Slack
                            Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------
gc_MSS_0.MSS_ADLIB_INST     FAB_CLK       MSS_APB     MSSPRDATA[4]      gc_MSS_0_MSS_MASTER_APB_PRDATA[4]      0.000        1.319
gc_MSS_0.MSS_ADLIB_INST     FAB_CLK       MSS_APB     MSSPRDATA[19]     gc_MSS_0_MSS_MASTER_APB_PRDATA[19]     0.000        1.319
gc_MSS_0.MSS_ADLIB_INST     FAB_CLK       MSS_APB     MSSPRDATA[25]     gc_MSS_0_MSS_MASTER_APB_PRDATA[25]     0.000        1.319
gc_MSS_0.MSS_ADLIB_INST     FAB_CLK       MSS_APB     MSSPRDATA[31]     gc_MSS_0_MSS_MASTER_APB_PRDATA[31]     0.000        1.319
gc_MSS_0.MSS_ADLIB_INST     FAB_CLK       MSS_APB     MSSPRDATA[0]      gc_MSS_0_MSS_MASTER_APB_PRDATA[0]      0.000        1.359
gc_MSS_0.MSS_ADLIB_INST     FAB_CLK       MSS_APB     MSSPRDATA[1]      gc_MSS_0_MSS_MASTER_APB_PRDATA[1]      0.000        1.359
gc_MSS_0.MSS_ADLIB_INST     FAB_CLK       MSS_APB     MSSPRDATA[2]      gc_MSS_0_MSS_MASTER_APB_PRDATA[2]      0.000        1.359
gc_MSS_0.MSS_ADLIB_INST     FAB_CLK       MSS_APB     MSSPRDATA[3]      gc_MSS_0_MSS_MASTER_APB_PRDATA[3]      0.000        1.359
gc_MSS_0.MSS_ADLIB_INST     FAB_CLK       MSS_APB     MSSPRDATA[5]      gc_MSS_0_MSS_MASTER_APB_PRDATA[5]      0.000        1.359
gc_MSS_0.MSS_ADLIB_INST     FAB_CLK       MSS_APB     MSSPRDATA[6]      gc_MSS_0_MSS_MASTER_APB_PRDATA[6]      0.000        1.359
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.319
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 1.319

    Number of logic level(s):                1
    Starting point:                          motorWrapper_0.motor_0.bus_read_data[4] / Q
    Ending point:                            gc_MSS_0.MSS_ADLIB_INST / MSSPRDATA[4]
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                          Pin              Pin               Arrival     No. of    
Name                                        Type        Name             Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.bus_read_data[4]     DFN1E1      Q                Out     0.494     0.494       -         
CoreAPB3_0_APBmslave1_PRDATA[4]             Net         -                -       0.192     -           1         
CoreAPB3_0.CAPB3lOII.PRDATA_1[4]            AO1         A                In      -         0.685       -         
CoreAPB3_0.CAPB3lOII.PRDATA_1[4]            AO1         Y                Out     0.442     1.128       -         
gc_MSS_0_MSS_MASTER_APB_PRDATA[4]           Net         -                -       0.192     -           1         
gc_MSS_0.MSS_ADLIB_INST                     MSS_APB     MSSPRDATA[4]     In      -         1.319       -         
=================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                       Arrival          
Instance                    Reference     Type        Pin              Net                                 Time        Slack
                            Clock                                                                                           
----------------------------------------------------------------------------------------------------------------------------
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     EMCCLK           MSS_ADLIB_INST_EMCCLK               0.000       0.274
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[8]      CoreAPB3_0_APBmslave0_PADDR[8]      0.000       3.317
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[9]      CoreAPB3_0_APBmslave0_PADDR[9]      0.000       4.867
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[10]     CoreAPB3_0_APBmslave0_PADDR[10]     0.000       4.945
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[11]     CoreAPB3_0_APBmslave0_PADDR[11]     0.000       4.996
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPSEL          gc_MSS_0_MSS_MASTER_APB_PSELx       0.000       5.039
============================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                         Required          
Instance                    Reference     Type        Pin              Net                                   Time         Slack
                            Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------------
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     EMCCLKRTN        MSS_ADLIB_INST_EMCCLK                 0.000        0.192
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[0]     gc_MSS_0_MSS_MASTER_APB_PRDATA[0]     0.000        2.575
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[1]     gc_MSS_0_MSS_MASTER_APB_PRDATA[1]     0.000        2.575
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[2]     gc_MSS_0_MSS_MASTER_APB_PRDATA[2]     0.000        2.575
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[3]     gc_MSS_0_MSS_MASTER_APB_PRDATA[3]     0.000        2.575
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[4]     gc_MSS_0_MSS_MASTER_APB_PRDATA[4]     0.000        2.575
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[5]     gc_MSS_0_MSS_MASTER_APB_PRDATA[5]     0.000        2.575
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[6]     gc_MSS_0_MSS_MASTER_APB_PRDATA[6]     0.000        2.575
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[7]     gc_MSS_0_MSS_MASTER_APB_PRDATA[7]     0.000        2.575
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[8]     gc_MSS_0_MSS_MASTER_APB_PRDATA[8]     0.000        2.575
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.192
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (critical) :                     0.192

    Number of logic level(s):                0
    Starting point:                          gc_MSS_0.MSS_ADLIB_INST / EMCCLK
    Ending point:                            gc_MSS_0.MSS_ADLIB_INST / EMCCLKRTN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                          Pin           Pin               Arrival     No. of    
Name                        Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
gc_MSS_0.MSS_ADLIB_INST     MSS_APB     EMCCLK        Out     0.000     0.000       -         
MSS_ADLIB_INST_EMCCLK       Net         -             -       0.192     -           1         
gc_MSS_0.MSS_ADLIB_INST     MSS_APB     EMCCLKRTN     In      -         0.192       -         
==============================================================================================



##### END OF TIMING REPORT #####]

