`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:42:41 CST (Jun  3 2025 16:42:41 UTC)

module dut_GreaterThanEQ_1Ux1U_1U_1(in2, in1, out1);
  input in2, in1;
  output out1;
  wire in2, in1;
  wire out1;
  wire gte_16_23_n_0;
  NAND2X4 gte_16_23_g12(.A (in1), .B (gte_16_23_n_0), .Y (out1));
  CLKINVX12 gte_16_23_g13(.A (in2), .Y (gte_16_23_n_0));
endmodule


