{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:09 2020 " "Processing started: Wed Jul 01 11:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:09 2020 " "Processing started: Wed Jul 01 11:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575589500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/Project/Verilog/computer/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_2x32 " "Found entity 1: selector_2x32" {  } { { "selector_2x32.v" "" { Text "E:/Project/Verilog/computer/selector_2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/Project/Verilog/computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/Project/Verilog/computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "E:/Project/Verilog/computer/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "E:/Project/Verilog/computer/if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575589500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/Project/Verilog/computer/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_2x32 " "Found entity 1: selector_2x32" {  } { { "selector_2x32.v" "" { Text "E:/Project/Verilog/computer/selector_2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/Project/Verilog/computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/Project/Verilog/computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "E:/Project/Verilog/computer/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "E:/Project/Verilog/computer/if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "mem.v" "" { Text "E:/Project/Verilog/computer/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "wb.v" "" { Text "E:/Project/Verilog/computer/wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_4x32 " "Found entity 1: selector_4x32" {  } { { "selector_4x32.v" "" { Text "E:/Project/Verilog/computer/selector_4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "ex.v" "" { Text "E:/Project/Verilog/computer/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593575589591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_instance " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_instance\"" {  } { { "computer.v" "cpu_instance" { Text "E:/Project/Verilog/computer/computer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu:cpu_instance\|IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\"" {  } { { "cpu.v" "if_stage" { Text "E:/Project/Verilog/computer/cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_2x32 cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance " "Elaborating entity \"selector_2x32\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance\"" {  } { { "if.v" "selector_instance" { Text "E:/Project/Verilog/computer/if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\"" {  } { { "if.v" "instruction_memory_instance" { Text "E:/Project/Verilog/computer/if.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\"" {  } { { "instruction_memory.v" "rom_instance" { Text "E:/Project/Verilog/computer/instruction_memory.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""}  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lva1 " "Found entity 1: altsyncram_lva1" {  } { { "db/altsyncram_lva1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_lva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lva1 cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated " "Elaborating entity \"altsyncram_lva1\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_4x32 cpu:cpu_instance\|selector_4x32:forward_data_selector " "Elaborating entity \"selector_4x32\" for hierarchy \"cpu:cpu_instance\|selector_4x32:forward_data_selector\"" {  } { { "cpu.v" "forward_data_selector" { Text "E:/Project/Verilog/computer/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu:cpu_instance\|ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\"" {  } { { "cpu.v" "id_stage" { Text "E:/Project/Verilog/computer/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 id.v(79) " "Verilog HDL assignment warning at id.v(79): truncated value with size 32 to match size of target (4)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(82) " "Verilog HDL assignment warning at id.v(82): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(83) " "Verilog HDL assignment warning at id.v(83): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(84) " "Verilog HDL assignment warning at id.v(84): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(85) " "Verilog HDL assignment warning at id.v(85): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id.v(86) " "Verilog HDL assignment warning at id.v(86): truncated value with size 32 to match size of target (5)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:cpu_instance\|ID:id_stage\|registers:registers_instance " "Elaborating entity \"registers\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|registers:registers_instance\"" {  } { { "id.v" "registers_instance" { Text "E:/Project/Verilog/computer/id.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpu_instance\|ID:id_stage\|cu:cu_instance " "Elaborating entity \"cu\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|cu:cu_instance\"" {  } { { "id.v" "cu_instance" { Text "E:/Project/Verilog/computer/id.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu:cpu_instance\|EX:ex_stage " "Elaborating entity \"EX\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\"" {  } { { "cpu.v" "ex_stage" { Text "E:/Project/Verilog/computer/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance\"" {  } { { "ex.v" "alu_instance" { Text "E:/Project/Verilog/computer/ex.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593575589712 "|computer|cpu:cpu_instance|EX:ex_stage|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu:cpu_instance\|MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\"" {  } { { "cpu.v" "mem_stage" { Text "E:/Project/Verilog/computer/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\"" {  } { { "mem.v" "data_memory_instance" { Text "E:/Project/Verilog/computer/mem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance " "Elaborating entity \"io\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance\"" {  } { { "data_memory.v" "io_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589717 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_data io.v(4) " "Output port \"output_data\" at io.v(4) has no driver" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1593575589717 "|computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance " "Elaborating entity \"ram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\"" {  } { { "data_memory.v" "ram_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oee1 " "Found entity 1: altsyncram_oee1" {  } { { "db/altsyncram_oee1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_oee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oee1 cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated " "Elaborating entity \"altsyncram_oee1\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589776 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 64 1 1 " "1 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "E:/Project/Verilog/computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1593575589779 ""}  } { { "E:/Project/Verilog/computer/ram.mif" "" { Text "E:/Project/Verilog/computer/ram.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 64 E:/Project/Verilog/computer/ram.mif " "Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File \"E:/Project/Verilog/computer/ram.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu:cpu_instance\|WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"cpu:cpu_instance\|WB:wb_stage\"" {  } { { "cpu.v" "wb_stage" { Text "E:/Project/Verilog/computer/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1593575591579 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593575594820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575594820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4160 " "Implemented 4160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4030 " "Implemented 4030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593575595031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593575595031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:15 2020 " "Processing ended: Wed Jul 01 11:53:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:09 2020 " "Processing started: Wed Jul 01 11:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575589500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/Project/Verilog/computer/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_2x32 " "Found entity 1: selector_2x32" {  } { { "selector_2x32.v" "" { Text "E:/Project/Verilog/computer/selector_2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/Project/Verilog/computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/Project/Verilog/computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "E:/Project/Verilog/computer/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "E:/Project/Verilog/computer/if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "mem.v" "" { Text "E:/Project/Verilog/computer/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "wb.v" "" { Text "E:/Project/Verilog/computer/wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_4x32 " "Found entity 1: selector_4x32" {  } { { "selector_4x32.v" "" { Text "E:/Project/Verilog/computer/selector_4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "ex.v" "" { Text "E:/Project/Verilog/computer/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593575589591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_instance " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_instance\"" {  } { { "computer.v" "cpu_instance" { Text "E:/Project/Verilog/computer/computer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu:cpu_instance\|IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\"" {  } { { "cpu.v" "if_stage" { Text "E:/Project/Verilog/computer/cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_2x32 cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance " "Elaborating entity \"selector_2x32\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance\"" {  } { { "if.v" "selector_instance" { Text "E:/Project/Verilog/computer/if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\"" {  } { { "if.v" "instruction_memory_instance" { Text "E:/Project/Verilog/computer/if.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\"" {  } { { "instruction_memory.v" "rom_instance" { Text "E:/Project/Verilog/computer/instruction_memory.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""}  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lva1 " "Found entity 1: altsyncram_lva1" {  } { { "db/altsyncram_lva1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_lva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lva1 cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated " "Elaborating entity \"altsyncram_lva1\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_4x32 cpu:cpu_instance\|selector_4x32:forward_data_selector " "Elaborating entity \"selector_4x32\" for hierarchy \"cpu:cpu_instance\|selector_4x32:forward_data_selector\"" {  } { { "cpu.v" "forward_data_selector" { Text "E:/Project/Verilog/computer/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu:cpu_instance\|ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\"" {  } { { "cpu.v" "id_stage" { Text "E:/Project/Verilog/computer/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 id.v(79) " "Verilog HDL assignment warning at id.v(79): truncated value with size 32 to match size of target (4)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(82) " "Verilog HDL assignment warning at id.v(82): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(83) " "Verilog HDL assignment warning at id.v(83): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(84) " "Verilog HDL assignment warning at id.v(84): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(85) " "Verilog HDL assignment warning at id.v(85): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id.v(86) " "Verilog HDL assignment warning at id.v(86): truncated value with size 32 to match size of target (5)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:cpu_instance\|ID:id_stage\|registers:registers_instance " "Elaborating entity \"registers\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|registers:registers_instance\"" {  } { { "id.v" "registers_instance" { Text "E:/Project/Verilog/computer/id.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpu_instance\|ID:id_stage\|cu:cu_instance " "Elaborating entity \"cu\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|cu:cu_instance\"" {  } { { "id.v" "cu_instance" { Text "E:/Project/Verilog/computer/id.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu:cpu_instance\|EX:ex_stage " "Elaborating entity \"EX\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\"" {  } { { "cpu.v" "ex_stage" { Text "E:/Project/Verilog/computer/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance\"" {  } { { "ex.v" "alu_instance" { Text "E:/Project/Verilog/computer/ex.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593575589712 "|computer|cpu:cpu_instance|EX:ex_stage|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu:cpu_instance\|MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\"" {  } { { "cpu.v" "mem_stage" { Text "E:/Project/Verilog/computer/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\"" {  } { { "mem.v" "data_memory_instance" { Text "E:/Project/Verilog/computer/mem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance " "Elaborating entity \"io\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance\"" {  } { { "data_memory.v" "io_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589717 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_data io.v(4) " "Output port \"output_data\" at io.v(4) has no driver" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1593575589717 "|computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance " "Elaborating entity \"ram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\"" {  } { { "data_memory.v" "ram_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oee1 " "Found entity 1: altsyncram_oee1" {  } { { "db/altsyncram_oee1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_oee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oee1 cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated " "Elaborating entity \"altsyncram_oee1\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589776 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 64 1 1 " "1 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "E:/Project/Verilog/computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1593575589779 ""}  } { { "E:/Project/Verilog/computer/ram.mif" "" { Text "E:/Project/Verilog/computer/ram.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 64 E:/Project/Verilog/computer/ram.mif " "Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File \"E:/Project/Verilog/computer/ram.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu:cpu_instance\|WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"cpu:cpu_instance\|WB:wb_stage\"" {  } { { "cpu.v" "wb_stage" { Text "E:/Project/Verilog/computer/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1593575591579 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593575594820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575594820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4160 " "Implemented 4160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4030 " "Implemented 4030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593575595031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593575595031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:15 2020 " "Processing ended: Wed Jul 01 11:53:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575596033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575596033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:15 2020 " "Processing started: Wed Jul 01 11:53:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575596033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1593575596033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1593575596033 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1593575596113 ""}
{ "Info" "0" "" "Project  = computer" {  } {  } 0 0 "Project  = computer" 0 0 "Fitter" 0 0 1593575596114 ""}
{ "Info" "0" "" "Revision = computer" {  } {  } 0 0 "Revision = computer" 0 0 "Fitter" 0 0 1593575596114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:09 2020 " "Processing started: Wed Jul 01 11:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575589500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/Project/Verilog/computer/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_2x32 " "Found entity 1: selector_2x32" {  } { { "selector_2x32.v" "" { Text "E:/Project/Verilog/computer/selector_2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/Project/Verilog/computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/Project/Verilog/computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "E:/Project/Verilog/computer/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "E:/Project/Verilog/computer/if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "mem.v" "" { Text "E:/Project/Verilog/computer/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "wb.v" "" { Text "E:/Project/Verilog/computer/wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_4x32 " "Found entity 1: selector_4x32" {  } { { "selector_4x32.v" "" { Text "E:/Project/Verilog/computer/selector_4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "ex.v" "" { Text "E:/Project/Verilog/computer/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593575589591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_instance " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_instance\"" {  } { { "computer.v" "cpu_instance" { Text "E:/Project/Verilog/computer/computer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu:cpu_instance\|IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\"" {  } { { "cpu.v" "if_stage" { Text "E:/Project/Verilog/computer/cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_2x32 cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance " "Elaborating entity \"selector_2x32\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance\"" {  } { { "if.v" "selector_instance" { Text "E:/Project/Verilog/computer/if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\"" {  } { { "if.v" "instruction_memory_instance" { Text "E:/Project/Verilog/computer/if.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\"" {  } { { "instruction_memory.v" "rom_instance" { Text "E:/Project/Verilog/computer/instruction_memory.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""}  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lva1 " "Found entity 1: altsyncram_lva1" {  } { { "db/altsyncram_lva1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_lva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lva1 cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated " "Elaborating entity \"altsyncram_lva1\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_4x32 cpu:cpu_instance\|selector_4x32:forward_data_selector " "Elaborating entity \"selector_4x32\" for hierarchy \"cpu:cpu_instance\|selector_4x32:forward_data_selector\"" {  } { { "cpu.v" "forward_data_selector" { Text "E:/Project/Verilog/computer/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu:cpu_instance\|ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\"" {  } { { "cpu.v" "id_stage" { Text "E:/Project/Verilog/computer/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 id.v(79) " "Verilog HDL assignment warning at id.v(79): truncated value with size 32 to match size of target (4)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(82) " "Verilog HDL assignment warning at id.v(82): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(83) " "Verilog HDL assignment warning at id.v(83): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(84) " "Verilog HDL assignment warning at id.v(84): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(85) " "Verilog HDL assignment warning at id.v(85): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id.v(86) " "Verilog HDL assignment warning at id.v(86): truncated value with size 32 to match size of target (5)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:cpu_instance\|ID:id_stage\|registers:registers_instance " "Elaborating entity \"registers\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|registers:registers_instance\"" {  } { { "id.v" "registers_instance" { Text "E:/Project/Verilog/computer/id.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpu_instance\|ID:id_stage\|cu:cu_instance " "Elaborating entity \"cu\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|cu:cu_instance\"" {  } { { "id.v" "cu_instance" { Text "E:/Project/Verilog/computer/id.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu:cpu_instance\|EX:ex_stage " "Elaborating entity \"EX\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\"" {  } { { "cpu.v" "ex_stage" { Text "E:/Project/Verilog/computer/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance\"" {  } { { "ex.v" "alu_instance" { Text "E:/Project/Verilog/computer/ex.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593575589712 "|computer|cpu:cpu_instance|EX:ex_stage|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu:cpu_instance\|MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\"" {  } { { "cpu.v" "mem_stage" { Text "E:/Project/Verilog/computer/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\"" {  } { { "mem.v" "data_memory_instance" { Text "E:/Project/Verilog/computer/mem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance " "Elaborating entity \"io\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance\"" {  } { { "data_memory.v" "io_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589717 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_data io.v(4) " "Output port \"output_data\" at io.v(4) has no driver" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1593575589717 "|computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance " "Elaborating entity \"ram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\"" {  } { { "data_memory.v" "ram_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oee1 " "Found entity 1: altsyncram_oee1" {  } { { "db/altsyncram_oee1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_oee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oee1 cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated " "Elaborating entity \"altsyncram_oee1\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589776 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 64 1 1 " "1 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "E:/Project/Verilog/computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1593575589779 ""}  } { { "E:/Project/Verilog/computer/ram.mif" "" { Text "E:/Project/Verilog/computer/ram.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 64 E:/Project/Verilog/computer/ram.mif " "Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File \"E:/Project/Verilog/computer/ram.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu:cpu_instance\|WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"cpu:cpu_instance\|WB:wb_stage\"" {  } { { "cpu.v" "wb_stage" { Text "E:/Project/Verilog/computer/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1593575591579 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593575594820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575594820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4160 " "Implemented 4160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4030 " "Implemented 4030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593575595031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593575595031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:15 2020 " "Processing ended: Wed Jul 01 11:53:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1593575596312 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "computer EP2C8F256C6 " "Automatically selected device EP2C8F256C6 for design computer" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593575596522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1593575596534 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C6 " "Device EP2C5F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C6 " "Device EP2C15AF256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C6 " "Device EP2C20F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1593575596761 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5573 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1593575596767 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575596771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[0\] " "Pin aixin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[1\] " "Pin aixin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[2\] " "Pin aixin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[3\] " "Pin aixin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[4\] " "Pin aixin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[5\] " "Pin aixin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[6\] " "Pin aixin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[7\] " "Pin aixin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[8\] " "Pin aixin\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[9\] " "Pin aixin\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[10\] " "Pin aixin\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[11\] " "Pin aixin\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[12\] " "Pin aixin\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[13\] " "Pin aixin\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[14\] " "Pin aixin\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[15\] " "Pin aixin\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[16\] " "Pin aixin\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[17\] " "Pin aixin\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[18\] " "Pin aixin\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[19\] " "Pin aixin\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[20\] " "Pin aixin\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[21\] " "Pin aixin\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[22\] " "Pin aixin\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[23\] " "Pin aixin\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[24\] " "Pin aixin\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[25\] " "Pin aixin\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[26\] " "Pin aixin\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[27\] " "Pin aixin\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[28\] " "Pin aixin\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[29\] " "Pin aixin\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[30\] " "Pin aixin\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[31\] " "Pin aixin\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1593575596839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1593575597086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1593575597087 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597119 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1593575597149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597332 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597333 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593575597593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597607 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593575597614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593575597739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1593575597743 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593575597743 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 46 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575597795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593575598492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575599705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593575599722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593575606875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "E:/Project/Verilog/computer/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1593575610036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593575610036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575612328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1593575612330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593575612330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.70 " "Total time spent on timing analysis during the Fitter is 2.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1593575612415 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575612421 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[16\] 0 " "Pin \"pc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[17\] 0 " "Pin \"pc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[18\] 0 " "Pin \"pc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[19\] 0 " "Pin \"pc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[20\] 0 " "Pin \"pc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[21\] 0 " "Pin \"pc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[22\] 0 " "Pin \"pc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[23\] 0 " "Pin \"pc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[24\] 0 " "Pin \"pc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[25\] 0 " "Pin \"pc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[26\] 0 " "Pin \"pc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[27\] 0 " "Pin \"pc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[28\] 0 " "Pin \"pc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[29\] 0 " "Pin \"pc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[30\] 0 " "Pin \"pc\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[31\] 0 " "Pin \"pc\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[0\] 0 " "Pin \"aixin\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[1\] 0 " "Pin \"aixin\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[2\] 0 " "Pin \"aixin\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[3\] 0 " "Pin \"aixin\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[4\] 0 " "Pin \"aixin\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[5\] 0 " "Pin \"aixin\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[6\] 0 " "Pin \"aixin\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[7\] 0 " "Pin \"aixin\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[8\] 0 " "Pin \"aixin\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[9\] 0 " "Pin \"aixin\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[10\] 0 " "Pin \"aixin\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[11\] 0 " "Pin \"aixin\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[12\] 0 " "Pin \"aixin\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[13\] 0 " "Pin \"aixin\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[14\] 0 " "Pin \"aixin\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[15\] 0 " "Pin \"aixin\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[16\] 0 " "Pin \"aixin\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[17\] 0 " "Pin \"aixin\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[18\] 0 " "Pin \"aixin\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[19\] 0 " "Pin \"aixin\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[20\] 0 " "Pin \"aixin\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[21\] 0 " "Pin \"aixin\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[22\] 0 " "Pin \"aixin\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[23\] 0 " "Pin \"aixin\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[24\] 0 " "Pin \"aixin\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[25\] 0 " "Pin \"aixin\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[26\] 0 " "Pin \"aixin\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[27\] 0 " "Pin \"aixin\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[28\] 0 " "Pin \"aixin\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[29\] 0 " "Pin \"aixin\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[30\] 0 " "Pin \"aixin\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[31\] 0 " "Pin \"aixin\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1593575612482 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613068 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575613214 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575614056 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575614094 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1593575614152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/Verilog/computer/output_files/computer.fit.smsg " "Generated suppressed messages file E:/Project/Verilog/computer/output_files/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593575614406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 398 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 398 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:34 2020 " "Processing ended: Wed Jul 01 11:53:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593575614953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:09 2020 " "Processing started: Wed Jul 01 11:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575589500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/Project/Verilog/computer/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_2x32 " "Found entity 1: selector_2x32" {  } { { "selector_2x32.v" "" { Text "E:/Project/Verilog/computer/selector_2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/Project/Verilog/computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/Project/Verilog/computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "E:/Project/Verilog/computer/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "E:/Project/Verilog/computer/if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "mem.v" "" { Text "E:/Project/Verilog/computer/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "wb.v" "" { Text "E:/Project/Verilog/computer/wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_4x32 " "Found entity 1: selector_4x32" {  } { { "selector_4x32.v" "" { Text "E:/Project/Verilog/computer/selector_4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "ex.v" "" { Text "E:/Project/Verilog/computer/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593575589591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_instance " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_instance\"" {  } { { "computer.v" "cpu_instance" { Text "E:/Project/Verilog/computer/computer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu:cpu_instance\|IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\"" {  } { { "cpu.v" "if_stage" { Text "E:/Project/Verilog/computer/cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_2x32 cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance " "Elaborating entity \"selector_2x32\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance\"" {  } { { "if.v" "selector_instance" { Text "E:/Project/Verilog/computer/if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\"" {  } { { "if.v" "instruction_memory_instance" { Text "E:/Project/Verilog/computer/if.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\"" {  } { { "instruction_memory.v" "rom_instance" { Text "E:/Project/Verilog/computer/instruction_memory.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""}  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lva1 " "Found entity 1: altsyncram_lva1" {  } { { "db/altsyncram_lva1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_lva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lva1 cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated " "Elaborating entity \"altsyncram_lva1\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_4x32 cpu:cpu_instance\|selector_4x32:forward_data_selector " "Elaborating entity \"selector_4x32\" for hierarchy \"cpu:cpu_instance\|selector_4x32:forward_data_selector\"" {  } { { "cpu.v" "forward_data_selector" { Text "E:/Project/Verilog/computer/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu:cpu_instance\|ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\"" {  } { { "cpu.v" "id_stage" { Text "E:/Project/Verilog/computer/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 id.v(79) " "Verilog HDL assignment warning at id.v(79): truncated value with size 32 to match size of target (4)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(82) " "Verilog HDL assignment warning at id.v(82): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(83) " "Verilog HDL assignment warning at id.v(83): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(84) " "Verilog HDL assignment warning at id.v(84): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(85) " "Verilog HDL assignment warning at id.v(85): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id.v(86) " "Verilog HDL assignment warning at id.v(86): truncated value with size 32 to match size of target (5)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:cpu_instance\|ID:id_stage\|registers:registers_instance " "Elaborating entity \"registers\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|registers:registers_instance\"" {  } { { "id.v" "registers_instance" { Text "E:/Project/Verilog/computer/id.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpu_instance\|ID:id_stage\|cu:cu_instance " "Elaborating entity \"cu\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|cu:cu_instance\"" {  } { { "id.v" "cu_instance" { Text "E:/Project/Verilog/computer/id.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu:cpu_instance\|EX:ex_stage " "Elaborating entity \"EX\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\"" {  } { { "cpu.v" "ex_stage" { Text "E:/Project/Verilog/computer/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance\"" {  } { { "ex.v" "alu_instance" { Text "E:/Project/Verilog/computer/ex.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593575589712 "|computer|cpu:cpu_instance|EX:ex_stage|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu:cpu_instance\|MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\"" {  } { { "cpu.v" "mem_stage" { Text "E:/Project/Verilog/computer/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\"" {  } { { "mem.v" "data_memory_instance" { Text "E:/Project/Verilog/computer/mem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance " "Elaborating entity \"io\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance\"" {  } { { "data_memory.v" "io_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589717 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_data io.v(4) " "Output port \"output_data\" at io.v(4) has no driver" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1593575589717 "|computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance " "Elaborating entity \"ram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\"" {  } { { "data_memory.v" "ram_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oee1 " "Found entity 1: altsyncram_oee1" {  } { { "db/altsyncram_oee1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_oee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oee1 cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated " "Elaborating entity \"altsyncram_oee1\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589776 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 64 1 1 " "1 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "E:/Project/Verilog/computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1593575589779 ""}  } { { "E:/Project/Verilog/computer/ram.mif" "" { Text "E:/Project/Verilog/computer/ram.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 64 E:/Project/Verilog/computer/ram.mif " "Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File \"E:/Project/Verilog/computer/ram.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu:cpu_instance\|WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"cpu:cpu_instance\|WB:wb_stage\"" {  } { { "cpu.v" "wb_stage" { Text "E:/Project/Verilog/computer/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1593575591579 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593575594820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575594820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4160 " "Implemented 4160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4030 " "Implemented 4030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593575595031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593575595031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:15 2020 " "Processing ended: Wed Jul 01 11:53:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1593575596312 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "computer EP2C8F256C6 " "Automatically selected device EP2C8F256C6 for design computer" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593575596522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1593575596534 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C6 " "Device EP2C5F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C6 " "Device EP2C15AF256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C6 " "Device EP2C20F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1593575596761 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5573 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1593575596767 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575596771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[0\] " "Pin aixin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[1\] " "Pin aixin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[2\] " "Pin aixin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[3\] " "Pin aixin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[4\] " "Pin aixin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[5\] " "Pin aixin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[6\] " "Pin aixin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[7\] " "Pin aixin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[8\] " "Pin aixin\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[9\] " "Pin aixin\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[10\] " "Pin aixin\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[11\] " "Pin aixin\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[12\] " "Pin aixin\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[13\] " "Pin aixin\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[14\] " "Pin aixin\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[15\] " "Pin aixin\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[16\] " "Pin aixin\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[17\] " "Pin aixin\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[18\] " "Pin aixin\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[19\] " "Pin aixin\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[20\] " "Pin aixin\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[21\] " "Pin aixin\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[22\] " "Pin aixin\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[23\] " "Pin aixin\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[24\] " "Pin aixin\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[25\] " "Pin aixin\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[26\] " "Pin aixin\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[27\] " "Pin aixin\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[28\] " "Pin aixin\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[29\] " "Pin aixin\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[30\] " "Pin aixin\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[31\] " "Pin aixin\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1593575596839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1593575597086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1593575597087 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597119 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1593575597149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597332 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597333 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593575597593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597607 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593575597614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593575597739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1593575597743 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593575597743 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 46 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575597795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593575598492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575599705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593575599722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593575606875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "E:/Project/Verilog/computer/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1593575610036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593575610036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575612328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1593575612330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593575612330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.70 " "Total time spent on timing analysis during the Fitter is 2.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1593575612415 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575612421 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[16\] 0 " "Pin \"pc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[17\] 0 " "Pin \"pc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[18\] 0 " "Pin \"pc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[19\] 0 " "Pin \"pc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[20\] 0 " "Pin \"pc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[21\] 0 " "Pin \"pc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[22\] 0 " "Pin \"pc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[23\] 0 " "Pin \"pc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[24\] 0 " "Pin \"pc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[25\] 0 " "Pin \"pc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[26\] 0 " "Pin \"pc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[27\] 0 " "Pin \"pc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[28\] 0 " "Pin \"pc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[29\] 0 " "Pin \"pc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[30\] 0 " "Pin \"pc\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[31\] 0 " "Pin \"pc\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[0\] 0 " "Pin \"aixin\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[1\] 0 " "Pin \"aixin\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[2\] 0 " "Pin \"aixin\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[3\] 0 " "Pin \"aixin\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[4\] 0 " "Pin \"aixin\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[5\] 0 " "Pin \"aixin\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[6\] 0 " "Pin \"aixin\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[7\] 0 " "Pin \"aixin\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[8\] 0 " "Pin \"aixin\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[9\] 0 " "Pin \"aixin\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[10\] 0 " "Pin \"aixin\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[11\] 0 " "Pin \"aixin\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[12\] 0 " "Pin \"aixin\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[13\] 0 " "Pin \"aixin\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[14\] 0 " "Pin \"aixin\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[15\] 0 " "Pin \"aixin\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[16\] 0 " "Pin \"aixin\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[17\] 0 " "Pin \"aixin\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[18\] 0 " "Pin \"aixin\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[19\] 0 " "Pin \"aixin\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[20\] 0 " "Pin \"aixin\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[21\] 0 " "Pin \"aixin\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[22\] 0 " "Pin \"aixin\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[23\] 0 " "Pin \"aixin\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[24\] 0 " "Pin \"aixin\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[25\] 0 " "Pin \"aixin\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[26\] 0 " "Pin \"aixin\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[27\] 0 " "Pin \"aixin\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[28\] 0 " "Pin \"aixin\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[29\] 0 " "Pin \"aixin\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[30\] 0 " "Pin \"aixin\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[31\] 0 " "Pin \"aixin\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1593575612482 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613068 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575613214 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575614056 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575614094 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1593575614152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/Verilog/computer/output_files/computer.fit.smsg " "Generated suppressed messages file E:/Project/Verilog/computer/output_files/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593575614406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 398 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 398 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:34 2020 " "Processing ended: Wed Jul 01 11:53:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593575614953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1593575615841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575615841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:35 2020 " "Processing started: Wed Jul 01 11:53:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575615841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1593575615841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1593575615841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:09 2020 " "Processing started: Wed Jul 01 11:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575589500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/Project/Verilog/computer/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_2x32 " "Found entity 1: selector_2x32" {  } { { "selector_2x32.v" "" { Text "E:/Project/Verilog/computer/selector_2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/Project/Verilog/computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/Project/Verilog/computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "E:/Project/Verilog/computer/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "E:/Project/Verilog/computer/if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "mem.v" "" { Text "E:/Project/Verilog/computer/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "wb.v" "" { Text "E:/Project/Verilog/computer/wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_4x32 " "Found entity 1: selector_4x32" {  } { { "selector_4x32.v" "" { Text "E:/Project/Verilog/computer/selector_4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "ex.v" "" { Text "E:/Project/Verilog/computer/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593575589591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_instance " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_instance\"" {  } { { "computer.v" "cpu_instance" { Text "E:/Project/Verilog/computer/computer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu:cpu_instance\|IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\"" {  } { { "cpu.v" "if_stage" { Text "E:/Project/Verilog/computer/cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_2x32 cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance " "Elaborating entity \"selector_2x32\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance\"" {  } { { "if.v" "selector_instance" { Text "E:/Project/Verilog/computer/if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\"" {  } { { "if.v" "instruction_memory_instance" { Text "E:/Project/Verilog/computer/if.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\"" {  } { { "instruction_memory.v" "rom_instance" { Text "E:/Project/Verilog/computer/instruction_memory.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""}  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lva1 " "Found entity 1: altsyncram_lva1" {  } { { "db/altsyncram_lva1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_lva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lva1 cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated " "Elaborating entity \"altsyncram_lva1\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_4x32 cpu:cpu_instance\|selector_4x32:forward_data_selector " "Elaborating entity \"selector_4x32\" for hierarchy \"cpu:cpu_instance\|selector_4x32:forward_data_selector\"" {  } { { "cpu.v" "forward_data_selector" { Text "E:/Project/Verilog/computer/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu:cpu_instance\|ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\"" {  } { { "cpu.v" "id_stage" { Text "E:/Project/Verilog/computer/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 id.v(79) " "Verilog HDL assignment warning at id.v(79): truncated value with size 32 to match size of target (4)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(82) " "Verilog HDL assignment warning at id.v(82): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(83) " "Verilog HDL assignment warning at id.v(83): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(84) " "Verilog HDL assignment warning at id.v(84): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(85) " "Verilog HDL assignment warning at id.v(85): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id.v(86) " "Verilog HDL assignment warning at id.v(86): truncated value with size 32 to match size of target (5)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:cpu_instance\|ID:id_stage\|registers:registers_instance " "Elaborating entity \"registers\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|registers:registers_instance\"" {  } { { "id.v" "registers_instance" { Text "E:/Project/Verilog/computer/id.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpu_instance\|ID:id_stage\|cu:cu_instance " "Elaborating entity \"cu\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|cu:cu_instance\"" {  } { { "id.v" "cu_instance" { Text "E:/Project/Verilog/computer/id.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu:cpu_instance\|EX:ex_stage " "Elaborating entity \"EX\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\"" {  } { { "cpu.v" "ex_stage" { Text "E:/Project/Verilog/computer/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance\"" {  } { { "ex.v" "alu_instance" { Text "E:/Project/Verilog/computer/ex.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593575589712 "|computer|cpu:cpu_instance|EX:ex_stage|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu:cpu_instance\|MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\"" {  } { { "cpu.v" "mem_stage" { Text "E:/Project/Verilog/computer/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\"" {  } { { "mem.v" "data_memory_instance" { Text "E:/Project/Verilog/computer/mem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance " "Elaborating entity \"io\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance\"" {  } { { "data_memory.v" "io_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589717 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_data io.v(4) " "Output port \"output_data\" at io.v(4) has no driver" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1593575589717 "|computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance " "Elaborating entity \"ram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\"" {  } { { "data_memory.v" "ram_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oee1 " "Found entity 1: altsyncram_oee1" {  } { { "db/altsyncram_oee1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_oee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oee1 cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated " "Elaborating entity \"altsyncram_oee1\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589776 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 64 1 1 " "1 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "E:/Project/Verilog/computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1593575589779 ""}  } { { "E:/Project/Verilog/computer/ram.mif" "" { Text "E:/Project/Verilog/computer/ram.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 64 E:/Project/Verilog/computer/ram.mif " "Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File \"E:/Project/Verilog/computer/ram.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu:cpu_instance\|WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"cpu:cpu_instance\|WB:wb_stage\"" {  } { { "cpu.v" "wb_stage" { Text "E:/Project/Verilog/computer/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1593575591579 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593575594820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575594820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4160 " "Implemented 4160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4030 " "Implemented 4030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593575595031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593575595031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:15 2020 " "Processing ended: Wed Jul 01 11:53:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1593575596312 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "computer EP2C8F256C6 " "Automatically selected device EP2C8F256C6 for design computer" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593575596522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1593575596534 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C6 " "Device EP2C5F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C6 " "Device EP2C15AF256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C6 " "Device EP2C20F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1593575596761 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5573 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1593575596767 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575596771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[0\] " "Pin aixin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[1\] " "Pin aixin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[2\] " "Pin aixin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[3\] " "Pin aixin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[4\] " "Pin aixin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[5\] " "Pin aixin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[6\] " "Pin aixin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[7\] " "Pin aixin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[8\] " "Pin aixin\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[9\] " "Pin aixin\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[10\] " "Pin aixin\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[11\] " "Pin aixin\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[12\] " "Pin aixin\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[13\] " "Pin aixin\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[14\] " "Pin aixin\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[15\] " "Pin aixin\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[16\] " "Pin aixin\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[17\] " "Pin aixin\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[18\] " "Pin aixin\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[19\] " "Pin aixin\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[20\] " "Pin aixin\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[21\] " "Pin aixin\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[22\] " "Pin aixin\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[23\] " "Pin aixin\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[24\] " "Pin aixin\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[25\] " "Pin aixin\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[26\] " "Pin aixin\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[27\] " "Pin aixin\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[28\] " "Pin aixin\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[29\] " "Pin aixin\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[30\] " "Pin aixin\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[31\] " "Pin aixin\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1593575596839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1593575597086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1593575597087 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597119 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1593575597149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597332 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597333 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593575597593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597607 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593575597614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593575597739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1593575597743 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593575597743 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 46 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575597795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593575598492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575599705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593575599722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593575606875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "E:/Project/Verilog/computer/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1593575610036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593575610036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575612328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1593575612330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593575612330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.70 " "Total time spent on timing analysis during the Fitter is 2.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1593575612415 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575612421 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[16\] 0 " "Pin \"pc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[17\] 0 " "Pin \"pc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[18\] 0 " "Pin \"pc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[19\] 0 " "Pin \"pc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[20\] 0 " "Pin \"pc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[21\] 0 " "Pin \"pc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[22\] 0 " "Pin \"pc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[23\] 0 " "Pin \"pc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[24\] 0 " "Pin \"pc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[25\] 0 " "Pin \"pc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[26\] 0 " "Pin \"pc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[27\] 0 " "Pin \"pc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[28\] 0 " "Pin \"pc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[29\] 0 " "Pin \"pc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[30\] 0 " "Pin \"pc\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[31\] 0 " "Pin \"pc\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[0\] 0 " "Pin \"aixin\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[1\] 0 " "Pin \"aixin\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[2\] 0 " "Pin \"aixin\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[3\] 0 " "Pin \"aixin\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[4\] 0 " "Pin \"aixin\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[5\] 0 " "Pin \"aixin\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[6\] 0 " "Pin \"aixin\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[7\] 0 " "Pin \"aixin\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[8\] 0 " "Pin \"aixin\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[9\] 0 " "Pin \"aixin\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[10\] 0 " "Pin \"aixin\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[11\] 0 " "Pin \"aixin\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[12\] 0 " "Pin \"aixin\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[13\] 0 " "Pin \"aixin\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[14\] 0 " "Pin \"aixin\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[15\] 0 " "Pin \"aixin\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[16\] 0 " "Pin \"aixin\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[17\] 0 " "Pin \"aixin\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[18\] 0 " "Pin \"aixin\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[19\] 0 " "Pin \"aixin\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[20\] 0 " "Pin \"aixin\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[21\] 0 " "Pin \"aixin\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[22\] 0 " "Pin \"aixin\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[23\] 0 " "Pin \"aixin\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[24\] 0 " "Pin \"aixin\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[25\] 0 " "Pin \"aixin\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[26\] 0 " "Pin \"aixin\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[27\] 0 " "Pin \"aixin\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[28\] 0 " "Pin \"aixin\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[29\] 0 " "Pin \"aixin\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[30\] 0 " "Pin \"aixin\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[31\] 0 " "Pin \"aixin\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1593575612482 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613068 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575613214 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575614056 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575614094 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1593575614152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/Verilog/computer/output_files/computer.fit.smsg " "Generated suppressed messages file E:/Project/Verilog/computer/output_files/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593575614406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 398 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 398 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:34 2020 " "Processing ended: Wed Jul 01 11:53:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593575614953 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1593575616393 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1593575616408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:36 2020 " "Processing ended: Wed Jul 01 11:53:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1593575616659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:09 2020 " "Processing started: Wed Jul 01 11:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575589500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/Project/Verilog/computer/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_2x32 " "Found entity 1: selector_2x32" {  } { { "selector_2x32.v" "" { Text "E:/Project/Verilog/computer/selector_2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/Project/Verilog/computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/Project/Verilog/computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "E:/Project/Verilog/computer/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "E:/Project/Verilog/computer/if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "mem.v" "" { Text "E:/Project/Verilog/computer/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "wb.v" "" { Text "E:/Project/Verilog/computer/wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_4x32 " "Found entity 1: selector_4x32" {  } { { "selector_4x32.v" "" { Text "E:/Project/Verilog/computer/selector_4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "ex.v" "" { Text "E:/Project/Verilog/computer/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593575589591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_instance " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_instance\"" {  } { { "computer.v" "cpu_instance" { Text "E:/Project/Verilog/computer/computer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu:cpu_instance\|IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\"" {  } { { "cpu.v" "if_stage" { Text "E:/Project/Verilog/computer/cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_2x32 cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance " "Elaborating entity \"selector_2x32\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance\"" {  } { { "if.v" "selector_instance" { Text "E:/Project/Verilog/computer/if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\"" {  } { { "if.v" "instruction_memory_instance" { Text "E:/Project/Verilog/computer/if.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\"" {  } { { "instruction_memory.v" "rom_instance" { Text "E:/Project/Verilog/computer/instruction_memory.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""}  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lva1 " "Found entity 1: altsyncram_lva1" {  } { { "db/altsyncram_lva1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_lva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lva1 cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated " "Elaborating entity \"altsyncram_lva1\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_4x32 cpu:cpu_instance\|selector_4x32:forward_data_selector " "Elaborating entity \"selector_4x32\" for hierarchy \"cpu:cpu_instance\|selector_4x32:forward_data_selector\"" {  } { { "cpu.v" "forward_data_selector" { Text "E:/Project/Verilog/computer/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu:cpu_instance\|ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\"" {  } { { "cpu.v" "id_stage" { Text "E:/Project/Verilog/computer/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 id.v(79) " "Verilog HDL assignment warning at id.v(79): truncated value with size 32 to match size of target (4)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(82) " "Verilog HDL assignment warning at id.v(82): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(83) " "Verilog HDL assignment warning at id.v(83): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(84) " "Verilog HDL assignment warning at id.v(84): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(85) " "Verilog HDL assignment warning at id.v(85): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id.v(86) " "Verilog HDL assignment warning at id.v(86): truncated value with size 32 to match size of target (5)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:cpu_instance\|ID:id_stage\|registers:registers_instance " "Elaborating entity \"registers\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|registers:registers_instance\"" {  } { { "id.v" "registers_instance" { Text "E:/Project/Verilog/computer/id.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpu_instance\|ID:id_stage\|cu:cu_instance " "Elaborating entity \"cu\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|cu:cu_instance\"" {  } { { "id.v" "cu_instance" { Text "E:/Project/Verilog/computer/id.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu:cpu_instance\|EX:ex_stage " "Elaborating entity \"EX\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\"" {  } { { "cpu.v" "ex_stage" { Text "E:/Project/Verilog/computer/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance\"" {  } { { "ex.v" "alu_instance" { Text "E:/Project/Verilog/computer/ex.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593575589712 "|computer|cpu:cpu_instance|EX:ex_stage|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu:cpu_instance\|MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\"" {  } { { "cpu.v" "mem_stage" { Text "E:/Project/Verilog/computer/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\"" {  } { { "mem.v" "data_memory_instance" { Text "E:/Project/Verilog/computer/mem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance " "Elaborating entity \"io\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance\"" {  } { { "data_memory.v" "io_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589717 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_data io.v(4) " "Output port \"output_data\" at io.v(4) has no driver" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1593575589717 "|computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance " "Elaborating entity \"ram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\"" {  } { { "data_memory.v" "ram_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oee1 " "Found entity 1: altsyncram_oee1" {  } { { "db/altsyncram_oee1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_oee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oee1 cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated " "Elaborating entity \"altsyncram_oee1\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589776 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 64 1 1 " "1 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "E:/Project/Verilog/computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1593575589779 ""}  } { { "E:/Project/Verilog/computer/ram.mif" "" { Text "E:/Project/Verilog/computer/ram.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 64 E:/Project/Verilog/computer/ram.mif " "Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File \"E:/Project/Verilog/computer/ram.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu:cpu_instance\|WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"cpu:cpu_instance\|WB:wb_stage\"" {  } { { "cpu.v" "wb_stage" { Text "E:/Project/Verilog/computer/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1593575591579 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593575594820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575594820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4160 " "Implemented 4160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4030 " "Implemented 4030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593575595031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593575595031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:15 2020 " "Processing ended: Wed Jul 01 11:53:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1593575596312 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "computer EP2C8F256C6 " "Automatically selected device EP2C8F256C6 for design computer" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593575596522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1593575596534 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C6 " "Device EP2C5F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C6 " "Device EP2C15AF256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C6 " "Device EP2C20F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1593575596761 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5573 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1593575596767 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575596771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[0\] " "Pin aixin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[1\] " "Pin aixin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[2\] " "Pin aixin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[3\] " "Pin aixin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[4\] " "Pin aixin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[5\] " "Pin aixin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[6\] " "Pin aixin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[7\] " "Pin aixin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[8\] " "Pin aixin\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[9\] " "Pin aixin\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[10\] " "Pin aixin\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[11\] " "Pin aixin\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[12\] " "Pin aixin\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[13\] " "Pin aixin\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[14\] " "Pin aixin\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[15\] " "Pin aixin\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[16\] " "Pin aixin\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[17\] " "Pin aixin\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[18\] " "Pin aixin\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[19\] " "Pin aixin\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[20\] " "Pin aixin\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[21\] " "Pin aixin\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[22\] " "Pin aixin\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[23\] " "Pin aixin\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[24\] " "Pin aixin\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[25\] " "Pin aixin\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[26\] " "Pin aixin\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[27\] " "Pin aixin\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[28\] " "Pin aixin\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[29\] " "Pin aixin\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[30\] " "Pin aixin\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[31\] " "Pin aixin\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1593575596839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1593575597086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1593575597087 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597119 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1593575597149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597332 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597333 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593575597593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597607 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593575597614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593575597739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1593575597743 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593575597743 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 46 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575597795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593575598492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575599705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593575599722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593575606875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "E:/Project/Verilog/computer/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1593575610036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593575610036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575612328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1593575612330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593575612330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.70 " "Total time spent on timing analysis during the Fitter is 2.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1593575612415 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575612421 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[16\] 0 " "Pin \"pc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[17\] 0 " "Pin \"pc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[18\] 0 " "Pin \"pc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[19\] 0 " "Pin \"pc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[20\] 0 " "Pin \"pc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[21\] 0 " "Pin \"pc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[22\] 0 " "Pin \"pc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[23\] 0 " "Pin \"pc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[24\] 0 " "Pin \"pc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[25\] 0 " "Pin \"pc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[26\] 0 " "Pin \"pc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[27\] 0 " "Pin \"pc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[28\] 0 " "Pin \"pc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[29\] 0 " "Pin \"pc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[30\] 0 " "Pin \"pc\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[31\] 0 " "Pin \"pc\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[0\] 0 " "Pin \"aixin\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[1\] 0 " "Pin \"aixin\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[2\] 0 " "Pin \"aixin\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[3\] 0 " "Pin \"aixin\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[4\] 0 " "Pin \"aixin\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[5\] 0 " "Pin \"aixin\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[6\] 0 " "Pin \"aixin\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[7\] 0 " "Pin \"aixin\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[8\] 0 " "Pin \"aixin\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[9\] 0 " "Pin \"aixin\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[10\] 0 " "Pin \"aixin\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[11\] 0 " "Pin \"aixin\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[12\] 0 " "Pin \"aixin\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[13\] 0 " "Pin \"aixin\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[14\] 0 " "Pin \"aixin\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[15\] 0 " "Pin \"aixin\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[16\] 0 " "Pin \"aixin\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[17\] 0 " "Pin \"aixin\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[18\] 0 " "Pin \"aixin\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[19\] 0 " "Pin \"aixin\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[20\] 0 " "Pin \"aixin\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[21\] 0 " "Pin \"aixin\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[22\] 0 " "Pin \"aixin\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[23\] 0 " "Pin \"aixin\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[24\] 0 " "Pin \"aixin\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[25\] 0 " "Pin \"aixin\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[26\] 0 " "Pin \"aixin\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[27\] 0 " "Pin \"aixin\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[28\] 0 " "Pin \"aixin\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[29\] 0 " "Pin \"aixin\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[30\] 0 " "Pin \"aixin\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[31\] 0 " "Pin \"aixin\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1593575612482 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613068 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575613214 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575614056 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575614094 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1593575614152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/Verilog/computer/output_files/computer.fit.smsg " "Generated suppressed messages file E:/Project/Verilog/computer/output_files/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593575614406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 398 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 398 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:34 2020 " "Processing ended: Wed Jul 01 11:53:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593575614953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575615841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575615841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:35 2020 " "Processing started: Wed Jul 01 11:53:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575615841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1593575615841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1593575615841 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1593575616393 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1593575616408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:36 2020 " "Processing ended: Wed Jul 01 11:53:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1593575616659 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1593575617306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1593575617694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:37 2020 " "Processing started: Wed Jul 01 11:53:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta computer -c computer " "Command: quartus_sta computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575617695 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1593575617778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575618004 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1593575618226 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1593575618226 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618239 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618239 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618243 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618244 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618244 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618245 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618245 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618246 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618246 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618247 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618247 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618248 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618248 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618249 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618249 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618250 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618250 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618251 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618251 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618252 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618252 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618253 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618253 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618255 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618255 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618256 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618256 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618257 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618257 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618258 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618258 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1593575618280 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1593575618285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1593575618331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -294.384 " "Worst-case setup slack is -294.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -294.384    -36590.694 clock  " " -294.384    -36590.694 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1852.528 clock  " "   -2.000     -1852.528 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1593575618461 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1593575618462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1593575618567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -131.033 " "Worst-case setup slack is -131.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -131.033    -16114.848 clock  " " -131.033    -16114.848 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1852.528 clock  " "   -2.000     -1852.528 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1593575618691 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1593575618794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1593575618835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 396 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 396 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:38 2020 " "Processing ended: Wed Jul 01 11:53:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:09 2020 " "Processing started: Wed Jul 01 11:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575589500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/Project/Verilog/computer/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_2x32 " "Found entity 1: selector_2x32" {  } { { "selector_2x32.v" "" { Text "E:/Project/Verilog/computer/selector_2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/Project/Verilog/computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/Project/Verilog/computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "E:/Project/Verilog/computer/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "E:/Project/Verilog/computer/if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "mem.v" "" { Text "E:/Project/Verilog/computer/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "wb.v" "" { Text "E:/Project/Verilog/computer/wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_4x32 " "Found entity 1: selector_4x32" {  } { { "selector_4x32.v" "" { Text "E:/Project/Verilog/computer/selector_4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "ex.v" "" { Text "E:/Project/Verilog/computer/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593575589591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_instance " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_instance\"" {  } { { "computer.v" "cpu_instance" { Text "E:/Project/Verilog/computer/computer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu:cpu_instance\|IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\"" {  } { { "cpu.v" "if_stage" { Text "E:/Project/Verilog/computer/cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_2x32 cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance " "Elaborating entity \"selector_2x32\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance\"" {  } { { "if.v" "selector_instance" { Text "E:/Project/Verilog/computer/if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\"" {  } { { "if.v" "instruction_memory_instance" { Text "E:/Project/Verilog/computer/if.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\"" {  } { { "instruction_memory.v" "rom_instance" { Text "E:/Project/Verilog/computer/instruction_memory.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""}  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lva1 " "Found entity 1: altsyncram_lva1" {  } { { "db/altsyncram_lva1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_lva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lva1 cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated " "Elaborating entity \"altsyncram_lva1\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_4x32 cpu:cpu_instance\|selector_4x32:forward_data_selector " "Elaborating entity \"selector_4x32\" for hierarchy \"cpu:cpu_instance\|selector_4x32:forward_data_selector\"" {  } { { "cpu.v" "forward_data_selector" { Text "E:/Project/Verilog/computer/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu:cpu_instance\|ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\"" {  } { { "cpu.v" "id_stage" { Text "E:/Project/Verilog/computer/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 id.v(79) " "Verilog HDL assignment warning at id.v(79): truncated value with size 32 to match size of target (4)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(82) " "Verilog HDL assignment warning at id.v(82): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(83) " "Verilog HDL assignment warning at id.v(83): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(84) " "Verilog HDL assignment warning at id.v(84): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(85) " "Verilog HDL assignment warning at id.v(85): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id.v(86) " "Verilog HDL assignment warning at id.v(86): truncated value with size 32 to match size of target (5)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:cpu_instance\|ID:id_stage\|registers:registers_instance " "Elaborating entity \"registers\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|registers:registers_instance\"" {  } { { "id.v" "registers_instance" { Text "E:/Project/Verilog/computer/id.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpu_instance\|ID:id_stage\|cu:cu_instance " "Elaborating entity \"cu\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|cu:cu_instance\"" {  } { { "id.v" "cu_instance" { Text "E:/Project/Verilog/computer/id.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu:cpu_instance\|EX:ex_stage " "Elaborating entity \"EX\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\"" {  } { { "cpu.v" "ex_stage" { Text "E:/Project/Verilog/computer/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance\"" {  } { { "ex.v" "alu_instance" { Text "E:/Project/Verilog/computer/ex.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593575589712 "|computer|cpu:cpu_instance|EX:ex_stage|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu:cpu_instance\|MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\"" {  } { { "cpu.v" "mem_stage" { Text "E:/Project/Verilog/computer/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\"" {  } { { "mem.v" "data_memory_instance" { Text "E:/Project/Verilog/computer/mem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance " "Elaborating entity \"io\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance\"" {  } { { "data_memory.v" "io_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589717 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_data io.v(4) " "Output port \"output_data\" at io.v(4) has no driver" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1593575589717 "|computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance " "Elaborating entity \"ram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\"" {  } { { "data_memory.v" "ram_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oee1 " "Found entity 1: altsyncram_oee1" {  } { { "db/altsyncram_oee1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_oee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oee1 cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated " "Elaborating entity \"altsyncram_oee1\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589776 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 64 1 1 " "1 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "E:/Project/Verilog/computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1593575589779 ""}  } { { "E:/Project/Verilog/computer/ram.mif" "" { Text "E:/Project/Verilog/computer/ram.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 64 E:/Project/Verilog/computer/ram.mif " "Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File \"E:/Project/Verilog/computer/ram.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu:cpu_instance\|WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"cpu:cpu_instance\|WB:wb_stage\"" {  } { { "cpu.v" "wb_stage" { Text "E:/Project/Verilog/computer/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1593575591579 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593575594820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575594820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4160 " "Implemented 4160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4030 " "Implemented 4030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593575595031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593575595031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:15 2020 " "Processing ended: Wed Jul 01 11:53:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1593575596312 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "computer EP2C8F256C6 " "Automatically selected device EP2C8F256C6 for design computer" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593575596522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1593575596534 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C6 " "Device EP2C5F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C6 " "Device EP2C15AF256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C6 " "Device EP2C20F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1593575596761 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5573 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1593575596767 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575596771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[0\] " "Pin aixin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[1\] " "Pin aixin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[2\] " "Pin aixin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[3\] " "Pin aixin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[4\] " "Pin aixin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[5\] " "Pin aixin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[6\] " "Pin aixin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[7\] " "Pin aixin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[8\] " "Pin aixin\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[9\] " "Pin aixin\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[10\] " "Pin aixin\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[11\] " "Pin aixin\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[12\] " "Pin aixin\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[13\] " "Pin aixin\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[14\] " "Pin aixin\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[15\] " "Pin aixin\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[16\] " "Pin aixin\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[17\] " "Pin aixin\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[18\] " "Pin aixin\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[19\] " "Pin aixin\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[20\] " "Pin aixin\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[21\] " "Pin aixin\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[22\] " "Pin aixin\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[23\] " "Pin aixin\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[24\] " "Pin aixin\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[25\] " "Pin aixin\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[26\] " "Pin aixin\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[27\] " "Pin aixin\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[28\] " "Pin aixin\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[29\] " "Pin aixin\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[30\] " "Pin aixin\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[31\] " "Pin aixin\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1593575596839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1593575597086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1593575597087 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597119 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1593575597149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597332 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597333 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593575597593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597607 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593575597614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593575597739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1593575597743 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593575597743 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 46 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575597795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593575598492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575599705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593575599722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593575606875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "E:/Project/Verilog/computer/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1593575610036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593575610036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575612328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1593575612330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593575612330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.70 " "Total time spent on timing analysis during the Fitter is 2.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1593575612415 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575612421 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[16\] 0 " "Pin \"pc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[17\] 0 " "Pin \"pc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[18\] 0 " "Pin \"pc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[19\] 0 " "Pin \"pc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[20\] 0 " "Pin \"pc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[21\] 0 " "Pin \"pc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[22\] 0 " "Pin \"pc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[23\] 0 " "Pin \"pc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[24\] 0 " "Pin \"pc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[25\] 0 " "Pin \"pc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[26\] 0 " "Pin \"pc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[27\] 0 " "Pin \"pc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[28\] 0 " "Pin \"pc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[29\] 0 " "Pin \"pc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[30\] 0 " "Pin \"pc\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[31\] 0 " "Pin \"pc\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[0\] 0 " "Pin \"aixin\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[1\] 0 " "Pin \"aixin\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[2\] 0 " "Pin \"aixin\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[3\] 0 " "Pin \"aixin\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[4\] 0 " "Pin \"aixin\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[5\] 0 " "Pin \"aixin\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[6\] 0 " "Pin \"aixin\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[7\] 0 " "Pin \"aixin\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[8\] 0 " "Pin \"aixin\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[9\] 0 " "Pin \"aixin\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[10\] 0 " "Pin \"aixin\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[11\] 0 " "Pin \"aixin\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[12\] 0 " "Pin \"aixin\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[13\] 0 " "Pin \"aixin\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[14\] 0 " "Pin \"aixin\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[15\] 0 " "Pin \"aixin\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[16\] 0 " "Pin \"aixin\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[17\] 0 " "Pin \"aixin\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[18\] 0 " "Pin \"aixin\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[19\] 0 " "Pin \"aixin\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[20\] 0 " "Pin \"aixin\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[21\] 0 " "Pin \"aixin\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[22\] 0 " "Pin \"aixin\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[23\] 0 " "Pin \"aixin\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[24\] 0 " "Pin \"aixin\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[25\] 0 " "Pin \"aixin\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[26\] 0 " "Pin \"aixin\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[27\] 0 " "Pin \"aixin\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[28\] 0 " "Pin \"aixin\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[29\] 0 " "Pin \"aixin\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[30\] 0 " "Pin \"aixin\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[31\] 0 " "Pin \"aixin\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1593575612482 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613068 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575613214 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575614056 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575614094 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1593575614152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/Verilog/computer/output_files/computer.fit.smsg " "Generated suppressed messages file E:/Project/Verilog/computer/output_files/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593575614406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 398 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 398 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:34 2020 " "Processing ended: Wed Jul 01 11:53:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593575614953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575615841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575615841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:35 2020 " "Processing started: Wed Jul 01 11:53:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575615841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1593575615841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1593575615841 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1593575616393 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1593575616408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:36 2020 " "Processing ended: Wed Jul 01 11:53:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1593575616659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575617694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:37 2020 " "Processing started: Wed Jul 01 11:53:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta computer -c computer " "Command: quartus_sta computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575617695 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1593575617778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575618004 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1593575618226 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1593575618226 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618239 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618239 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618243 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618244 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618244 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618245 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618245 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618246 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618246 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618247 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618247 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618248 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618248 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618249 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618249 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618250 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618250 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618251 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618251 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618252 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618252 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618253 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618253 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618255 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618255 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618256 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618256 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618257 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618257 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618258 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618258 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1593575618280 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1593575618285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1593575618331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -294.384 " "Worst-case setup slack is -294.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -294.384    -36590.694 clock  " " -294.384    -36590.694 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1852.528 clock  " "   -2.000     -1852.528 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1593575618461 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1593575618462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1593575618567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -131.033 " "Worst-case setup slack is -131.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -131.033    -16114.848 clock  " " -131.033    -16114.848 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1852.528 clock  " "   -2.000     -1852.528 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1593575618691 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1593575618794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1593575618835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 396 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 396 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:38 2020 " "Processing ended: Wed Jul 01 11:53:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575619868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575619868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:39 2020 " "Processing started: Wed Jul 01 11:53:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575619868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575619868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575619868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:09 2020 " "Processing started: Wed Jul 01 11:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575589500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/Project/Verilog/computer/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_2x32 " "Found entity 1: selector_2x32" {  } { { "selector_2x32.v" "" { Text "E:/Project/Verilog/computer/selector_2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/Project/Verilog/computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/Project/Verilog/computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "E:/Project/Verilog/computer/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "E:/Project/Verilog/computer/if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "mem.v" "" { Text "E:/Project/Verilog/computer/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "wb.v" "" { Text "E:/Project/Verilog/computer/wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_4x32 " "Found entity 1: selector_4x32" {  } { { "selector_4x32.v" "" { Text "E:/Project/Verilog/computer/selector_4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "ex.v" "" { Text "E:/Project/Verilog/computer/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593575589591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_instance " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_instance\"" {  } { { "computer.v" "cpu_instance" { Text "E:/Project/Verilog/computer/computer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu:cpu_instance\|IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\"" {  } { { "cpu.v" "if_stage" { Text "E:/Project/Verilog/computer/cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_2x32 cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance " "Elaborating entity \"selector_2x32\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance\"" {  } { { "if.v" "selector_instance" { Text "E:/Project/Verilog/computer/if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\"" {  } { { "if.v" "instruction_memory_instance" { Text "E:/Project/Verilog/computer/if.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\"" {  } { { "instruction_memory.v" "rom_instance" { Text "E:/Project/Verilog/computer/instruction_memory.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""}  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lva1 " "Found entity 1: altsyncram_lva1" {  } { { "db/altsyncram_lva1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_lva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lva1 cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated " "Elaborating entity \"altsyncram_lva1\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_4x32 cpu:cpu_instance\|selector_4x32:forward_data_selector " "Elaborating entity \"selector_4x32\" for hierarchy \"cpu:cpu_instance\|selector_4x32:forward_data_selector\"" {  } { { "cpu.v" "forward_data_selector" { Text "E:/Project/Verilog/computer/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu:cpu_instance\|ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\"" {  } { { "cpu.v" "id_stage" { Text "E:/Project/Verilog/computer/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 id.v(79) " "Verilog HDL assignment warning at id.v(79): truncated value with size 32 to match size of target (4)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(82) " "Verilog HDL assignment warning at id.v(82): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(83) " "Verilog HDL assignment warning at id.v(83): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(84) " "Verilog HDL assignment warning at id.v(84): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(85) " "Verilog HDL assignment warning at id.v(85): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id.v(86) " "Verilog HDL assignment warning at id.v(86): truncated value with size 32 to match size of target (5)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:cpu_instance\|ID:id_stage\|registers:registers_instance " "Elaborating entity \"registers\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|registers:registers_instance\"" {  } { { "id.v" "registers_instance" { Text "E:/Project/Verilog/computer/id.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpu_instance\|ID:id_stage\|cu:cu_instance " "Elaborating entity \"cu\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|cu:cu_instance\"" {  } { { "id.v" "cu_instance" { Text "E:/Project/Verilog/computer/id.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu:cpu_instance\|EX:ex_stage " "Elaborating entity \"EX\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\"" {  } { { "cpu.v" "ex_stage" { Text "E:/Project/Verilog/computer/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance\"" {  } { { "ex.v" "alu_instance" { Text "E:/Project/Verilog/computer/ex.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593575589712 "|computer|cpu:cpu_instance|EX:ex_stage|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu:cpu_instance\|MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\"" {  } { { "cpu.v" "mem_stage" { Text "E:/Project/Verilog/computer/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\"" {  } { { "mem.v" "data_memory_instance" { Text "E:/Project/Verilog/computer/mem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance " "Elaborating entity \"io\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance\"" {  } { { "data_memory.v" "io_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589717 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_data io.v(4) " "Output port \"output_data\" at io.v(4) has no driver" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1593575589717 "|computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance " "Elaborating entity \"ram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\"" {  } { { "data_memory.v" "ram_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oee1 " "Found entity 1: altsyncram_oee1" {  } { { "db/altsyncram_oee1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_oee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oee1 cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated " "Elaborating entity \"altsyncram_oee1\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589776 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 64 1 1 " "1 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "E:/Project/Verilog/computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1593575589779 ""}  } { { "E:/Project/Verilog/computer/ram.mif" "" { Text "E:/Project/Verilog/computer/ram.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 64 E:/Project/Verilog/computer/ram.mif " "Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File \"E:/Project/Verilog/computer/ram.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu:cpu_instance\|WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"cpu:cpu_instance\|WB:wb_stage\"" {  } { { "cpu.v" "wb_stage" { Text "E:/Project/Verilog/computer/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1593575591579 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593575594820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575594820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4160 " "Implemented 4160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4030 " "Implemented 4030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593575595031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593575595031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:15 2020 " "Processing ended: Wed Jul 01 11:53:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1593575596312 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "computer EP2C8F256C6 " "Automatically selected device EP2C8F256C6 for design computer" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593575596522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1593575596534 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C6 " "Device EP2C5F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C6 " "Device EP2C15AF256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C6 " "Device EP2C20F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1593575596761 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5573 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1593575596767 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575596771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[0\] " "Pin aixin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[1\] " "Pin aixin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[2\] " "Pin aixin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[3\] " "Pin aixin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[4\] " "Pin aixin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[5\] " "Pin aixin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[6\] " "Pin aixin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[7\] " "Pin aixin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[8\] " "Pin aixin\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[9\] " "Pin aixin\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[10\] " "Pin aixin\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[11\] " "Pin aixin\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[12\] " "Pin aixin\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[13\] " "Pin aixin\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[14\] " "Pin aixin\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[15\] " "Pin aixin\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[16\] " "Pin aixin\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[17\] " "Pin aixin\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[18\] " "Pin aixin\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[19\] " "Pin aixin\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[20\] " "Pin aixin\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[21\] " "Pin aixin\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[22\] " "Pin aixin\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[23\] " "Pin aixin\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[24\] " "Pin aixin\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[25\] " "Pin aixin\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[26\] " "Pin aixin\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[27\] " "Pin aixin\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[28\] " "Pin aixin\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[29\] " "Pin aixin\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[30\] " "Pin aixin\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[31\] " "Pin aixin\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1593575596839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1593575597086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1593575597087 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597119 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1593575597149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597332 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597333 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593575597593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597607 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593575597614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593575597739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1593575597743 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593575597743 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 46 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575597795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593575598492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575599705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593575599722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593575606875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "E:/Project/Verilog/computer/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1593575610036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593575610036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575612328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1593575612330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593575612330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.70 " "Total time spent on timing analysis during the Fitter is 2.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1593575612415 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575612421 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[16\] 0 " "Pin \"pc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[17\] 0 " "Pin \"pc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[18\] 0 " "Pin \"pc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[19\] 0 " "Pin \"pc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[20\] 0 " "Pin \"pc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[21\] 0 " "Pin \"pc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[22\] 0 " "Pin \"pc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[23\] 0 " "Pin \"pc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[24\] 0 " "Pin \"pc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[25\] 0 " "Pin \"pc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[26\] 0 " "Pin \"pc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[27\] 0 " "Pin \"pc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[28\] 0 " "Pin \"pc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[29\] 0 " "Pin \"pc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[30\] 0 " "Pin \"pc\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[31\] 0 " "Pin \"pc\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[0\] 0 " "Pin \"aixin\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[1\] 0 " "Pin \"aixin\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[2\] 0 " "Pin \"aixin\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[3\] 0 " "Pin \"aixin\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[4\] 0 " "Pin \"aixin\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[5\] 0 " "Pin \"aixin\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[6\] 0 " "Pin \"aixin\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[7\] 0 " "Pin \"aixin\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[8\] 0 " "Pin \"aixin\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[9\] 0 " "Pin \"aixin\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[10\] 0 " "Pin \"aixin\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[11\] 0 " "Pin \"aixin\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[12\] 0 " "Pin \"aixin\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[13\] 0 " "Pin \"aixin\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[14\] 0 " "Pin \"aixin\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[15\] 0 " "Pin \"aixin\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[16\] 0 " "Pin \"aixin\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[17\] 0 " "Pin \"aixin\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[18\] 0 " "Pin \"aixin\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[19\] 0 " "Pin \"aixin\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[20\] 0 " "Pin \"aixin\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[21\] 0 " "Pin \"aixin\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[22\] 0 " "Pin \"aixin\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[23\] 0 " "Pin \"aixin\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[24\] 0 " "Pin \"aixin\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[25\] 0 " "Pin \"aixin\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[26\] 0 " "Pin \"aixin\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[27\] 0 " "Pin \"aixin\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[28\] 0 " "Pin \"aixin\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[29\] 0 " "Pin \"aixin\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[30\] 0 " "Pin \"aixin\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[31\] 0 " "Pin \"aixin\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1593575612482 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613068 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575613214 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575614056 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575614094 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1593575614152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/Verilog/computer/output_files/computer.fit.smsg " "Generated suppressed messages file E:/Project/Verilog/computer/output_files/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593575614406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 398 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 398 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:34 2020 " "Processing ended: Wed Jul 01 11:53:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593575614953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575615841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575615841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:35 2020 " "Processing started: Wed Jul 01 11:53:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575615841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1593575615841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1593575615841 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1593575616393 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1593575616408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:36 2020 " "Processing ended: Wed Jul 01 11:53:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1593575616659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575617694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:37 2020 " "Processing started: Wed Jul 01 11:53:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta computer -c computer " "Command: quartus_sta computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575617695 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1593575617778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575618004 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1593575618226 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1593575618226 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618239 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618239 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618243 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618244 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618244 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618245 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618245 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618246 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618246 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618247 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618247 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618248 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618248 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618249 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618249 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618250 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618250 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618251 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618251 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618252 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618252 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618253 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618253 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618255 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618255 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618256 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618256 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618257 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618257 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618258 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618258 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1593575618280 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1593575618285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1593575618331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -294.384 " "Worst-case setup slack is -294.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -294.384    -36590.694 clock  " " -294.384    -36590.694 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1852.528 clock  " "   -2.000     -1852.528 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1593575618461 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1593575618462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1593575618567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -131.033 " "Worst-case setup slack is -131.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -131.033    -16114.848 clock  " " -131.033    -16114.848 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1852.528 clock  " "   -2.000     -1852.528 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1593575618691 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1593575618794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1593575618835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 396 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 396 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:38 2020 " "Processing ended: Wed Jul 01 11:53:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computer.vo E:/Project/Verilog/computer/simulation/modelsim/ simulation " "Generated file computer.vo in folder \"E:/Project/Verilog/computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1593575620706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575620748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:40 2020 " "Processing ended: Wed Jul 01 11:53:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575620748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575620748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575620748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575620748 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:09 2020 " "Processing started: Wed Jul 01 11:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575589123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575589500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/Project/Verilog/computer/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_2x32 " "Found entity 1: selector_2x32" {  } { { "selector_2x32.v" "" { Text "E:/Project/Verilog/computer/selector_2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/Project/Verilog/computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/Project/Verilog/computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "E:/Project/Verilog/computer/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "E:/Project/Verilog/computer/if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "mem.v" "" { Text "E:/Project/Verilog/computer/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "wb.v" "" { Text "E:/Project/Verilog/computer/wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_4x32 " "Found entity 1: selector_4x32" {  } { { "selector_4x32.v" "" { Text "E:/Project/Verilog/computer/selector_4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "ex.v" "" { Text "E:/Project/Verilog/computer/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593575589591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_instance " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_instance\"" {  } { { "computer.v" "cpu_instance" { Text "E:/Project/Verilog/computer/computer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu:cpu_instance\|IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\"" {  } { { "cpu.v" "if_stage" { Text "E:/Project/Verilog/computer/cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_2x32 cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance " "Elaborating entity \"selector_2x32\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance\"" {  } { { "if.v" "selector_instance" { Text "E:/Project/Verilog/computer/if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\"" {  } { { "if.v" "instruction_memory_instance" { Text "E:/Project/Verilog/computer/if.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\"" {  } { { "instruction_memory.v" "rom_instance" { Text "E:/Project/Verilog/computer/instruction_memory.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589636 ""}  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lva1 " "Found entity 1: altsyncram_lva1" {  } { { "db/altsyncram_lva1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_lva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lva1 cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated " "Elaborating entity \"altsyncram_lva1\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_4x32 cpu:cpu_instance\|selector_4x32:forward_data_selector " "Elaborating entity \"selector_4x32\" for hierarchy \"cpu:cpu_instance\|selector_4x32:forward_data_selector\"" {  } { { "cpu.v" "forward_data_selector" { Text "E:/Project/Verilog/computer/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu:cpu_instance\|ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\"" {  } { { "cpu.v" "id_stage" { Text "E:/Project/Verilog/computer/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 id.v(79) " "Verilog HDL assignment warning at id.v(79): truncated value with size 32 to match size of target (4)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(82) " "Verilog HDL assignment warning at id.v(82): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(83) " "Verilog HDL assignment warning at id.v(83): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(84) " "Verilog HDL assignment warning at id.v(84): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(85) " "Verilog HDL assignment warning at id.v(85): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id.v(86) " "Verilog HDL assignment warning at id.v(86): truncated value with size 32 to match size of target (5)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575589695 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:cpu_instance\|ID:id_stage\|registers:registers_instance " "Elaborating entity \"registers\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|registers:registers_instance\"" {  } { { "id.v" "registers_instance" { Text "E:/Project/Verilog/computer/id.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpu_instance\|ID:id_stage\|cu:cu_instance " "Elaborating entity \"cu\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|cu:cu_instance\"" {  } { { "id.v" "cu_instance" { Text "E:/Project/Verilog/computer/id.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu:cpu_instance\|EX:ex_stage " "Elaborating entity \"EX\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\"" {  } { { "cpu.v" "ex_stage" { Text "E:/Project/Verilog/computer/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance\"" {  } { { "ex.v" "alu_instance" { Text "E:/Project/Verilog/computer/ex.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593575589712 "|computer|cpu:cpu_instance|EX:ex_stage|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu:cpu_instance\|MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\"" {  } { { "cpu.v" "mem_stage" { Text "E:/Project/Verilog/computer/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\"" {  } { { "mem.v" "data_memory_instance" { Text "E:/Project/Verilog/computer/mem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance " "Elaborating entity \"io\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance\"" {  } { { "data_memory.v" "io_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589717 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_data io.v(4) " "Output port \"output_data\" at io.v(4) has no driver" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1593575589717 "|computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance " "Elaborating entity \"ram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\"" {  } { { "data_memory.v" "ram_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589726 ""}  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575589726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oee1 " "Found entity 1: altsyncram_oee1" {  } { { "db/altsyncram_oee1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_oee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575589775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oee1 cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated " "Elaborating entity \"altsyncram_oee1\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589776 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 64 1 1 " "1 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "E:/Project/Verilog/computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1593575589779 ""}  } { { "E:/Project/Verilog/computer/ram.mif" "" { Text "E:/Project/Verilog/computer/ram.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 64 E:/Project/Verilog/computer/ram.mif " "Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File \"E:/Project/Verilog/computer/ram.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1593575589779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu:cpu_instance\|WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"cpu:cpu_instance\|WB:wb_stage\"" {  } { { "cpu.v" "wb_stage" { Text "E:/Project/Verilog/computer/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575589806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1593575591579 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593575591645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593575594820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575594820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4160 " "Implemented 4160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4030 " "Implemented 4030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593575595031 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593575595031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593575595031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:15 2020 " "Processing ended: Wed Jul 01 11:53:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575595049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1593575596312 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "computer EP2C8F256C6 " "Automatically selected device EP2C8F256C6 for design computer" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1593575596436 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593575596522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1593575596534 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C6 " "Device EP2C5F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C6 " "Device EP2C15AF256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C6 " "Device EP2C20F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575596761 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1593575596761 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5573 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575596767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1593575596767 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575596771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[0\] " "Pin aixin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[1\] " "Pin aixin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[2\] " "Pin aixin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[3\] " "Pin aixin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[4\] " "Pin aixin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[5\] " "Pin aixin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[6\] " "Pin aixin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[7\] " "Pin aixin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[8\] " "Pin aixin\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[9\] " "Pin aixin\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[10\] " "Pin aixin\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[11\] " "Pin aixin\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[12\] " "Pin aixin\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[13\] " "Pin aixin\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[14\] " "Pin aixin\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[15\] " "Pin aixin\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[16\] " "Pin aixin\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[17\] " "Pin aixin\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[18\] " "Pin aixin\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[19\] " "Pin aixin\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[20\] " "Pin aixin\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[21\] " "Pin aixin\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[22\] " "Pin aixin\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[23\] " "Pin aixin\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[24\] " "Pin aixin\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[25\] " "Pin aixin\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[26\] " "Pin aixin\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[27\] " "Pin aixin\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[28\] " "Pin aixin\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[29\] " "Pin aixin\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[30\] " "Pin aixin\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[31\] " "Pin aixin\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575596839 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1593575596839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1593575597086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1593575597087 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597104 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597104 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597105 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597105 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597106 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597106 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597107 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597107 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597108 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597108 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597109 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597109 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597110 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597110 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597111 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597111 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597112 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597112 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597113 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597113 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597114 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597114 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597115 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597115 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597116 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597116 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597117 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597117 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597118 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597118 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575597119 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575597119 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1593575597149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597332 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575597333 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575597333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593575597593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575597598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575597607 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593575597610 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593575597614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593575597739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1593575597743 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593575597743 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 46 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1593575597747 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1593575597747 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575597795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593575598492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575599705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593575599722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575606521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593575606875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "E:/Project/Verilog/computer/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1593575610036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593575610036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575612328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1593575612330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593575612330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.70 " "Total time spent on timing analysis during the Fitter is 2.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1593575612415 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575612421 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[16\] 0 " "Pin \"pc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[17\] 0 " "Pin \"pc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[18\] 0 " "Pin \"pc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[19\] 0 " "Pin \"pc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[20\] 0 " "Pin \"pc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[21\] 0 " "Pin \"pc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[22\] 0 " "Pin \"pc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[23\] 0 " "Pin \"pc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[24\] 0 " "Pin \"pc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[25\] 0 " "Pin \"pc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[26\] 0 " "Pin \"pc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[27\] 0 " "Pin \"pc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[28\] 0 " "Pin \"pc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[29\] 0 " "Pin \"pc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[30\] 0 " "Pin \"pc\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[31\] 0 " "Pin \"pc\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[0\] 0 " "Pin \"aixin\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[1\] 0 " "Pin \"aixin\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[2\] 0 " "Pin \"aixin\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[3\] 0 " "Pin \"aixin\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[4\] 0 " "Pin \"aixin\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[5\] 0 " "Pin \"aixin\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[6\] 0 " "Pin \"aixin\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[7\] 0 " "Pin \"aixin\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[8\] 0 " "Pin \"aixin\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[9\] 0 " "Pin \"aixin\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[10\] 0 " "Pin \"aixin\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[11\] 0 " "Pin \"aixin\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[12\] 0 " "Pin \"aixin\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[13\] 0 " "Pin \"aixin\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[14\] 0 " "Pin \"aixin\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[15\] 0 " "Pin \"aixin\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[16\] 0 " "Pin \"aixin\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[17\] 0 " "Pin \"aixin\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[18\] 0 " "Pin \"aixin\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[19\] 0 " "Pin \"aixin\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[20\] 0 " "Pin \"aixin\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[21\] 0 " "Pin \"aixin\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[22\] 0 " "Pin \"aixin\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[23\] 0 " "Pin \"aixin\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[24\] 0 " "Pin \"aixin\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[25\] 0 " "Pin \"aixin\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[26\] 0 " "Pin \"aixin\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[27\] 0 " "Pin \"aixin\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[28\] 0 " "Pin \"aixin\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[29\] 0 " "Pin \"aixin\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[30\] 0 " "Pin \"aixin\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[31\] 0 " "Pin \"aixin\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575612482 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1593575612482 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613068 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575613214 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575613882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575614056 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575614094 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1593575614152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/Verilog/computer/output_files/computer.fit.smsg " "Generated suppressed messages file E:/Project/Verilog/computer/output_files/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593575614406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 398 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 398 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:34 2020 " "Processing ended: Wed Jul 01 11:53:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575614953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593575614953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575615841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575615841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:35 2020 " "Processing started: Wed Jul 01 11:53:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575615841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1593575615841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1593575615841 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1593575616393 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1593575616408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:36 2020 " "Processing ended: Wed Jul 01 11:53:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575616659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1593575616659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575617694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:37 2020 " "Processing started: Wed Jul 01 11:53:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575617694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta computer -c computer " "Command: quartus_sta computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575617695 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1593575617778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575618004 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1593575618226 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1593575618226 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618239 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618239 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618243 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618243 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618244 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618244 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618244 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618245 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618245 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618245 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618246 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618246 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618246 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618247 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618247 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618247 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618248 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618248 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618248 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618249 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618249 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618249 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618250 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618250 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618250 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618251 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618251 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618251 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618252 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618252 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618252 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618253 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618253 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618253 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618254 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618254 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618255 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618255 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618255 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618256 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618256 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618256 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618257 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618257 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618257 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618258 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575618258 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575618258 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1593575618280 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1593575618285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1593575618331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -294.384 " "Worst-case setup slack is -294.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -294.384    -36590.694 clock  " " -294.384    -36590.694 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1852.528 clock  " "   -2.000     -1852.528 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618353 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1593575618461 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1593575618462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1593575618567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -131.033 " "Worst-case setup slack is -131.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -131.033    -16114.848 clock  " " -131.033    -16114.848 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575618588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1852.528 clock  " "   -2.000     -1852.528 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575618591 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1593575618691 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1593575618794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1593575618835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 396 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 396 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:38 2020 " "Processing ended: Wed Jul 01 11:53:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575618934 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575619868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575619868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:39 2020 " "Processing started: Wed Jul 01 11:53:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575619868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575619868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575619868 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computer.vo E:/Project/Verilog/computer/simulation/modelsim/ simulation " "Generated file computer.vo in folder \"E:/Project/Verilog/computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1593575620706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575620748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:40 2020 " "Processing ended: Wed Jul 01 11:53:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575620748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575620748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575620748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575620748 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 807 s " "Quartus II Full Compilation was successful. 0 errors, 807 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575621439 ""}
