{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 15:56:39 2002 " "Info: Processing started: Fri Dec 20 15:56:39 2002" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU8951 -c MCU8951 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Documents and Settings/Administrator/桌面/FunClock/IRAM.VHD " "Warning: Can't analyze file -- file C:/Documents and Settings/Administrator/桌面/FunClock/IRAM.VHD is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Documents and Settings/Administrator/桌面/FunClock/ROM4K.VHD " "Warning: Can't analyze file -- file C:/Documents and Settings/Administrator/桌面/FunClock/ROM4K.VHD is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Documents and Settings/Administrator/桌面/FunClock/reg8b.vhd " "Warning: Can't analyze file -- file C:/Documents and Settings/Administrator/桌面/FunClock/reg8b.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ETESTER.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ETESTER.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etester-behav " "Info: Found design unit 1: etester-behav" {  } { { "ETESTER.VHD" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ETESTER.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 etester " "Info: Found entity 1: etester" {  } { { "ETESTER.VHD" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ETESTER.VHD" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Documents and Settings/Administrator/桌面/FunClock/reg4b.vhd " "Warning: Can't analyze file -- file C:/Documents and Settings/Administrator/桌面/FunClock/reg4b.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "MCU8951.bdf 1 1 " "Warning: Using design file MCU8951.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MCU8951 " "Info: Found entity 1: MCU8951" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU8951 " "Info: Elaborating entity \"MCU8951\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU8051V1.vqm 1 1 " "Warning: Using design file CPU8051V1.vqm, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8051V1 " "Info: Found entity 1: CPU8051V1" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 21 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU8051V1 CPU8051V1:inst2 " "Info: Elaborating entity \"CPU8051V1\" for hierarchy \"CPU8051V1:inst2\"" {  } { { "MCU8951.bdf" "inst2" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 176 840 1032 624 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pll50.vhd 2 1 " "Warning: Using design file pll50.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll50-SYN " "Info: Found design unit 1: pll50-SYN" {  } { { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/pll50.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll50 " "Info: Found entity 1: pll50" {  } { { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/pll50.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll50 pll50:inst8 " "Info: Elaborating entity \"pll50\" for hierarchy \"pll50:inst8\"" {  } { { "MCU8951.bdf" "inst8" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 144 488 728 304 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll50:inst8\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll50:inst8\|altpll:altpll_component\"" {  } { { "pll50.vhd" "altpll_component" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/pll50.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll50:inst8\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll50:inst8\|altpll:altpll_component\"" {  } { { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/pll50.vhd" 132 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll50:inst8\|altpll:altpll_component " "Info: Instantiated megafunction \"pll50:inst8\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/pll50.vhd" 132 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_9qo1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_9qo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_9qo1 " "Info: Found entity 1: altpll_9qo1" {  } { { "db/altpll_9qo1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altpll_9qo1.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_9qo1 pll50:inst8\|altpll:altpll_component\|altpll_9qo1:auto_generated " "Info: Elaborating entity \"altpll_9qo1\" for hierarchy \"pll50:inst8\|altpll:altpll_component\|altpll_9qo1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 882 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ram256.vhd 2 1 " "Warning: Using design file ram256.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256-SYN " "Info: Found design unit 1: ram256-SYN" {  } { { "ram256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ram256.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram256 " "Info: Found entity 1: ram256" {  } { { "ram256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ram256.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram256 ram256:inst6 " "Info: Elaborating entity \"ram256\" for hierarchy \"ram256:inst6\"" {  } { { "MCU8951.bdf" "inst6" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 416 600 760 528 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram256:inst6\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\"" {  } { { "ram256.vhd" "altsyncram_component" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ram256.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram256:inst6\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram256:inst6\|altsyncram:altsyncram_component\"" {  } { { "ram256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ram256.vhd" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram256:inst6\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram256:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ram1 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ram1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ram256.vhd" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8a1 " "Info: Found entity 1: altsyncram_d8a1" {  } { { "db/altsyncram_d8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_d8a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8a1 ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated " "Info: Elaborating entity \"altsyncram_d8a1\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kk82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kk82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kk82 " "Info: Found entity 1: altsyncram_kk82" {  } { { "db/altsyncram_kk82.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_kk82.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kk82 ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|altsyncram_kk82:altsyncram1 " "Info: Elaborating entity \"altsyncram_kk82\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|altsyncram_kk82:altsyncram1\"" {  } { { "db/altsyncram_d8a1.tdf" "altsyncram1" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_d8a1.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d8a1.tdf" "mgl_prim2" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_d8a1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_d8a1.tdf" 37 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987569 " "Info: Parameter \"NODE_NAME\" = \"1918987569\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Info: Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Info: Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_d8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_d8a1.tdf" 37 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ROM1.vhd 2 1 " "Warning: Using design file ROM1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Info: Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ROM1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Info: Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ROM1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 ROM1:inst1 " "Info: Elaborating entity \"ROM1\" for hierarchy \"ROM1:inst1\"" {  } { { "MCU8951.bdf" "inst1" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 552 624 784 632 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM1:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ROM1:inst1\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "altsyncram_component" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ROM1.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM1:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ROM1:inst1\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ROM1.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM1:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ROM1:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./C/led_word.hex " "Info: Parameter \"init_file\" = \"./C/led_word.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rm1 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rm1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ROM1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ROM1.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6h61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6h61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6h61 " "Info: Found entity 1: altsyncram_6h61" {  } { { "db/altsyncram_6h61.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_6h61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6h61 ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated " "Info: Elaborating entity \"altsyncram_6h61\" for hierarchy \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3682.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3682 " "Info: Found entity 1: altsyncram_3682" {  } { { "db/altsyncram_3682.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_3682.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3682 ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated\|altsyncram_3682:altsyncram1 " "Info: Elaborating entity \"altsyncram_3682\" for hierarchy \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated\|altsyncram_3682:altsyncram1\"" {  } { { "db/altsyncram_6h61.tdf" "altsyncram1" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_6h61.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./C/fun.hex " "Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./C/fun.hex -- setting all initial values to 0" {  } { { "ROM1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ROM1.vhd" 83 0 0 } }  } 1 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "led_word.hex " "Warning: Byte addressed memory initialization file \"led_word.hex\" was read in the word-addressed format" {  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "led_word.hex 194 10 " "Warning: Width of data items in \"led_word.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 194 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 led_word.hex " "Warning: Data at line (1) of memory initialization file \"led_word.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 1 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 led_word.hex " "Warning: Data at line (2) of memory initialization file \"led_word.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 led_word.hex " "Warning: Data at line (3) of memory initialization file \"led_word.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 led_word.hex " "Warning: Data at line (4) of memory initialization file \"led_word.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 led_word.hex " "Warning: Data at line (5) of memory initialization file \"led_word.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 led_word.hex " "Warning: Data at line (6) of memory initialization file \"led_word.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 led_word.hex " "Warning: Data at line (7) of memory initialization file \"led_word.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 led_word.hex " "Warning: Data at line (8) of memory initialization file \"led_word.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 led_word.hex " "Warning: Data at line (9) of memory initialization file \"led_word.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 led_word.hex " "Warning: Data at line (10) of memory initialization file \"led_word.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 10 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/C/led_word.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2831 led_word.hex " "Critical Warning: Memory depth (4096) in the design file differs from memory depth (2831) in the Memory Initialization File \"led_word.hex\" -- setting initial value for remaining addresses to 0" {  } { { "ROM1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/ROM1.vhd" 83 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6h61.tdf" "mgl_prim2" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_6h61.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6h61.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_6h61.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919758592 " "Info: Parameter \"NODE_NAME\" = \"1919758592\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Info: Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Info: Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_6h61.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altsyncram_6h61.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_6h61:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSUTIL_SUTIL_QOR_LOSS_DUE_TO_CYCLONE_WYS_TARGETED_FOR_CYCLONE_II" "III " "Warning: Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone III WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." {  } {  } 0 0 "Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone %1!s! WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "POE\[7\] GND " "Warning (13410): Pin \"POE\[7\]\" is stuck at GND" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "POE\[6\] VCC " "Warning (13410): Pin \"POE\[6\]\" is stuck at VCC" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "POE\[5\] GND " "Warning (13410): Pin \"POE\[5\]\" is stuck at GND" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "POE\[4\] GND " "Warning (13410): Pin \"POE\[4\]\" is stuck at GND" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 32 " "Info: 32 registers lost all their fanouts during netlist optimizations. The first 32 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|IDLE " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|IDLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|DLMSTQ\[0\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|DLMSTQ\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|DLMSTQ\[1\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|DLMSTQ\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|QALE " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|QALE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[7\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[6\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[5\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[4\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[3\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[2\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[1\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[0\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[7\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[6\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[5\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[4\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[3\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[2\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[1\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[0\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[7\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[6\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[5\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[4\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[3\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[2\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[1\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[0\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[15\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[14\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[13\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[12\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[7\]~1928 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[7\]~1928\"" {  } { { "CPU8051V1.vqm" "OA\[7\]~1928_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 24200 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[6\]~1932 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[6\]~1932\"" {  } { { "CPU8051V1.vqm" "OA\[6\]~1932_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 24268 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[5\]~1936 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[5\]~1936\"" {  } { { "CPU8051V1.vqm" "OA\[5\]~1936_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 24336 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[4\]~1940 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[4\]~1940\"" {  } { { "CPU8051V1.vqm" "OA\[4\]~1940_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 24404 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[3\]~1944 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[3\]~1944\"" {  } { { "CPU8051V1.vqm" "OA\[3\]~1944_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 24472 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[2\]~1948 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[2\]~1948\"" {  } { { "CPU8051V1.vqm" "OA\[2\]~1948_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 24540 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[1\]~1952 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[1\]~1952\"" {  } { { "CPU8051V1.vqm" "OA\[1\]~1952_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 24608 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[0\]~1956 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[0\]~1956\"" {  } { { "CPU8051V1.vqm" "OA\[0\]~1956_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 24676 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~97 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~97\"" {  } { { "CPU8051V1.vqm" "EXT_PROG_EN~97_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 23473 57 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|muxrdat~0 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|muxrdat~0\"" {  } { { "CPU8051V1.vqm" "muxrdat~0_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 4917 52 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|update_program_counter~547 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|update_program_counter~547\"" {  } { { "CPU8051V1.vqm" "update_program_counter~547_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 9096 69 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMF~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMF~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SMF~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 264 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|L_EXPMEM~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|L_EXPMEM~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "L_EXPMEM~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 1793 45 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s025bo:U14\|L_OPLOAD~48 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s025bo:U14\|L_OPLOAD~48\"" {  } { { "CPU8051V1.vqm" "L_OPLOAD~48_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 3615 55 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|SFRWE~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|SFRWE~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SFRWE~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 1716 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[7\]~80 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[7\]~80\"" {  } { { "CPU8051V1.vqm" "FO\[7\]~80_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 25776 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[6\]~81 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[6\]~81\"" {  } { { "CPU8051V1.vqm" "FO\[6\]~81_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 25788 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[5\]~82 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[5\]~82\"" {  } { { "CPU8051V1.vqm" "FO\[5\]~82_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 25800 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[4\]~83 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[4\]~83\"" {  } { { "CPU8051V1.vqm" "FO\[4\]~83_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 25812 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[3\]~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[3\]~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RAMDI\[3\]~4" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[3\]~84 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[3\]~84\"" {  } { { "CPU8051V1.vqm" "FO\[3\]~84_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 25824 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[2\]~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[2\]~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RAMDI\[2\]~5" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[2\]~85 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[2\]~85\"" {  } { { "CPU8051V1.vqm" "FO\[2\]~85_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 25836 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[1\]~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[1\]~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RAMDI\[1\]~6" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[1\]~86 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[1\]~86\"" {  } { { "CPU8051V1.vqm" "FO\[1\]~86_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 25848 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[0\]~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[0\]~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RAMDI\[0\]~7" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[0\]~87 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[0\]~87\"" {  } { { "CPU8051V1.vqm" "FO\[0\]~87_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 25860 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMB~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMB~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SMB~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 266 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|STATE12~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|STATE12~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "STATE12~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 745 43 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC9~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC9~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RXC9~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 899 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMC~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMC~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SMC~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 267 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMD~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMD~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SMD~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 268 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SME~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SME~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SME~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 269 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMA~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMA~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SMA~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 265 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s019bo:U11\|INT_EN~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s019bo:U11\|INT_EN~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "INT_EN~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 270 43 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC8~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC8~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RXC8~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 880 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC7~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC7~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RXC7~0" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 883 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|POPMEN~0 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|POPMEN~0\"" {  } { { "CPU8051V1.vqm" "POPMEN~0_I" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 23804 52 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2047 " "Info: Implemented 2047 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1973 " "Info: Implemented 1973 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 15:56:50 2002 " "Info: Processing ended: Fri Dec 20 15:56:50 2002" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 15:56:52 2002 " "Info: Processing started: Fri Dec 20 15:56:52 2002" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCU8951 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"MCU8951\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll50:inst8\|altpll:altpll_component\|altpll_9qo1:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"pll50:inst8\|altpll:altpll_component\|altpll_9qo1:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll50:inst8\|altpll:altpll_component\|altpll_9qo1:auto_generated\|clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll50:inst8\|altpll:altpll_component\|altpll_9qo1:auto_generated\|clk\[0\] port" {  } { { "db/altpll_9qo1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altpll_9qo1.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_9qo1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altpll_9qo1.tdf" 31 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 52 " "Warning: No exact pin location assignment(s) for 20 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[7\] " "Info: Pin P0O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0O[7] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } { 824 632 800 840 "P0O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0O[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[6\] " "Info: Pin P0O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0O[6] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } { 824 632 800 840 "P0O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0O[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[5\] " "Info: Pin P0O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0O[5] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } { 824 632 800 840 "P0O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0O[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[4\] " "Info: Pin P0O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0O[4] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } { 824 632 800 840 "P0O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0O[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[3\] " "Info: Pin P0O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0O[3] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } { 824 632 800 840 "P0O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0O[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[2\] " "Info: Pin P0O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0O[2] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } { 824 632 800 840 "P0O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0O[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[1\] " "Info: Pin P0O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0O[1] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } { 824 632 800 840 "P0O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0O[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[0\] " "Info: Pin P0O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0O[0] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } { 824 632 800 840 "P0O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0O[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[7\] " "Info: Pin P1O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1O[7] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 608 1360 1536 624 "P1O\[7..0\]" "" } { 448 1032 1112 464 "P1O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1O[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[6\] " "Info: Pin P1O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1O[6] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 608 1360 1536 624 "P1O\[7..0\]" "" } { 448 1032 1112 464 "P1O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1O[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[5\] " "Info: Pin P1O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1O[5] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 608 1360 1536 624 "P1O\[7..0\]" "" } { 448 1032 1112 464 "P1O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1O[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[4\] " "Info: Pin P1O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1O[4] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 608 1360 1536 624 "P1O\[7..0\]" "" } { 448 1032 1112 464 "P1O\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1O[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[7\] " "Info: Pin POE\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[7] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[6\] " "Info: Pin POE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[6] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[5\] " "Info: Pin POE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[5] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[4\] " "Info: Pin POE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[4] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[3\] " "Info: Pin POE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[3] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[1\] " "Info: Pin POE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[1] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2\[4\] " "Info: Pin P2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P2[4] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 376 656 824 392 "P2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2\[3\] " "Info: Pin P2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P2[3] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 376 656 824 392 "P2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst\|inst1\|inst14\|Q~I\|combout " "Warning: Node \"inst2\|inst\|inst1\|inst14\|Q~I\|combout\" is a latch" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 242 48 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU8951.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'MCU8951.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MT " "Warning: Node: MT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst10 " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst10 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|inst9 " "Warning: Node: CPU8051V1:inst2\|inst9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|inst19 " "Warning: Node: CPU8051V1:inst2\|inst19 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst5 " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_CHECK_TIMING_INFO" "PLL cross checking found inconsistent PLL clock settings: " "Info: PLL cross checking found inconsistent PLL clock settings:" { { "Info" "ISTA_CHECK_TIMING_INFO" "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Info: Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll50:inst8\|altpll:altpll_component\|altpll_9qo1:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node pll50:inst8\|altpll:altpll_component\|altpll_9qo1:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_9qo1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/db/altpll_9qo1.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst8|altpll:altpll_component|altpll_9qo1:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst2\|inst19  " "Info: Automatically promoted node CPU8051V1:inst2\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst15~I " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst15~I" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 25752 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|inst19~0 " "Info: Destination node CPU8051V1:inst2\|inst19~0" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 1967 13 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|inst19~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 25741 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|inst19 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst15  " "Info: Automatically promoted node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "POE\[2\]~output " "Info: Destination node POE\[2\]~output" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[2]~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst24~I " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst24~I" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2111 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst24 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst26~I " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst26~I" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2295 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst26 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 25752 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst26  " "Info: Automatically promoted node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2295 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst26 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst24  " "Info: Automatically promoted node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2111 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst24 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst3  " "Info: Automatically promoted node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 136 50 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|START:inst1|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input  " "Info: Automatically promoted node RST~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|POPMEN~1 " "Info: Destination node CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|POPMEN~1" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 1818 43 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|POPMEN~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 320 544 712 336 "RST" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "RST~input Global Clock " "Info: Pin RST~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 320 544 712 336 "RST" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst28  " "Info: Automatically promoted node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 3036 46 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst28 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst  " "Info: Automatically promoted node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]~1 " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]~1" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~2 " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~2" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]~3 " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]~3" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]~4 " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]~4" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]~5 " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]~5" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~6 " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~6" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]~0 " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]~0" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst23~34_I " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst23~34_I" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 3281 49 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst23~34 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst~0 " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst~0" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 137 49 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|START:inst1|inst~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]~8 " "Info: Destination node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]~8" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2004 91 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~ICOMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 2345 55 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|START:inst1|inst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst23~34  " "Info: Automatically promoted node CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst23~34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 3281 49 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst23~34 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 2 18 0 " "Info: Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 2 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 31 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 22 24 " "Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 9 32 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info: Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Info: Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 48.171 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 48.171" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 48.171  " "Info: Path #1: Setup slack is 48.171 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:sld_hub_inst\|irsr_reg\[1\] " "Info: From Node    : sld_hub:sld_hub_inst\|irsr_reg\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:sld_hub_inst\|tdo " "Info: To Node      : sld_hub:sld_hub_inst\|tdo" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Info: Launch Clock : altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Info: Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.697      3.697  R        clock network delay " "Info:      3.697      3.697  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.896      0.199     uTco  sld_hub:sld_hub_inst\|irsr_reg\[1\] " "Info:      3.896      0.199     uTco  sld_hub:sld_hub_inst\|irsr_reg\[1\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.896      0.000 FF  CELL  sld_hub_inst\|irsr_reg\[1\]\|q " "Info:      3.896      0.000 FF  CELL  sld_hub_inst\|irsr_reg\[1\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.861     -0.035 FF    IC  sld_hub_inst\|Equal3~0\|datab " "Info:      3.861     -0.035 FF    IC  sld_hub_inst\|Equal3~0\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|Equal3~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.242      0.381 FR  CELL  sld_hub_inst\|Equal3~0\|combout " "Info:      4.242      0.381 FR  CELL  sld_hub_inst\|Equal3~0\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|Equal3~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.857      0.615 RR    IC  sld_hub_inst\|tdo~9\|datad " "Info:      4.857      0.615 RR    IC  sld_hub_inst\|tdo~9\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~9 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.987      0.130 RR  CELL  sld_hub_inst\|tdo~9\|combout " "Info:      4.987      0.130 RR  CELL  sld_hub_inst\|tdo~9\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~9 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.160      0.173 RR    IC  sld_hub_inst\|tdo~10\|datad " "Info:      5.160      0.173 RR    IC  sld_hub_inst\|tdo~10\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.290      0.130 RR  CELL  sld_hub_inst\|tdo~10\|combout " "Info:      5.290      0.130 RR  CELL  sld_hub_inst\|tdo~10\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.212     -0.078 RR    IC  sld_hub_inst\|tdo~14\|datab " "Info:      5.212     -0.078 RR    IC  sld_hub_inst\|tdo~14\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~14 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.580      0.368 RF  CELL  sld_hub_inst\|tdo~14\|combout " "Info:      5.580      0.368 RF  CELL  sld_hub_inst\|tdo~14\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~14 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.580      0.000 FF    IC  sld_hub_inst\|tdo\|d " "Info:      5.580      0.000 FF    IC  sld_hub_inst\|tdo\|d" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.671      0.091 FF  CELL  sld_hub:sld_hub_inst\|tdo " "Info:      5.671      0.091 FF  CELL  sld_hub:sld_hub_inst\|tdo" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.827      3.827  F        clock network delay " "Info:     53.827      3.827  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.842      0.015     uTsu  sld_hub:sld_hub_inst\|tdo " "Info:     53.842      0.015     uTsu  sld_hub:sld_hub_inst\|tdo" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.671 " "Info: Data Arrival Time  :     5.671" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    53.842 " "Info: Data Required Time :    53.842" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.171  " "Info: Slack              :    48.171 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X10_Y0 X20_Y9 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[7\] GND " "Info: Pin POE\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[7] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[6\] VCC " "Info: Pin POE\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[6] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[5\] GND " "Info: Pin POE\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[5] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[4\] GND " "Info: Pin POE\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[4] } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 536 1192 1368 552 "POE\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[7\]~200 " "Info: Following pins have the same output enable: CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[7\]~200" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P0\[7\] 2.5 V " "Info: Type bi-directional pin P0\[7\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P0\[7\]" } } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 832 920 1096 848 "P0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[5\]~202 " "Info: Following pins have the same output enable: CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[5\]~202" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P0\[5\] 2.5 V " "Info: Type bi-directional pin P0\[5\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P0\[5\]" } } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 832 920 1096 848 "P0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[3\]~204 " "Info: Following pins have the same output enable: CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[3\]~204" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P0\[3\] 2.5 V " "Info: Type bi-directional pin P0\[3\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P0\[3\]" } } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 832 920 1096 848 "P0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[1\]~206 " "Info: Following pins have the same output enable: CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[1\]~206" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P0\[1\] 2.5 V " "Info: Type bi-directional pin P0\[1\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P0\[1\]" } } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 832 920 1096 848 "P0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[6\]~201 " "Info: Following pins have the same output enable: CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[6\]~201" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P0\[6\] 2.5 V " "Info: Type bi-directional pin P0\[6\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P0\[6\]" } } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 832 920 1096 848 "P0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[4\]~203 " "Info: Following pins have the same output enable: CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[4\]~203" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P0\[4\] 2.5 V " "Info: Type bi-directional pin P0\[4\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P0\[4\]" } } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 832 920 1096 848 "P0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[2\]~205 " "Info: Following pins have the same output enable: CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[2\]~205" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P0\[2\] 2.5 V " "Info: Type bi-directional pin P0\[2\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P0\[2\]" } } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 832 920 1096 848 "P0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[0\]~207 " "Info: Following pins have the same output enable: CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|AE\[0\]~207" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional P0\[0\] 2.5 V " "Info: Type bi-directional pin P0\[0\] uses the 2.5 V I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P0\[0\]" } } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.bdf" { { 832 920 1096 848 "P0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/桌面/FunClock/MCU8951.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 15:57:25 2002 " "Info: Processing ended: Fri Dec 20 15:57:25 2002" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Info: Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Info: Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 15:57:27 2002 " "Info: Processing started: Fri Dec 20 15:57:27 2002" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 15:57:33 2002 " "Info: Processing ended: Fri Dec 20 15:57:33 2002" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 15:57:35 2002 " "Info: Processing started: Fri Dec 20 15:57:35 2002" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MCU8951 -c MCU8951 " "Info: Command: quartus_sta MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst\|inst1\|inst14\|Q~I\|combout " "Warning: Node \"inst2\|inst\|inst1\|inst14\|Q~I\|combout\" is a latch" {  } { { "CPU8051V1.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/FunClock/CPU8051V1.vqm" 242 48 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU8951.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'MCU8951.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MT " "Warning: Node: MT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst10 " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst10 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|inst9 " "Warning: Node: CPU8051V1:inst2\|inst9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|inst19 " "Warning: Node: CPU8051V1:inst2\|inst19 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst5 " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_CHECK_TIMING_INFO" "PLL cross checking found inconsistent PLL clock settings: " "Info: PLL cross checking found inconsistent PLL clock settings:" { { "Info" "ISTA_CHECK_TIMING_INFO" "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Info: Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.424 " "Info: Worst-case setup slack is 47.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.424         0.000 altera_reserved_tck  " "Info:    47.424         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Info: Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 altera_reserved_tck  " "Info:     0.359         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.237 " "Info: Worst-case recovery slack is 48.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.237         0.000 altera_reserved_tck  " "Info:    48.237         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.902 " "Info: Worst-case removal slack is 0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902         0.000 altera_reserved_tck  " "Info:     0.902         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MT " "Warning: Node: MT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst10 " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst10 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|inst9 " "Warning: Node: CPU8051V1:inst2\|inst9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|inst19 " "Warning: Node: CPU8051V1:inst2\|inst19 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst5 " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_CHECK_TIMING_INFO" "PLL cross checking found inconsistent PLL clock settings: " "Info: PLL cross checking found inconsistent PLL clock settings:" { { "Info" "ISTA_CHECK_TIMING_INFO" "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Info: Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.778 " "Info: Worst-case setup slack is 47.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.778         0.000 altera_reserved_tck  " "Info:    47.778         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Info: Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 altera_reserved_tck  " "Info:     0.310         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.500 " "Info: Worst-case recovery slack is 48.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.500         0.000 altera_reserved_tck  " "Info:    48.500         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.806 " "Info: Worst-case removal slack is 0.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806         0.000 altera_reserved_tck  " "Info:     0.806         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MT " "Warning: Node: MT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst10 " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst10 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|inst9 " "Warning: Node: CPU8051V1:inst2\|inst9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|inst19 " "Warning: Node: CPU8051V1:inst2\|inst19 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst5 " "Warning: Node: CPU8051V1:inst2\|JM_S1:inst\|FPGA_1:inst1\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_CHECK_TIMING_INFO" "PLL cross checking found inconsistent PLL clock settings: " "Info: PLL cross checking found inconsistent PLL clock settings:" { { "Info" "ISTA_CHECK_TIMING_INFO" "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Info: Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.767 " "Info: Worst-case setup slack is 48.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.767         0.000 altera_reserved_tck  " "Info:    48.767         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Info: Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 altera_reserved_tck  " "Info:     0.187         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.197 " "Info: Worst-case recovery slack is 49.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.197         0.000 altera_reserved_tck  " "Info:    49.197         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Info: Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495         0.000 altera_reserved_tck  " "Info:     0.495         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 39 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 15:57:43 2002 " "Info: Processing ended: Fri Dec 20 15:57:43 2002" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Info: Quartus II Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
