

================================================================
== Vitis HLS Report for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1'
================================================================
* Date:           Sat Jun 21 16:57:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Fl-pailler_fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.110 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_178_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_samples_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %num_samples"   --->   Operation 6 'read' 'num_samples_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %data_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [src/paillier_hls.cpp:178]   --->   Operation 11 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%icmp_ln178 = icmp_ult  i31 %i_load, i31 %num_samples_read" [src/paillier_hls.cpp:178]   --->   Operation 12 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.52ns)   --->   "%add_ln178 = add i31 %i_load, i31 1" [src/paillier_hls.cpp:178]   --->   Operation 13 'add' 'add_ln178' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %for.cond.cleanup.loopexit.exitStub, void %for.body.split" [src/paillier_hls.cpp:178]   --->   Operation 14 'br' 'br_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_in_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %data_in" [src/paillier_hls.cpp:180]   --->   Operation 15 'read' 'data_in_read' <Predicate = (icmp_ln178)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%d_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %data_in_read, i128 64" [src/paillier_hls.cpp:180]   --->   Operation 16 'bitselect' 'd_last_V' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln180 = br i1 %d_last_V, void %for.inc, void %for.cond.cleanup.loopexit.exitStub" [src/paillier_hls.cpp:180]   --->   Operation 17 'br' 'br_ln180' <Predicate = (icmp_ln178)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln178 = store i31 %add_ln178, i31 %i" [src/paillier_hls.cpp:178]   --->   Operation 18 'store' 'store_ln178' <Predicate = (icmp_ln178 & !d_last_V)> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.body" [src/paillier_hls.cpp:178]   --->   Operation 19 'br' 'br_ln178' <Predicate = (icmp_ln178 & !d_last_V)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln179 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/paillier_hls.cpp:179]   --->   Operation 20 'specpipeline' 'specpipeline_ln179' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/paillier_hls.cpp:178]   --->   Operation 21 'specloopname' 'specloopname_ln178' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln181 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %data_out, i128 %data_in_read" [src/paillier_hls.cpp:181]   --->   Operation 22 'write' 'write_ln181' <Predicate = (icmp_ln178)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %for.body, i1 0, void %for.body.split"   --->   Operation 23 'phi' 'merge' <Predicate = (d_last_V) | (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (d_last_V) | (!icmp_ln178)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.11ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_load', src/paillier_hls.cpp:178) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln178', src/paillier_hls.cpp:178) [13]  (2.52 ns)
	'store' operation ('store_ln178', src/paillier_hls.cpp:178) of variable 'add_ln178', src/paillier_hls.cpp:178 on local variable 'i' [23]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
