INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bowen/Desktop/a_1.v/a_1.v.srcs/sources_1/new/b_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bowen/Desktop/a_1.v/a_1.v.srcs/sim_1/new/test_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bowen/Desktop/a_1.v/a_1.v.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
